Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jul 14 15:00:57 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.461     -978.573                    125                  678        0.072        0.000                      0                  678       -0.350       -0.350                       1                   576  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkFB_2                                          {0.000 5.000}        10.000          100.000         
  clkPS_int_1                                      {0.000 5.000}        10.000          100.000         
    ENC_p                                          {5.000 10.000}       10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.673        0.000                      0                  185        0.098        0.000                      0                  185        3.000        0.000                       0                   160  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.259       -1.368                      8                   83        0.156        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  ADC2/LTC2195_SPI_inst/spi_clk                         -0.636      -11.906                     22                   69        0.116        0.000                      0                   69        4.220        0.000                       0                    41  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   2.514        0.000                      0                   32        0.174        0.000                      0                   32        2.100        0.000                       0                    49  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                                        8.400        0.000                       0                     3  
  clk_div_int                                            8.655        0.000                      0                    7        0.206        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                     8  
  rstLEDclk/clk__0                                       6.006        0.000                      0                   61        0.227        0.000                      0                   61        4.650        0.000                       0                    32  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    3.774        0.000                      0                    6        2.180        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.801        0.000                      0                    1        0.246        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    2.834        0.000                      0                    8        2.417        0.000                      0                    8  
ADC2/spi_data[7]                                 clk                                                    3.740        0.000                      0                    1        0.190        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    3.825        0.000                      0                    1        0.160        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    3.268        0.000                      0                    1        0.500        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.838        0.000                      0                    1        0.213        0.000                      0                    1  
clk_div_int                                      clk                                                    1.431        0.000                      0                   23        2.410        0.000                      0                   23  
rstLEDclk/clk__0                                 clk                                                    2.279        0.000                      0                    1        0.724        0.000                      0                    1  
rst_in                                           clk                                                    0.792        0.000                      0                    8        1.307        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.682        0.000                      0                    6        1.554        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.885        0.000                      0                    1        1.757        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -2.961      -33.283                     15                   61        1.118        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -6.668     -356.809                     61                   61        4.150        0.000                      0                   61  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          2.728        0.000                      0                    2        2.253        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.313        0.000                      0                    3        2.104        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          4.048        0.000                      0                    1        1.506        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                         -6.497     -171.797                     39                   44        1.396        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                        -16.183     -508.947                     44                   44        3.883        0.000                      0                   44  
clk                                              MMCME2_BASE_inst_n_2                                   0.008        0.000                      0                   30        0.072        0.000                      0                   30  
clk                                              clk_div_int                                            1.377        0.000                      0                    1        5.587        0.000                      0                    1  
rst_in                                           clk_div_int                                           -0.006       -0.006                      1                    7        2.709        0.000                      0                    7  
rst_in                                           rstLEDclk/clk__0                                       4.036        0.000                      0                    1        0.116        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.553        0.000                      0                    8        3.822        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -7.061       -7.061                      1                    2        5.197        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.518       -2.072                      4                   30        2.433        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.053        0.000                      0                   10        1.702        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.144        0.000                      0                   43        2.966        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -4.640       -9.280                      2                    2        9.563        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     6.740        0.000                      0                    2        1.070        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     5.564        0.000                      0                    2        1.441        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                   -15.008      -15.008                      1                    1       14.668        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     2.570        0.000                      0                    1        2.848        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     2.138        0.000                      0                    1        2.810        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -4.039       -8.078                      2                    2        8.778        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                     -15.364      -15.364                      1                    1       14.558        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       2.534        0.000                      0                    5        0.390        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                      -4.019       -7.617                      2                    2        8.689        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       1.940        0.000                      0                    6        0.808        0.000                      0                    6  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          0.759        0.000                      0                    2        3.563        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                         -0.279       -0.559                      2                    4        3.880        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                        -19.197      -19.197                      1                    2        6.120        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                         -0.184       -0.263                      2                   20        2.571        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                         -8.065       -8.065                      1                   33        2.792        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                      -5.384       -5.384                      1                    1        9.889        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                       7.333        0.000                      0                    1        0.772        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                       5.469        0.000                      0                    1        1.471        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                      -6.404       -6.404                      1                    1       10.204        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                       7.065        0.000                      0                    1        0.853        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                       5.853        0.000                      0                    1        1.262        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                     -36.461      -36.461                      1                    1       23.688        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                      -3.308       -3.308                      1                    1        5.398        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                     -15.490      -15.490                      1                    1       11.375        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                              -5.550       -5.550                      1                    1        9.640        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                              -6.582       -6.582                      1                    1        9.950        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                             -36.419      -36.419                      1                    1       23.298        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                              -2.944       -2.944                      1                    3        0.968        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                             -15.287      -15.287                      1                    4        1.096        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    0.163        0.000                      0                   97        6.279        0.000                      0                   97  
**async_default**                                rst_in                                           clkPS_int_1                                           -2.804       -2.804                      1                    1        3.214        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 3.815        0.000                      0                    2        2.148        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                -4.814       -4.814                      1                    1        6.051        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 2.923        0.000                      0                    5        1.378        0.000                      0                    5  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                 3.266        0.000                      0                    1        2.378        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                                 2.804        0.000                      0                    1        2.205        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                               -27.152      -27.152                      1                    1       15.642        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                                -3.838       -3.838                      1                    3        1.686        0.000                      0                    3  
**async_default**                                clk                                              rst_in                                                 4.608        0.000                      0                    2        1.475        0.000                      0                    2  
**async_default**                                rst_in                                           rst_in                                               -15.603      -15.603                      1                   11        3.295        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[15]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.428ns (15.188%)  route 2.390ns (84.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.083    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.428ns (15.400%)  route 2.351ns (84.600%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.045    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.756    rstLEDclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.428ns (16.676%)  route 2.139ns (83.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.473     6.832    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[2]/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X55Y145        FDRE (Setup_fdre_C_R)       -0.367    13.755    rstLEDclk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.428ns (16.676%)  route 2.139ns (83.324%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.269     4.535 f  rstLEDclk/counter_reg[26]/Q
                         net (fo=2, routed)           0.613     5.147    rstLEDclk/counter_reg_n_0_[26]
    SLICE_X54Y150        LUT4 (Prop_lut4_I2_O)        0.053     5.200 f  rstLEDclk/counter[5]_i_4/O
                         net (fo=1, routed)           0.683     5.884    rstLEDclk/counter[5]_i_4_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.053     5.937 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.306    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.359 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.473     6.832    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X55Y145        FDRE (Setup_fdre_C_R)       -0.367    13.755    rstLEDclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  6.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.253ns (70.499%)  route 0.106ns (29.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.002 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    rstLEDclk/data0[21]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.264ns (71.376%)  route 0.106ns (28.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.013 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    rstLEDclk/data0[23]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.982%)  route 0.106ns (28.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.021 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    rstLEDclk/data0[22]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.277ns (72.348%)  route 0.106ns (27.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.026 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    rstLEDclk/data0[24]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.420%)  route 0.106ns (27.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.027 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.027    rstLEDclk/data0[25]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.132ns (53.631%)  route 0.114ns (46.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X3Y91          FDPE                                         r  AD9783_inst1/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.100     1.865 r  AD9783_inst1/counter_f_reg[1]/Q
                         net (fo=7, routed)           0.114     1.979    AD9783_inst1/counter_f_reg__0[1]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.032     2.011 r  AD9783_inst1/counter_f[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.011    AD9783_inst1/counter0__1[4]
    SLICE_X2Y91          FDPE                                         r  AD9783_inst1/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y91          FDPE                                         r  AD9783_inst1/counter_f_reg[4]/C
                         clock pessimism             -0.356     1.776    
    SLICE_X2Y91          FDPE (Hold_fdpe_C_D)         0.096     1.872    AD9783_inst1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.297ns (73.721%)  route 0.106ns (26.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.046 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.046    rstLEDclk/data0[26]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.864%)  route 0.114ns (47.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X3Y91          FDPE                                         r  AD9783_inst1/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.100     1.865 r  AD9783_inst1/counter_f_reg[1]/Q
                         net (fo=7, routed)           0.114     1.979    AD9783_inst1/counter_f_reg__0[1]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.028     2.007 r  AD9783_inst1/counter_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.007    AD9783_inst1/counter0__1[3]
    SLICE_X2Y91          FDPE                                         r  AD9783_inst1/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y91          FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
                         clock pessimism             -0.356     1.776    
    SLICE_X2Y91          FDPE (Hold_fdpe_C_D)         0.087     1.863    AD9783_inst1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.130ns (54.877%)  route 0.107ns (45.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC1/clk_in
    SLICE_X33Y72         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDCE (Prop_fdce_C_Q)         0.100     1.795 f  ADC1/FSM_onehot_state_f_reg[6]/Q
                         net (fo=8, routed)           0.107     1.902    ADC1/LTC2195_SPI_inst/out[4]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.030     1.932 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1/O
                         net (fo=1, routed)           0.000     1.932    ADC1/LTC2195_SPI_inst_n_3
    SLICE_X32Y72         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.811     2.060    ADC1/clk_in
    SLICE_X32Y72         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.353     1.706    
    SLICE_X32Y72         FDCE (Hold_fdce_C_D)         0.075     1.781    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ADC2/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.904%)  route 0.097ns (43.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    ADC2/clk_in
    SLICE_X26Y74         FDPE                                         r  ADC2/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDPE (Prop_fdpe_C_Q)         0.100     1.794 r  ADC2/counter_f_reg[3]/Q
                         net (fo=7, routed)           0.097     1.891    ADC2/counter_f_reg__0[3]
    SLICE_X27Y74         LUT5 (Prop_lut5_I2_O)        0.028     1.919 r  ADC2/counter_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    ADC2/counter0__0[6]
    SLICE_X27Y74         FDPE                                         r  ADC2/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X27Y74         FDPE                                         r  ADC2/counter_f_reg[6]/C
                         clock pessimism             -0.352     1.705    
    SLICE_X27Y74         FDPE (Hold_fdpe_C_D)         0.060     1.765    ADC2/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X3Y91      AD9783_inst1/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X2Y91      AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X3Y89      AD9783_inst1/spi_data_reg[15]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X29Y71     ADC1/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X30Y70     ADC1/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X32Y74     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X3Y91      AD9783_inst1/counter_f_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X2Y91      AD9783_inst1/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X32Y74     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X31Y72     ADC1/FSM_onehot_state_f_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X30Y71     ADC1/FSM_onehot_state_f_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X29Y71     ADC1/counter_f_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X29Y71     ADC1/counter_f_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X29Y71     ADC1/counter_f_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.368ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 0.375ns (3.662%)  route 9.864ns (96.338%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.161    19.824    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X5Y87          LUT3 (Prop_lut3_I1_O)        0.053    19.877 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000    19.877    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    18.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.927    19.619    
                         clock uncertainty           -0.035    19.583    
    SLICE_X5Y87          FDCE (Setup_fdce_C_D)        0.035    19.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 0.375ns (3.662%)  route 9.865ns (96.338%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.161    19.824    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I3_O)        0.053    19.877 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000    19.877    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.072    19.657    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.657    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        10.192ns  (logic 0.375ns (3.679%)  route 9.817ns (96.321%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.113    19.776    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.053    19.829 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    19.829    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.071    19.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                         -19.829    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 0.375ns (3.680%)  route 9.814ns (96.320%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.111    19.774    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I3_O)        0.053    19.827 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    19.827    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.073    19.658    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.658    
                         arrival time                         -19.827    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.322ns (3.272%)  route 9.519ns (96.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    19.478    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    19.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.322ns (3.272%)  route 9.519ns (96.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    19.478    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    19.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.322ns (3.272%)  route 9.519ns (96.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    19.478    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    19.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.322ns (3.272%)  route 9.519ns (96.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    19.478    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    19.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.341    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 0.322ns (3.321%)  route 9.375ns (96.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.692ns = ( 18.692 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.671    19.334    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y88          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    18.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y88          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.927    19.620    
                         clock uncertainty           -0.035    19.584    
    SLICE_X7Y88          FDPE (Setup_fdpe_C_CE)      -0.244    19.340    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.340    
                         arrival time                         -19.334    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.375ns (3.768%)  route 9.578ns (96.232%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.638ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.269     9.907 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.703    10.610    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.053    10.663 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.875    19.538    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I3_O)        0.053    19.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000    19.591    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.927    19.621    
                         clock uncertainty           -0.035    19.585    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.035    19.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                         -19.591    
  -------------------------------------------------------------------
                         slack                                  0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.782%)  route 0.109ns (52.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     3.930    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.100     4.030 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.109     4.140    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.842     3.943    
    SLICE_X6Y89          FDPE (Hold_fdpe_C_D)         0.040     3.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -3.983    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.157ns (71.382%)  route 0.063ns (28.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     3.930    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDPE (Prop_fdpe_C_Q)         0.091     4.021 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.063     4.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.066     4.150 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     4.150    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.856     3.930    
    SLICE_X7Y90          FDPE (Hold_fdpe_C_D)         0.060     3.990    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -3.990    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.034%)  route 0.113ns (52.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.662     3.929    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y88          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.100     4.029 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.113     4.142    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X6Y87          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     4.784    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y87          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.842     3.941    
    SLICE_X6Y87          FDPE (Hold_fdpe_C_D)         0.037     3.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -3.978    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.049%)  route 0.133ns (50.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.662     3.929    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y88          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.100     4.029 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.133     4.162    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.028     4.190 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     4.190    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     4.784    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.842     3.941    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.060     4.001    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.001    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     3.930    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.118     4.048 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.139     4.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.028     4.216 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.216    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.856     3.930    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.087     4.017    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.017    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.397%)  route 0.150ns (50.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     3.930    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.118     4.048 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/Q
                         net (fo=2, routed)           0.150     4.198    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.028     4.226 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.226    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.856     3.930    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.087     4.017    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.017    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.662     3.929    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.100     4.029 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.141     4.170    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.028     4.198 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.198    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.856     3.929    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.060     3.989    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -3.989    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.150     4.179    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.028     4.207 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.207    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     4.784    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.855     3.928    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.060     3.988    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -3.988    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.267%)  route 0.161ns (55.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.660     3.927    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.100     4.027 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.161     4.189    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.028     4.217 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.217    AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__4_n_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.855     3.927    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.060     3.987    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.987    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.648%)  route 0.165ns (56.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.165     4.194    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.028     4.222 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.222    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1_n_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     4.784    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.855     3.928    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.061     3.989    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.989    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y86    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X7Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y86    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y84    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y84    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y85    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y84    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X6Y91    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X7Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y84    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y84    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y84    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X7Y90    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X6Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y86    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y86    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y88    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X4Y87    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X4Y87    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X5Y87    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X6Y87    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X4Y87    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X4Y86    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X6Y85    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X5Y84    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X7Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X7Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X6Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X6Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y89  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y86  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y86  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X7Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y89  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X6Y87  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y89  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y88  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y91  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y90  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y85  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y87  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           22  Failing Endpoints,  Worst Slack       -0.636ns,  Total Violation      -11.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.336ns  (logic 0.361ns (3.493%)  route 9.975ns (96.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    20.087    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    19.451    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         19.451    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 0.414ns (3.900%)  route 10.201ns (96.100%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.232    20.313    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y79         LUT3 (Prop_lut3_I1_O)        0.053    20.366 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000    20.366    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.526    18.779    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.953    19.732    
                         clock uncertainty           -0.035    19.697    
    SLICE_X21Y79         FDCE (Setup_fdce_C_D)        0.035    19.732    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -20.366    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.632ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.241ns  (logic 0.361ns (3.525%)  route 9.880ns (96.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    9.751ns
    Clock Pessimism Removal (CPR):    0.953ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDCE (Prop_fdce_C_Q)         0.308    10.059 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.969    11.028    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.053    11.081 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.911    19.992    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.953    19.730    
                         clock uncertainty           -0.035    19.695    
    SLICE_X18Y76         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    19.360    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         19.360    
                         arrival time                         -19.992    
  -------------------------------------------------------------------
                         slack                                 -0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.429%)  route 0.065ns (39.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.621     3.980    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.100     4.080 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.065     4.146    ADC2/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.869     3.980    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.049     4.029    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.120%)  route 0.113ns (46.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.622     3.981    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.100     4.081 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=2, routed)           0.113     4.194    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X20Y77         LUT5 (Prop_lut5_I0_O)        0.028     4.222 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     4.222    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.857     3.992    
    SLICE_X20Y77         FDCE (Hold_fdce_C_D)         0.087     4.079    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.649%)  route 0.146ns (53.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.622     3.981    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.100     4.081 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=2, routed)           0.146     4.228    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X22Y77         LUT3 (Prop_lut3_I0_O)        0.028     4.256 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     4.256    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.838     4.848    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.839     4.009    
    SLICE_X22Y77         FDPE (Hold_fdpe_C_D)         0.087     4.096    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -4.096    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.689%)  route 0.165ns (56.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.619     3.978    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDCE (Prop_fdce_C_Q)         0.100     4.078 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.165     4.243    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I2_O)        0.028     4.271 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.271    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.836     4.846    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.839     4.007    
    SLICE_X20Y74         FDCE (Hold_fdce_C_D)         0.087     4.094    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.094    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.707%)  route 0.110ns (46.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.110     4.189    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X23Y76         LUT6 (Prop_lut6_I5_O)        0.028     4.217 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.217    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.836     4.846    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.867     3.979    
    SLICE_X23Y76         FDCE (Hold_fdce_C_D)         0.060     4.039    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.039    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.157ns (61.935%)  route 0.096ns (38.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.622     3.981    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDPE (Prop_fdpe_C_Q)         0.091     4.072 r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/Q
                         net (fo=1, routed)           0.096     4.169    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P_n_0
    SLICE_X21Y77         LUT3 (Prop_lut3_I0_O)        0.066     4.235 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     4.235    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.857     3.992    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.060     4.052    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.340%)  route 0.161ns (61.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.621     3.980    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.100     4.080 r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.161     4.241    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[6]
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.839     4.010    
    SLICE_X23Y78         FDPE (Hold_fdpe_C_D)         0.040     4.050    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.998%)  route 0.163ns (62.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.621     3.980    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.100     4.080 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.163     4.243    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[4]
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.857     3.993    
    SLICE_X21Y78         FDPE (Hold_fdpe_C_D)         0.047     4.040    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.498%)  route 0.141ns (52.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.621     3.980    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.100     4.080 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.141     4.222    ADC2/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X21Y77         LUT2 (Prop_lut2_I1_O)        0.028     4.250 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate__0/O
                         net (fo=1, routed)           0.000     4.250    ADC2/LTC2195_SPI_inst/data_out_reg_gate__0_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.869     3.980    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.061     4.041    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.623     3.982    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDCE (Prop_fdce_C_Q)         0.100     4.082 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=3, routed)           0.141     4.223    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X21Y79         LUT3 (Prop_lut3_I2_O)        0.028     4.251 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000     4.251    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.841     4.851    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.869     3.982    
    SLICE_X21Y79         FDCE (Hold_fdce_C_D)         0.060     4.042    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.042    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7  counter_f_reg[11]_i_3__0/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X20Y76   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X20Y75   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X20Y75   ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X20Y76   ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X21Y78   ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X20Y76   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X20Y75   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X20Y75   ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X20Y76   ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y76   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X20Y75   ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X22Y74   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X22Y76   ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X23Y74   ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X22Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X23Y78  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X23Y78  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X22Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y78  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X21Y78  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X22Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X22Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X21Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y78  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X21Y78  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X21Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y77  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y77  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X22Y77  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X22Y77  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y75  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y75  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X22Y78  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y79  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y79  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X20Y77  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X21Y77  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.269ns (13.897%)  route 1.667ns (86.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 12.446 - 5.000 ) 
    Source Clock Delay      (SCD):    7.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.505     7.786    AD9783_inst1/clkD
    SLICE_X0Y188         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_fdre_C_Q)         0.269     8.055 r  AD9783_inst1/data_in_reg[12]/Q
                         net (fo=1, routed)           1.667     9.721    AD9783_inst1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.592    12.446    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.436    12.883    
                         clock uncertainty           -0.072    12.811    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D1)      -0.576    12.235    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.269ns (14.178%)  route 1.628ns (85.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.710ns = ( 12.710 - 5.000 ) 
    Source Clock Delay      (SCD):    7.986ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.705     7.986    AD9783_inst1/clkD
    SLICE_X0Y61          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.269     8.255 r  AD9783_inst1/data_in_reg[33]/Q
                         net (fo=1, routed)           1.628     9.883    AD9783_inst1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.856    12.710    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism              0.438    13.149    
                         clock uncertainty           -0.072    13.077    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.569    12.508    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.246ns (14.471%)  route 1.454ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 12.446 - 5.000 ) 
    Source Clock Delay      (SCD):    7.790ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.509     7.790    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.246     8.036 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           1.454     9.489    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.592    12.446    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.436    12.883    
                         clock uncertainty           -0.072    12.811    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.674    12.137    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.269ns (15.175%)  route 1.504ns (84.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 12.714 - 5.000 ) 
    Source Clock Delay      (SCD):    7.989ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.708     7.989    AD9783_inst1/clkD
    SLICE_X0Y54          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.269     8.258 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           1.504     9.761    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.860    12.714    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism              0.438    13.153    
                         clock uncertainty           -0.072    13.081    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D2)      -0.569    12.512    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.269ns (16.350%)  route 1.376ns (83.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.778ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.497     7.778    AD9783_inst1/clkD
    SLICE_X0Y181         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.269     8.047 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           1.376     9.423    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.586    12.440    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.877    
                         clock uncertainty           -0.072    12.805    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    12.229    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.269ns (17.402%)  route 1.277ns (82.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.505     7.786    AD9783_inst1/clkD
    SLICE_X0Y188         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_fdre_C_Q)         0.269     8.055 r  AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           1.277     9.331    AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.586    12.440    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.877    
                         clock uncertainty           -0.072    12.805    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.569    12.236    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.269ns (18.462%)  route 1.188ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.710ns = ( 12.710 - 5.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.905     8.186    AD9783_inst1/clkD
    SLICE_X0Y47          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.269     8.455 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           1.188     9.643    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.856    12.710    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism              0.512    13.223    
                         clock uncertainty           -0.072    13.151    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.576    12.575    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.269ns (19.063%)  route 1.142ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 12.714 - 5.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.901     8.182    AD9783_inst1/clkD
    SLICE_X0Y38          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.269     8.451 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           1.142     9.593    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.860    12.714    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism              0.512    13.227    
                         clock uncertainty           -0.072    13.155    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D1)      -0.576    12.579    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.246ns (24.606%)  route 0.754ns (75.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 12.450 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.246     8.035 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.754     8.788    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.596    12.450    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.436    12.887    
                         clock uncertainty           -0.072    12.815    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.681    12.134    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.269ns (29.262%)  route 0.650ns (70.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 12.450 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=2, routed)           0.650     8.708    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.596    12.450    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.436    12.887    
                         clock uncertainty           -0.072    12.815    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    12.246    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  3.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.100ns (24.138%)  route 0.314ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.926    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=2, routed)           0.314     3.341    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.934     3.686    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.432     3.253    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.166    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.091ns (20.370%)  route 0.356ns (79.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.926    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.091     3.017 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.356     3.373    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.934     3.686    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.432     3.253    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.125     3.128    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.810%)  route 0.179ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.668     2.995    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.095 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.179     3.274    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.923     3.675    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.057    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     2.970    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.810%)  route 0.179ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.674     3.001    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y216         FDRE (Prop_fdre_C_Q)         0.100     3.101 r  AD9783_inst1/data_in_reg[27]/Q
                         net (fo=1, routed)           0.179     3.280    AD9783_inst1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.928     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.617     3.062    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D2)       -0.087     2.975    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.810%)  route 0.179ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.678     3.005    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.100     3.105 r  AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           0.179     3.284    AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.932     3.684    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism             -0.617     3.066    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     2.979    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.286%)  route 0.183ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.668     2.995    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.095 r  AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.183     3.279    AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.922     3.674    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.617     3.056    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     2.969    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.286%)  route 0.183ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.678     3.005    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.100     3.105 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.183     3.289    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.931     3.683    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.617     3.065    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     2.978    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.286%)  route 0.183ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.674     3.001    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y216         FDRE (Prop_fdre_C_Q)         0.100     3.101 r  AD9783_inst1/data_in_reg[26]/Q
                         net (fo=1, routed)           0.183     3.285    AD9783_inst1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.926     3.678    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.617     3.060    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     2.973    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.152%)  route 0.193ns (65.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.600     2.927    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           0.193     3.220    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.834     3.586    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.988    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D1)       -0.087     2.901    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.926    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.193     3.219    AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.833     3.585    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.987    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     2.900    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y196     AD9783_inst1/data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y194     AD9783_inst1/data_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y198     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y216     AD9783_inst1/data_in_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y216     AD9783_inst1/data_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y204     AD9783_inst1/data_in_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y188     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y216     AD9783_inst1/data_in_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y216     AD9783_inst1/data_in_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y188     AD9783_inst1/data_in_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y61      AD9783_inst1/data_in_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y216     AD9783_inst1/data_in_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y216     AD9783_inst1/data_in_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y181     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y38      AD9783_inst1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y47      AD9783_inst1/data_in_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC2/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        8.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.655ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.222ns  (logic 0.269ns (22.009%)  route 0.953ns (77.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 18.698 - 11.250 ) 
    Source Clock Delay      (SCD):    7.985ns = ( 9.235 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.699     9.235    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     9.504 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.953    10.457    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.589    18.698    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.209    
                         clock uncertainty           -0.080    19.129    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.112    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  8.655    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.914ns  (logic 0.269ns (29.432%)  route 0.645ns (70.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.985ns = ( 9.235 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.699     9.235    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     9.504 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.645    10.148    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.597    18.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.217    
                         clock uncertainty           -0.080    19.137    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.120    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.942ns  (logic 0.361ns (38.340%)  route 0.581ns (61.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 18.701 - 11.250 ) 
    Source Clock Delay      (SCD):    7.990ns = ( 9.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     9.548 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.581    10.128    ADC1/state
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.053    10.181 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000    10.181    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.592    18.701    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.514    19.216    
                         clock uncertainty           -0.080    19.136    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.035    19.171    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.909ns  (logic 0.439ns (48.303%)  route 0.470ns (51.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 18.704 - 11.250 ) 
    Source Clock Delay      (SCD):    7.990ns = ( 9.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.282     9.522 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.470     9.991    ADC1/counter_reg_n_0_[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.157    10.148 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    10.148    ADC1/BS_state_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.595    18.704    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.535    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.071    19.231    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.921ns  (logic 0.454ns (49.303%)  route 0.467ns (50.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 18.704 - 11.250 ) 
    Source Clock Delay      (SCD):    7.990ns = ( 9.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.282     9.522 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.467     9.988    ADC1/counter_reg_n_0_[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.172    10.160 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.160    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.595    18.704    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.535    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.092    19.252    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.252    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.178ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.815ns  (logic 0.361ns (44.318%)  route 0.454ns (55.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 18.704 - 11.250 ) 
    Source Clock Delay      (SCD):    7.990ns = ( 9.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.308     9.548 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.454    10.001    ADC1/counter_reg_n_0_[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.053    10.054 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.054    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.595    18.704    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.535    19.240    
                         clock uncertainty           -0.080    19.160    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.072    19.232    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  9.178    

Slack (MET) :             9.199ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.683ns  (logic 0.269ns (39.366%)  route 0.414ns (60.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    7.985ns = ( 9.235 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.699     9.235    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     9.504 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.414     9.918    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=159, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.594    18.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.214    
                         clock uncertainty           -0.080    19.134    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.117    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  9.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.539%)  route 0.207ns (67.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 4.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.659     4.241    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100     4.341 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.207     4.549    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.275    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.342    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.549    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.773%)  route 0.162ns (52.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 4.244 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     4.362 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.162     4.524    ADC1/state
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.030     4.554 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.554    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.881     4.888    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.643     4.244    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.096     4.340    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.079%)  route 0.150ns (53.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 4.884 - 1.250 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 4.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.659     4.241    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100     4.341 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.150     4.491    ADC1/bit_slip
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.028     4.519 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000     4.519    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.877     4.884    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.642     4.241    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.060     4.301    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.434%)  route 0.162ns (52.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 4.244 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     4.362 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.162     4.524    ADC1/state
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.028     4.552 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.552    ADC1/BS_state_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.881     4.888    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.643     4.244    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     4.331    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.331    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.434%)  route 0.162ns (52.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 4.244 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.118     4.362 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.162     4.524    ADC1/state
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.028     4.552 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.552    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.881     4.888    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.643     4.244    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.087     4.331    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.331    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.392%)  route 0.310ns (75.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 4.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.659     4.241    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100     4.341 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.310     4.651    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.279    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.346    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.693%)  route 0.465ns (82.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 4.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.659     4.241    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100     4.341 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.465     4.806    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=159, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.270    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.337    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.806    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y87      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y82      ADC1/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X2Y87      ADC1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X2Y87      ADC1/BS_state_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y87      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y87      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y82      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y82      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y82      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y82      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y87      ADC1/BS_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.608ns (17.013%)  route 2.966ns (82.987%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 16.469 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.886    10.609    counter
    SLICE_X1Y88          FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.596    16.469    clk__0
    SLICE_X1Y88          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.548    17.017    
                         clock uncertainty           -0.035    16.982    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.367    16.615    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.608ns (17.013%)  route 2.966ns (82.987%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 16.469 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.886    10.609    counter
    SLICE_X1Y88          FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.596    16.469    clk__0
    SLICE_X1Y88          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.548    17.017    
                         clock uncertainty           -0.035    16.982    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.367    16.615    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.608ns (17.069%)  route 2.954ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.874    10.597    counter
    SLICE_X1Y87          FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.595    16.468    clk__0
    SLICE_X1Y87          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.548    17.016    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.608ns (17.069%)  route 2.954ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.874    10.597    counter
    SLICE_X1Y87          FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.595    16.468    clk__0
    SLICE_X1Y87          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.548    17.016    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.608ns (17.069%)  route 2.954ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.874    10.597    counter
    SLICE_X1Y87          FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.595    16.468    clk__0
    SLICE_X1Y87          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.548    17.016    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.608ns (17.069%)  route 2.954ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.874    10.597    counter
    SLICE_X1Y87          FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.595    16.468    clk__0
    SLICE_X1Y87          FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.548    17.016    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.608ns (17.469%)  route 2.873ns (82.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 16.467 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.793    10.516    counter
    SLICE_X1Y85          FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.594    16.467    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.548    17.015    
                         clock uncertainty           -0.035    16.980    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.367    16.613    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.608ns (17.469%)  route 2.873ns (82.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 16.467 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.793    10.516    counter
    SLICE_X1Y85          FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.594    16.467    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.548    17.015    
                         clock uncertainty           -0.035    16.980    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.367    16.613    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.608ns (17.469%)  route 2.873ns (82.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 16.467 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.793    10.516    counter
    SLICE_X1Y85          FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.594    16.467    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.548    17.015    
                         clock uncertainty           -0.035    16.980    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.367    16.613    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.608ns (17.469%)  route 2.873ns (82.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 16.467 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.745     8.049    counter_reg[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.063     8.112 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.555     8.667    counter[0]_i_21_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.170     8.837 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.351     9.188    counter[0]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.053     9.241 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.429     9.670    counter[0]_i_4_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.053     9.723 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.793    10.516    counter
    SLICE_X1Y85          FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.594    16.467    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.548    17.015    
                         clock uncertainty           -0.035    16.980    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.367    16.613    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  6.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.177ns (59.473%)  route 0.121ns (40.527%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
    SLICE_X1Y83          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.121     2.911    counter_reg[11]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.988 r  counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.988    counter_reg[8]_i_1__0_n_4
    SLICE_X1Y83          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X1Y83          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.639     2.690    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.071     2.761    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.183ns (60.516%)  route 0.119ns (39.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
    SLICE_X1Y83          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  counter_reg[8]/Q
                         net (fo=3, routed)           0.119     2.909    counter_reg[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.992 r  counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.992    counter_reg[8]_i_1__0_n_7
    SLICE_X1Y83          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X1Y83          FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.639     2.690    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.071     2.761    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.177ns (57.952%)  route 0.128ns (42.048%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.691    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[15]/Q
                         net (fo=6, routed)           0.128     2.920    counter_reg[15]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.997 r  counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.997    counter_reg[12]_i_1__0_n_4
    SLICE_X1Y84          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.330    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.639     2.691    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.179ns (58.552%)  route 0.127ns (41.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.659     2.689    clk__0
    SLICE_X1Y82          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.100     2.789 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.127     2.916    counter_reg[6]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.995 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.995    counter_reg[4]_i_1_n_5
    SLICE_X1Y82          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.877     3.328    clk__0
    SLICE_X1Y82          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.639     2.689    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.071     2.760    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.183ns (58.391%)  route 0.130ns (41.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.691    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.130     2.921    counter_reg[16]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.004 r  counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.004    counter_reg[16]_i_1__0_n_7
    SLICE_X1Y85          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.880     3.331    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.640     2.691    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.336%)  route 0.137ns (43.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.691    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[19]/Q
                         net (fo=5, routed)           0.137     2.928    counter_reg[19]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.005 r  counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.005    counter_reg[16]_i_1__0_n_4
    SLICE_X1Y85          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.880     3.331    clk__0
    SLICE_X1Y85          FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.640     2.691    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.183ns (57.154%)  route 0.137ns (42.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.691    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.137     2.928    counter_reg[12]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.011 r  counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.011    counter_reg[12]_i_1__0_n_7
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.330    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.639     2.691    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.183ns (56.520%)  route 0.141ns (43.480%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.658     2.688    clk__0
    SLICE_X1Y81          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.100     2.788 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.141     2.929    counter_reg[0]
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.028     2.957 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000     2.957    counter[0]_i_8_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.012 r  counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.012    counter_reg[0]_i_2_n_7
    SLICE_X1Y81          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.876     3.327    clk__0
    SLICE_X1Y81          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.639     2.688    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.071     2.759    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.179ns (54.813%)  route 0.148ns (45.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.691    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[14]/Q
                         net (fo=6, routed)           0.148     2.939    counter_reg[14]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.018 r  counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.018    counter_reg[12]_i_1__0_n_5
    SLICE_X1Y84          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.330    clk__0
    SLICE_X1Y84          FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.639     2.691    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.210ns (63.752%)  route 0.119ns (36.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
    SLICE_X1Y83          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  counter_reg[8]/Q
                         net (fo=3, routed)           0.119     2.909    counter_reg[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.110     3.019 r  counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.019    counter_reg[8]_i_1__0_n_6
    SLICE_X1Y83          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X1Y83          FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.639     2.690    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.071     2.761    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  rstLEDclk/clk__0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y81    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y86    counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y86    counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y86    counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y86    counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y87    counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y87    counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y87    counter_reg[26]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y87    counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y86    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y86    counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y86    counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y86    counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y85    counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y85    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y85    counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y85    counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y81    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y81    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y81    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y81    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y81    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y82    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y82    counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y82    counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y82    counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y83    counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y83    rst_in_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y81    counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X20Y79     ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X22Y75     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X22Y75     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X7Y87      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X20Y79     ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y86      AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y91      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X7Y87      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y91      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X4Y89      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X20Y74     ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X20Y74     ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.322ns (30.417%)  route 0.737ns (69.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.640ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.269     9.909 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.737    10.645    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.053    10.698 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000    10.698    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.595    14.268    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.035    14.437    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.035    14.472    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.322ns (31.942%)  route 0.686ns (68.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.640ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.269     9.909 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.686    10.595    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.053    10.648 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.648    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.071    14.510    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.334ns (32.743%)  route 0.686ns (67.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.640ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.269     9.909 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.686    10.595    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.065    10.660 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.660    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.092    14.531    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.322ns (35.195%)  route 0.593ns (64.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.640ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.269     9.909 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.593    10.502    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.053    10.555 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000    10.555    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.595    14.268    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.035    14.437    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.035    14.472    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.333ns (35.965%)  route 0.593ns (64.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.640ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.269     9.909 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.593    10.502    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.064    10.566 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000    10.566    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.595    14.268    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.035    14.437    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.063    14.500    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.322ns (48.502%)  route 0.342ns (51.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.640ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.269     9.909 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.342    10.251    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.053    10.304 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000    10.304    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.595    14.268    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.035    14.437    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.034    14.471    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.180ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.553%)  route 0.166ns (56.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.166     4.194    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.028     4.222 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000     4.222    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.060     2.042    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.271ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.131ns (32.759%)  route 0.269ns (67.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.269     4.297    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.031     4.328 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.328    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.075     2.057    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.282ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.129ns (29.651%)  route 0.306ns (70.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.306     4.334    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.029     4.363 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.363    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.096     2.081    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.283ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.250%)  route 0.269ns (67.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.269     4.297    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.028     4.325 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     4.325    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.060     2.042    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.489%)  route 0.306ns (70.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.306     4.334    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.028     4.362 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.362    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.087     2.072    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.335ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.468%)  route 0.322ns (71.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.592     1.693    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.091     1.784 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.419     3.203    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.267 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     3.928    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.100     4.028 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.322     4.350    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.028     4.378 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000     4.378    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.061     2.043    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  2.335    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.820ns  (logic 0.053ns (6.464%)  route 0.767ns (93.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.767    10.618    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.053    10.671 f  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000    10.671    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X3Y88          FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    14.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.034    14.472    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  3.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.028ns (6.574%)  route 0.398ns (93.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.398     2.262    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.028     2.290 r  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000     2.290    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X3Y88          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.060     2.044    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.331ns (20.728%)  route 1.266ns (79.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.832    10.853    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X25Y75         LUT4 (Prop_lut4_I1_O)        0.062    10.915 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.434    11.349    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.473    14.146    ADC2/clk_in
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X25Y75         FDCE (Setup_fdce_C_D)       -0.132    14.183    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.375ns (25.901%)  route 1.073ns (74.099%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -5.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.832    10.853    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X25Y75         LUT4 (Prop_lut4_I0_O)        0.053    10.906 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.241    11.147    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X25Y74         LUT6 (Prop_lut6_I5_O)        0.053    11.200 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.200    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X25Y74         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.473    14.146    ADC2/clk_in
    SLICE_X25Y74         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X25Y74         FDCE (Setup_fdce_C_D)        0.034    14.349    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.322ns (27.863%)  route 0.834ns (72.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.834    10.855    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y75         LUT4 (Prop_lut4_I1_O)        0.053    10.908 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.908    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.473    14.146    ADC2/clk_in
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X24Y75         FDCE (Setup_fdce_C_D)        0.035    14.350    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.331ns (28.420%)  route 0.834ns (71.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.834    10.855    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y75         LUT4 (Prop_lut4_I0_O)        0.062    10.917 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.917    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.473    14.146    ADC2/clk_in
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X24Y75         FDCE (Setup_fdce_C_D)        0.063    14.378    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.524%)  route 0.733ns (69.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.733    10.754    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y76         LUT4 (Prop_lut4_I1_O)        0.053    10.807 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.807    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    14.148    ADC2/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.353    
                         clock uncertainty           -0.035    14.317    
    SLICE_X24Y76         FDCE (Setup_fdce_C_D)        0.034    14.351    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.322ns (30.943%)  route 0.719ns (69.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.719    10.740    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y75         LUT6 (Prop_lut6_I3_O)        0.053    10.793 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    10.793    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.473    14.146    ADC2/clk_in
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X24Y75         FDCE (Setup_fdce_C_D)        0.034    14.349    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.337ns (31.498%)  route 0.733ns (68.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.733    10.754    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y76         LUT4 (Prop_lut4_I0_O)        0.068    10.822 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.822    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    14.148    ADC2/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.353    
                         clock uncertainty           -0.035    14.317    
    SLICE_X24Y76         FDCE (Setup_fdce_C_D)        0.063    14.380    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.322ns (36.155%)  route 0.569ns (63.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.269    10.021 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.569    10.590    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X25Y75         LUT6 (Prop_lut6_I4_O)        0.053    10.643 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000    10.643    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.473    14.146    ADC2/clk_in
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.351    
                         clock uncertainty           -0.035    14.315    
    SLICE_X25Y75         FDCE (Setup_fdce_C_D)        0.034    14.349    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  3.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.417ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.402%)  route 0.280ns (68.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.280     4.359    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X25Y75         LUT6 (Prop_lut6_I4_O)        0.028     4.387 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.387    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.910    
    SLICE_X25Y75         FDCE (Hold_fdce_C_D)         0.060     1.970    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.450ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.133ns (29.110%)  route 0.324ns (70.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.324     4.403    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y76         LUT4 (Prop_lut4_I0_O)        0.033     4.436 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.436    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     2.059    ADC2/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.911    
    SLICE_X24Y76         FDCE (Hold_fdce_C_D)         0.075     1.986    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.460ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.325%)  route 0.324ns (71.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.324     4.403    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y76         LUT4 (Prop_lut4_I1_O)        0.028     4.431 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.431    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     2.059    ADC2/clk_in
    SLICE_X24Y76         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.911    
    SLICE_X24Y76         FDCE (Hold_fdce_C_D)         0.060     1.971    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           4.431    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.789%)  route 0.333ns (72.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.333     4.412    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y75         LUT6 (Prop_lut6_I3_O)        0.028     4.440 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.440    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.910    
    SLICE_X24Y75         FDCE (Hold_fdce_C_D)         0.060     1.970    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           4.440    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.514ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.132ns (25.401%)  route 0.388ns (74.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.388     4.467    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y75         LUT4 (Prop_lut4_I0_O)        0.032     4.499 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.499    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     1.910    
    SLICE_X24Y75         FDCE (Hold_fdce_C_D)         0.075     1.985    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.822%)  route 0.388ns (75.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.388     4.467    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X24Y75         LUT4 (Prop_lut4_I1_O)        0.028     4.495 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.495    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X24Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.910    
    SLICE_X24Y75         FDCE (Hold_fdce_C_D)         0.061     1.971    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.659ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.156ns (24.006%)  route 0.494ns (75.994%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.386     4.465    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X25Y75         LUT4 (Prop_lut4_I0_O)        0.028     4.493 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.108     4.601    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X25Y74         LUT6 (Prop_lut6_I5_O)        0.028     4.629 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.629    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X25Y74         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X25Y74         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     1.910    
    SLICE_X25Y74         FDCE (Hold_fdce_C_D)         0.060     1.970    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           4.629    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.743ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.132ns (19.386%)  route 0.549ns (80.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600     1.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091     1.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503     3.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064     3.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.620     3.979    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.100     4.079 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.386     4.465    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X25Y75         LUT4 (Prop_lut4_I1_O)        0.032     4.497 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.163     4.660    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.809     2.058    ADC2/clk_in
    SLICE_X25Y75         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.910    
    SLICE_X25Y75         FDCE (Hold_fdce_C_D)         0.007     1.917    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  2.743    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.883ns  (logic 0.053ns (6.003%)  route 0.830ns (93.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.830    10.607    ADC2/spi_data_reg_n_0_[7]
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.053    10.660 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.660    ADC2/spi_data[7]_i_1_n_0
    SLICE_X23Y77         FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    14.196    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.401    
                         clock uncertainty           -0.035    14.365    
    SLICE_X23Y77         FDRE (Setup_fdre_C_D)        0.035    14.400    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.028ns (7.610%)  route 0.340ns (92.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.340     2.162    ADC2/spi_data_reg_n_0_[7]
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.028     2.190 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    ADC2/spi_data[7]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     2.087    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.939    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.061     2.000    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.798ns  (logic 0.053ns (6.642%)  route 0.745ns (93.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.745    10.522    ADC2/spi_data_reg_n_0_[8]
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.053    10.575 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.575    ADC2/spi_data[8]_i_1_n_0
    SLICE_X23Y77         FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    14.196    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.401    
                         clock uncertainty           -0.035    14.365    
    SLICE_X23Y77         FDRE (Setup_fdre_C_D)        0.035    14.400    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  3.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.028ns (8.309%)  route 0.309ns (91.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.309     2.131    ADC2/spi_data_reg_n_0_[8]
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.028     2.159 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.159    ADC2/spi_data[8]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     2.087    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.939    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.060     1.999    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.353ns  (logic 0.053ns (3.916%)  route 1.300ns (96.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.300    11.078    ADC2/spi_data_reg_n_0_[9]
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.053    11.131 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    11.131    ADC2/spi_data[9]_i_1_n_0
    SLICE_X23Y77         FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    14.196    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.401    
                         clock uncertainty           -0.035    14.365    
    SLICE_X23Y77         FDRE (Setup_fdre_C_D)        0.034    14.399    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.028ns (4.133%)  route 0.649ns (95.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.649     2.472    ADC2/spi_data_reg_n_0_[9]
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.028     2.500 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.500    ADC2/spi_data[9]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     2.087    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.939    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.060     1.999    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.053ns (6.760%)  route 0.731ns (93.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.731    10.461    ADC2/spi_trigger_reg_n_0
    SLICE_X25Y76         LUT6 (Prop_lut6_I5_O)        0.053    10.514 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.514    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X25Y76         FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    14.148    ADC2/clk_in
    SLICE_X25Y76         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.353    
                         clock uncertainty           -0.035    14.317    
    SLICE_X25Y76         FDCE (Setup_fdce_C_D)        0.034    14.351    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  3.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.028ns (7.197%)  route 0.361ns (92.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.361     2.156    ADC2/spi_trigger_reg_n_0
    SLICE_X25Y76         LUT6 (Prop_lut6_I5_O)        0.028     2.184 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.184    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X25Y76         FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     2.059    ADC2/clk_in
    SLICE_X25Y76         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     1.911    
    SLICE_X25Y76         FDCE (Hold_fdce_C_D)         0.060     1.971    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.394ns  (logic 0.573ns (16.885%)  route 2.821ns (83.115%))
  Logic Levels:           0  
  Clock Path Skew:        -3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.821    12.625    ADC1/data_out_27
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404    14.077    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC1/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.360ns  (logic 0.573ns (17.052%)  route 2.787ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.787    12.592    ADC1/data_out_26
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404    14.077    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[10]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.034    14.054    ADC1/ADC1_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.164ns  (logic 0.573ns (18.110%)  route 2.591ns (81.890%))
  Logic Levels:           0  
  Clock Path Skew:        -3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.591    12.395    ADC1/data_out_28
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404    14.077    ADC1/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC1/ADC1_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.019ns  (logic 0.573ns (18.979%)  route 2.446ns (81.021%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 14.067 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.446    12.258    ADC1/data_out_18
    SLICE_X0Y152         FDRE                                         r  ADC1/ADC1_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.394    14.067    ADC1/clk_in
    SLICE_X0Y152         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
                         clock pessimism              0.204    14.272    
                         clock uncertainty           -0.194    14.078    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.034    14.044    ADC1/ADC1_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.998ns  (logic 0.573ns (19.115%)  route 2.425ns (80.885%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 14.067 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.425    12.236    ADC1/data_out_19
    SLICE_X0Y152         FDRE                                         r  ADC1/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.394    14.067    ADC1/clk_in
    SLICE_X0Y152         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
                         clock pessimism              0.204    14.272    
                         clock uncertainty           -0.194    14.078    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.045    14.033    ADC1/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.033    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.920ns  (logic 0.573ns (19.625%)  route 2.347ns (80.375%))
  Logic Levels:           0  
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.347    12.158    ADC1/data_out_20
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404    14.077    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC1/ADC1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.882ns  (logic 0.573ns (19.884%)  route 2.309ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 14.074 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.309    12.113    ADC1/data_out_29
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.401    14.074    ADC1/clk_in
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
                         clock pessimism              0.204    14.279    
                         clock uncertainty           -0.194    14.085    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.034    14.051    ADC1/ADC1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.757ns  (logic 0.573ns (20.785%)  route 2.184ns (79.215%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 14.071 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.184    11.988    ADC1/data_out_30
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.398    14.071    ADC1/clk_in
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/C
                         clock pessimism              0.204    14.276    
                         clock uncertainty           -0.194    14.082    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)       -0.034    14.048    ADC1/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.737ns  (logic 0.573ns (20.932%)  route 2.164ns (79.068%))
  Logic Levels:           0  
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.164    11.976    ADC1/data_out_21
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404    14.077    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.045    14.043    ADC1/ADC1_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.705ns  (logic 0.573ns (21.185%)  route 2.132ns (78.815%))
  Logic Levels:           0  
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.132    11.943    ADC1/data_out_22
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404    14.077    ADC1/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.045    14.043    ADC1/ADC1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                  2.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     4.632    ADC1/p_5_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.044     2.222    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           4.632    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     4.675    ADC1/p_7_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.049     2.227    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.464ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.171%)  route 0.234ns (54.829%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.234     4.674    ADC1/p_3_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.033     2.211    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.621%)  route 0.249ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.249     4.690    ADC1/p_4_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     2.225    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.463ns  (logic 0.193ns (41.669%)  route 0.270ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.990ns = ( 4.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.240    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.433 r  ADC1/pins[3].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.270     4.703    ADC1/data_out_24
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC1_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.877     2.126    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC1_out_reg[14]/C
                         clock pessimism             -0.147     1.978    
                         clock uncertainty            0.194     2.172    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.040     2.212    ADC1/ADC1_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           4.703    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.492ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.459ns  (logic 0.193ns (42.076%)  route 0.266ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.266     4.706    ADC1/p_1_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.036     2.214    ADC1/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           4.706    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.473ns  (logic 0.193ns (40.801%)  route 0.280ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.280     4.720    ADC1/p_6_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     2.225    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.471ns  (logic 0.193ns (40.939%)  route 0.278ns (59.061%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.278     4.719    ADC1/p_2_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.033     2.211    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.516ns  (logic 0.193ns (37.431%)  route 0.323ns (62.569%))
  Logic Levels:           0  
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.438 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.323     4.761    ADC1/data_out_16
    SLICE_X0Y76          FDRE                                         r  ADC1/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.870     2.119    ADC1/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC1/ADC1_out_reg[15]/C
                         clock pessimism             -0.147     1.971    
                         clock uncertainty            0.194     2.165    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.040     2.205    ADC1/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.590ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.560ns  (logic 0.193ns (34.491%)  route 0.367ns (65.509%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.367     4.807    ADC1/p_0_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.039     2.217    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  2.590    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        2.340ns  (logic 0.173ns (7.393%)  route 2.167ns (92.606%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 f  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.530    11.863    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    11.916 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    11.916    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.073    14.195    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.054ns (6.055%)  route 0.838ns (93.945%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.594     2.624    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.652 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.652    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.724    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.101ns  (logic 0.053ns (4.813%)  route 1.048ns (95.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.646    12.948    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.053    13.001 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.402    13.404    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.101ns  (logic 0.053ns (4.813%)  route 1.048ns (95.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.646    12.948    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.053    13.001 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.402    13.404    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.101ns  (logic 0.053ns (4.813%)  route 1.048ns (95.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.646    12.948    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.053    13.001 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.402    13.404    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.101ns  (logic 0.053ns (4.813%)  route 1.048ns (95.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.646    12.948    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.053    13.001 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.402    13.404    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.071ns  (logic 0.053ns (4.948%)  route 1.018ns (95.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.758    13.061    AD9783_inst1/rst_in
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.053    13.114 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.260    13.373    AD9783_inst1/rst_out1_out
    SLICE_X0Y90          FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X0Y90          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X0Y90          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.188ns  (logic 0.053ns (4.463%)  route 1.135ns (95.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.135    13.437    ADC2/rst_in
    SLICE_X23Y77         LUT6 (Prop_lut6_I4_O)        0.053    13.490 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.490    ADC2/spi_data[9]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    14.196    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.401    
                         clock uncertainty           -0.035    14.365    
    SLICE_X23Y77         FDRE (Setup_fdre_C_D)        0.034    14.399    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.188ns  (logic 0.053ns (4.463%)  route 1.135ns (95.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.135    13.437    ADC2/rst_in
    SLICE_X23Y77         LUT6 (Prop_lut6_I4_O)        0.053    13.490 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.490    ADC2/spi_data[8]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    14.196    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.401    
                         clock uncertainty           -0.035    14.365    
    SLICE_X23Y77         FDRE (Setup_fdre_C_D)        0.035    14.400    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.013ns  (logic 0.053ns (5.234%)  route 0.960ns (94.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 14.196 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.960    13.262    ADC2/rst_in
    SLICE_X23Y77         LUT6 (Prop_lut6_I4_O)        0.053    13.315 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.315    ADC2/spi_data[7]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    14.196    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.401    
                         clock uncertainty           -0.035    14.365    
    SLICE_X23Y77         FDRE (Setup_fdre_C_D)        0.035    14.400    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.028ns (5.477%)  route 0.483ns (94.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.328     3.118    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.028     3.146 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.155     3.301    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y89          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.028ns (5.477%)  route 0.483ns (94.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.328     3.118    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.028     3.146 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.155     3.301    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y89          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.028ns (5.477%)  route 0.483ns (94.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.328     3.118    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.028     3.146 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.155     3.301    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y89          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.028ns (5.477%)  route 0.483ns (94.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.328     3.118    AD9783_inst1/rst_in
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.028     3.146 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.155     3.301    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y89          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.028ns (5.170%)  route 0.514ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.514     3.304    ADC2/rst_in
    SLICE_X23Y77         LUT6 (Prop_lut6_I4_O)        0.028     3.332 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.332    ADC2/spi_data[7]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     2.087    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.939    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.061     2.000    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.028ns (4.912%)  route 0.542ns (95.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.440     3.230    AD9783_inst1/rst_in
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.028     3.258 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.102     3.360    AD9783_inst1/rst_out1_out
    SLICE_X0Y90          FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X0Y90          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.985    
    SLICE_X0Y90          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.028ns (4.624%)  route 0.578ns (95.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.578     3.368    ADC2/rst_in
    SLICE_X23Y77         LUT6 (Prop_lut6_I4_O)        0.028     3.396 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.396    ADC2/spi_data[8]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     2.087    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.939    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.060     1.999    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.028ns (4.616%)  route 0.579ns (95.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.579     3.369    ADC2/rst_in
    SLICE_X23Y77         LUT6 (Prop_lut6_I4_O)        0.028     3.397 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.397    ADC2/spi_data[9]_i_1_n_0
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     2.087    ADC2/clk_in
    SLICE_X23Y77         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.939    
    SLICE_X23Y77         FDRE (Hold_fdre_C_D)         0.060     1.999    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  1.397    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 0.402ns (4.239%)  route 9.082ns (95.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479     5.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     5.770    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.349     6.119 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           9.082    15.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.053    15.254 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    15.254    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.073    18.935    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.402ns (4.418%)  route 8.696ns (95.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479     5.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     5.770    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.349     6.119 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.312    14.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.053    14.484 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.384    14.868    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)       -0.034    18.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         18.828    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.413ns (4.602%)  route 8.561ns (95.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479     5.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     5.770    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.349     6.119 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.312    14.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.064    14.495 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.249    14.743    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)       -0.145    18.717    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.413ns (4.602%)  route 8.561ns (95.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479     5.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     5.770    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.349     6.119 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.312    14.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.064    14.495 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.249    14.743    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Setup_fdpe_C_D)       -0.120    18.742    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.415ns (4.644%)  route 8.521ns (95.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.692ns = ( 18.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479     5.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     5.770    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.349     6.119 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.946     7.065    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.066     7.131 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           7.575    14.706    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X6Y88          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    18.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y88          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    18.897    
                         clock uncertainty           -0.035    18.861    
    SLICE_X6Y88          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    18.720    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 0.402ns (4.445%)  route 8.641ns (95.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479     5.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053     5.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     5.770    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.349     6.119 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           8.641    14.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.053    14.813 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    14.813    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Setup_fdpe_C_D)        0.035    18.897    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  4.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.154ns (3.838%)  route 3.858ns (96.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     2.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     2.083 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     2.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     2.369 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.390     2.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.026     2.786 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           3.468     6.254    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X6Y88          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y88          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     4.638    
    SLICE_X6Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     4.700    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.700    
                         arrival time                           6.254    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.156ns (3.583%)  route 4.198ns (96.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     2.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     2.083 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     2.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     2.369 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.198     6.568    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.596 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     6.596    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.639    
    SLICE_X7Y90          FDPE (Hold_fdpe_C_D)         0.060     4.699    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.699    
                         arrival time                           6.596    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.154ns (3.567%)  route 4.164ns (96.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     2.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     2.083 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     2.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     2.369 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.059     6.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.026     6.454 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.105     6.559    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     4.638    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.000     4.638    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           6.559    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.154ns (3.567%)  route 4.164ns (96.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     2.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     2.083 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     2.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     2.369 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.059     6.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.026     6.454 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.105     6.559    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.638    
    SLICE_X6Y89          FDPE (Hold_fdpe_C_D)        -0.003     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           6.559    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.927ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.156ns (3.574%)  route 4.209ns (96.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     2.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     2.083 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     2.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     2.369 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.059     6.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.456 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.150     6.607    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     4.639    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.040     4.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.679    
                         arrival time                           6.607    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             2.153ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.156ns (3.364%)  route 4.482ns (96.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     2.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     2.083 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     2.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     2.369 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.482     6.851    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.028     6.879 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     6.879    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     4.639    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.087     4.726    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.726    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  2.153    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 0.405ns (5.534%)  route 6.914ns (94.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           1.027     5.857    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.158     6.015 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.517     6.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.349     6.881 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           6.516    13.397    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.056    13.453 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.397    13.850    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)       -0.124    18.735    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                  4.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.158ns (4.225%)  route 3.582ns (95.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.091     1.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.512     2.367    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.066     2.433 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.216     2.649    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.777 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           3.423     6.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.030     6.231 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.158     6.389    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)        -0.003     4.632    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.632    
                         arrival time                           6.389    
  -------------------------------------------------------------------
                         slack                                  1.757    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.961ns,  Total Violation      -33.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.961ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.725ns  (logic 0.106ns (0.904%)  route 11.619ns (99.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.204    12.055    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.053    12.108 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          3.374    15.483    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.053    15.536 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           6.041    21.576    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X7Y86          FDRE (Setup_fdre_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -21.576    
  -------------------------------------------------------------------
                         slack                                 -2.961    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.498ns  (logic 0.106ns (0.922%)  route 11.392ns (99.078%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.204    12.055    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.053    12.108 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          3.328    15.436    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.053    15.489 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           5.860    21.350    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X6Y85          FDRE (Setup_fdre_C_CE)      -0.219    18.640    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -21.350    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.340ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.129ns  (logic 0.106ns (0.952%)  route 11.023ns (99.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.204    12.055    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.053    12.108 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          3.452    15.561    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.053    15.614 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           5.367    20.981    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X6Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X6Y86          FDRE (Setup_fdre_C_CE)      -0.219    18.640    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -20.981    
  -------------------------------------------------------------------
                         slack                                 -2.340    

Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.995ns  (logic 0.053ns (0.482%)  route 10.942ns (99.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.487    20.847    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 -2.232    

Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.995ns  (logic 0.053ns (0.482%)  route 10.942ns (99.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.487    20.847    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 -2.232    

Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.995ns  (logic 0.053ns (0.482%)  route 10.942ns (99.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.487    20.847    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 -2.232    

Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.995ns  (logic 0.053ns (0.482%)  route 10.942ns (99.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.487    20.847    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y86          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 -2.232    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.899ns  (logic 0.053ns (0.486%)  route 10.846ns (99.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.391    20.751    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y85          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y85          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X4Y85          FDCE (Setup_fdce_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.899ns  (logic 0.053ns (0.486%)  route 10.846ns (99.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.391    20.751    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y85          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y85          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X4Y85          FDCE (Setup_fdce_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.775ns  (logic 0.053ns (0.492%)  route 10.722ns (99.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.689ns = ( 18.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.455    13.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.053    13.360 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          7.267    20.627    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.592    18.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    18.894    
                         clock uncertainty           -0.035    18.858    
    SLICE_X4Y84          FDCE (Setup_fdce_C_CE)      -0.244    18.614    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -20.627    
  -------------------------------------------------------------------
                         slack                                 -2.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.156ns (4.354%)  route 3.427ns (95.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.765     3.093    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.028     3.121 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           2.662     5.783    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X6Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X6Y86          FDRE (Hold_fdre_C_CE)        0.030     4.665    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.665    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.156ns (4.200%)  route 3.558ns (95.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.675     3.003    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.028     3.031 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           2.884     5.915    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X7Y86          FDRE (Hold_fdre_C_CE)        0.010     4.645    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.645    
                         arrival time                           5.915    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.156ns (4.060%)  route 3.686ns (95.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.762     3.090    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.028     3.118 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           2.924     6.043    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X6Y85          FDRE (Hold_fdre_C_CE)        0.030     4.665    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.665    
                         arrival time                           6.043    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.158ns (4.225%)  route 3.582ns (95.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.429     2.294    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.028     2.322 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.216     2.538    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.128     2.666 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           3.423     6.089    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.030     6.119 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.158     6.277    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)        -0.003     4.632    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.632    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     3.061    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     3.089 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306     6.395    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.634    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.644    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     3.061    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     3.089 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306     6.395    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.634    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.644    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     3.061    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     3.089 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306     6.395    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     4.634    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.644    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     3.061    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     3.089 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306     6.395    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     4.634    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.644    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     3.061    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     3.089 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306     6.395    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     4.634    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.644    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.143     2.007    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.028     2.035 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     2.200    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     2.328 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     3.061    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     3.089 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306     6.395    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     4.634    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.644    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.750    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           61  Failing Endpoints,  Worst Slack       -6.668ns,  Total Violation     -356.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.668ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.583ns  (logic 0.415ns (3.921%)  route 10.168ns (96.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.814ns = ( 14.814 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.984    14.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053    14.340 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.475    14.814    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          LDCE (EnToQ_ldce_G_Q)        0.349    15.163 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           9.322    24.485    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.066    24.551 r  AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1/O
                         net (fo=2, routed)           0.846    25.397    AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1_n_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Setup_fdpe_C_D)       -0.133    18.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -25.397    
  -------------------------------------------------------------------
                         slack                                 -6.668    

Slack (VIOLATED) :        -6.655ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.049ns  (logic 0.455ns (4.118%)  route 10.594ns (95.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.161    25.497    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X5Y87          LUT3 (Prop_lut3_I1_O)        0.053    25.550 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000    25.550    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    18.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    18.896    
                         clock uncertainty           -0.035    18.860    
    SLICE_X5Y87          FDCE (Setup_fdce_C_D)        0.035    18.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                         -25.550    
  -------------------------------------------------------------------
                         slack                                 -6.655    

Slack (VIOLATED) :        -6.617ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.050ns  (logic 0.455ns (4.118%)  route 10.595ns (95.882%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.161    25.498    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I3_O)        0.053    25.551 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000    25.551    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.072    18.934    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 -6.617    

Slack (VIOLATED) :        -6.592ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.905ns  (logic 0.106ns (0.821%)  route 12.799ns (99.179%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         3.384    15.687    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.053    15.740 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          3.374    19.114    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.053    19.167 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           6.041    25.208    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X7Y86          FDRE (Setup_fdre_C_CE)      -0.244    18.615    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -25.208    
  -------------------------------------------------------------------
                         slack                                 -6.592    

Slack (VIOLATED) :        -6.569ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.002ns  (logic 0.455ns (4.136%)  route 10.547ns (95.864%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.113    25.450    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.053    25.503 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    25.503    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.071    18.933    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -25.503    
  -------------------------------------------------------------------
                         slack                                 -6.569    

Slack (VIOLATED) :        -6.565ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.999ns  (logic 0.455ns (4.137%)  route 10.544ns (95.863%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          9.111    25.447    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I3_O)        0.053    25.500 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    25.500    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.073    18.935    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -25.500    
  -------------------------------------------------------------------
                         slack                                 -6.565    

Slack (VIOLATED) :        -6.533ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.651ns  (logic 0.402ns (3.774%)  route 10.249ns (96.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    25.152    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    18.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                 -6.533    

Slack (VIOLATED) :        -6.533ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.651ns  (logic 0.402ns (3.774%)  route 10.249ns (96.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    25.152    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    18.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                 -6.533    

Slack (VIOLATED) :        -6.533ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.651ns  (logic 0.402ns (3.774%)  route 10.249ns (96.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    25.152    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    18.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                 -6.533    

Slack (VIOLATED) :        -6.533ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.651ns  (logic 0.402ns (3.774%)  route 10.249ns (96.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    9.501ns = ( 14.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.765    14.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053    14.121 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381    14.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.349    14.850 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.433    16.283    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.053    16.336 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          8.815    25.152    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Setup_fdce_C_CE)      -0.244    18.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                 -6.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.150ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.056ns (0.929%)  route 5.970ns (99.071%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.620     4.411    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.028     4.439 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.687     6.126    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.028     6.154 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           2.662     8.816    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X6Y86          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X6Y86          FDRE (Hold_fdre_C_CE)        0.030     4.665    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.665    
                         arrival time                           8.816    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.383ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.056ns (0.898%)  route 6.182ns (99.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.620     4.411    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.028     4.439 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.678     6.117    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.028     6.145 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           2.884     9.028    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y86          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y86          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X7Y86          FDRE (Hold_fdre_C_CE)        0.010     4.645    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.645    
                         arrival time                           9.028    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.392ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.056ns (0.893%)  route 6.212ns (99.107%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.620     4.411    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.028     4.439 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.667     6.105    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.028     6.133 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           2.924     9.058    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.879     4.783    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y85          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.635    
    SLICE_X6Y85          FDRE (Hold_fdre_C_CE)        0.030     4.665    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.665    
                         arrival time                           9.058    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             8.322ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.012ns  (logic 0.154ns (3.838%)  route 3.858ns (96.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    4.046ns = ( 9.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.069     8.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     8.887 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159     9.046    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.128     9.174 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.390     9.564    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.026     9.590 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           3.468    13.058    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X6Y88          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y88          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     4.638    
                         clock uncertainty            0.035     4.674    
    SLICE_X6Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     4.736    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                          13.058    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.828ns = ( 8.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.844     8.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028     8.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     8.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     8.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     9.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     9.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306    13.022    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.634    
                         clock uncertainty            0.035     4.670    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.680    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.828ns = ( 8.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.844     8.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028     8.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     8.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     8.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     9.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     9.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306    13.022    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.634    
                         clock uncertainty            0.035     4.670    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.680    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.828ns = ( 8.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.844     8.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028     8.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     8.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     8.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     9.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     9.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306    13.022    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     4.634    
                         clock uncertainty            0.035     4.670    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.680    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.828ns = ( 8.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.844     8.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028     8.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     8.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     8.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     9.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     9.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306    13.022    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     4.634    
                         clock uncertainty            0.035     4.670    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.680    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.828ns = ( 8.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.844     8.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028     8.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     8.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     8.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     9.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     9.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306    13.022    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     4.634    
                         clock uncertainty            0.035     4.670    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.680    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.194ns  (logic 0.156ns (3.719%)  route 4.038ns (96.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    3.828ns = ( 8.828 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.844     8.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028     8.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166     8.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.128     8.956 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.732     9.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028     9.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.306    13.022    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.878     4.782    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     4.634    
                         clock uncertainty            0.035     4.670    
    SLICE_X4Y84          FDCE (Hold_fdce_C_CE)        0.010     4.680    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  8.342    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 0.442ns (4.257%)  route 9.941ns (95.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.692     5.470    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053     5.523 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.386     5.909    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         LDCE (EnToQ_ldce_G_Q)        0.389     6.298 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           9.941    16.239    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X20Y78         LUT5 (Prop_lut5_I1_O)        0.053    16.292 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    16.292    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X20Y78         FDCE (Setup_fdce_C_D)        0.072    19.019    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -16.292    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 0.442ns (4.368%)  route 9.676ns (95.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.692     5.470    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053     5.523 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.386     5.909    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         LDCE (EnToQ_ldce_G_Q)        0.389     6.298 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           9.676    15.974    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    16.027 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    16.027    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Setup_fdpe_C_D)        0.035    18.982    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.982    
                         arrival time                         -16.027    
  -------------------------------------------------------------------
                         slack                                  2.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.171ns (3.625%)  route 4.546ns (96.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.290     2.112    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     2.140 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.159     2.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         LDCE (EnToQ_ldce_G_Q)        0.143     2.442 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           4.546     6.989    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.028     7.017 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     7.017    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.703    
    SLICE_X21Y78         FDPE (Hold_fdpe_C_D)         0.060     4.763    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           7.017    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.339ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.171ns (3.540%)  route 4.659ns (96.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.290     2.112    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     2.140 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.159     2.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         LDCE (EnToQ_ldce_G_Q)        0.143     2.442 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           4.659     7.101    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X20Y78         LUT5 (Prop_lut5_I1_O)        0.028     7.129 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     7.129    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.703    
    SLICE_X20Y78         FDCE (Hold_fdce_C_D)         0.087     4.790    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           7.129    
  -------------------------------------------------------------------
                         slack                                  2.339    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 0.442ns (4.685%)  route 8.992ns (95.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.878     5.655    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053     5.708 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.525     6.233    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         LDCE (EnToQ_ldce_G_Q)        0.389     6.622 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           8.992    15.614    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X21Y77         LUT3 (Prop_lut3_I1_O)        0.053    15.667 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    15.667    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_D)        0.034    18.980    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.442ns (4.736%)  route 8.891ns (95.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.878     5.655    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053     5.708 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.525     6.233    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         LDCE (EnToQ_ldce_G_Q)        0.389     6.622 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           8.891    15.513    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X20Y77         LUT5 (Prop_lut5_I1_O)        0.053    15.566 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    15.566    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X20Y77         FDCE (Setup_fdce_C_D)        0.071    19.017    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -15.566    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 0.442ns (4.817%)  route 8.735ns (95.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.878     5.655    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053     5.708 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.525     6.233    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         LDCE (EnToQ_ldce_G_Q)        0.389     6.622 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           8.735    15.357    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X22Y77         LUT3 (Prop_lut3_I1_O)        0.053    15.410 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    15.410    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.523    18.776    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.945    
    SLICE_X22Y77         FDPE (Setup_fdpe_C_D)        0.071    19.016    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                  3.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.171ns (3.844%)  route 4.278ns (96.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.372     2.194    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     2.222 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.222     2.444    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         LDCE (EnToQ_ldce_G_Q)        0.143     2.587 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           4.278     6.865    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X22Y77         LUT3 (Prop_lut3_I1_O)        0.028     6.893 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     6.893    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.838     4.848    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     4.701    
    SLICE_X22Y77         FDPE (Hold_fdpe_C_D)         0.087     4.788    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.173ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.171ns (3.784%)  route 4.348ns (96.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.372     2.194    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     2.222 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.222     2.444    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         LDCE (EnToQ_ldce_G_Q)        0.143     2.587 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           4.348     6.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X20Y77         LUT5 (Prop_lut5_I1_O)        0.028     6.962 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     6.962    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     4.702    
    SLICE_X20Y77         FDCE (Hold_fdce_C_D)         0.087     4.789    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.789    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.247ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.171ns (3.745%)  route 4.395ns (96.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.372     2.194    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     2.222 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.222     2.444    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         LDCE (EnToQ_ldce_G_Q)        0.143     2.587 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           4.395     6.982    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X21Y77         LUT3 (Prop_lut3_I1_O)        0.028     7.010 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     7.010    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     4.702    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.060     4.762    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.762    
                         arrival time                           7.010    
  -------------------------------------------------------------------
                         slack                                  2.247    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.442ns (38.119%)  route 0.718ns (61.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    13.712ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.570     5.348    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053     5.401 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           8.312    13.712    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         LDCE (EnToQ_ldce_G_Q)        0.389    14.101 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.470    14.571    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.053    14.624 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.247    14.872    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X18Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    18.920    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  4.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.171ns (35.659%)  route 0.309ns (64.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.248     2.070    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     2.098 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           3.732     5.830    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         LDCE (EnToQ_ldce_G_Q)        0.143     5.973 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.208     6.181    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.028     6.209 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.100     6.310    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.838     4.848    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     4.701    
    SLICE_X18Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.803    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -4.803    
                         arrival time                           6.310    
  -------------------------------------------------------------------
                         slack                                  1.506    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           39  Failing Endpoints,  Worst Slack       -6.497ns,  Total Violation     -171.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.497ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.554ns  (logic 0.442ns (2.260%)  route 19.112ns (97.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 18.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.152    16.392    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I3_O)        0.053    16.445 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           8.960    25.405    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.520    18.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    18.977    
                         clock uncertainty           -0.035    18.942    
    SLICE_X23Y75         FDPE (Setup_fdpe_C_D)       -0.034    18.908    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                         -25.405    
  -------------------------------------------------------------------
                         slack                                 -6.497    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    25.127    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -25.127    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.424ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        19.556ns  (logic 0.495ns (2.531%)  route 19.061ns (97.469%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     4.461    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     4.730 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465     5.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053     5.247 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604     5.851    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389     6.240 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    16.068    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    16.121 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.232    25.354    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y79         LUT3 (Prop_lut3_I1_O)        0.053    25.407 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000    25.407    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.526    18.779    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.948    
    SLICE_X21Y79         FDCE (Setup_fdce_C_D)        0.035    18.983    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.983    
                         arrival time                         -25.407    
  -------------------------------------------------------------------
                         slack                                 -6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.171ns (4.515%)  route 3.617ns (95.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.219     2.014    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.028     2.042 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     2.319    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     2.462 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.158     3.619    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I2_O)        0.028     3.647 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.459     6.106    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X21Y76         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y76         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.700    
    SLICE_X21Y76         FDRE (Hold_fdre_C_CE)        0.010     4.710    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           6.106    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.171ns (4.330%)  route 3.779ns (95.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.219     2.014    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.028     2.042 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     2.319    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     2.462 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.154     3.616    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I4_O)        0.028     3.644 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           2.625     6.268    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X21Y75         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.836     4.846    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y75         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.699    
    SLICE_X21Y75         FDRE (Hold_fdre_C_CE)        0.010     4.709    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           6.268    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.171ns (4.294%)  route 3.811ns (95.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.219     2.014    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.028     2.042 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     2.319    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     2.462 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.974     3.436    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.028     3.464 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           2.837     6.301    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X22Y76         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.836     4.846    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y76         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.699    
    SLICE_X22Y76         FDRE (Hold_fdre_C_CE)        0.030     4.729    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.729    
                         arrival time                           6.301    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.171ns (35.659%)  route 0.309ns (64.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.404     2.199    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028     2.227 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           3.732     5.959    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         LDCE (EnToQ_ldce_G_Q)        0.143     6.102 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.208     6.310    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.028     6.338 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.100     6.438    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.838     4.848    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X18Y76         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     4.701    
    SLICE_X18Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.803    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -4.803    
                         arrival time                           6.438    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.028ns (0.611%)  route 4.554ns (99.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.641     3.436    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.028     3.464 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914     6.378    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.698    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.728    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.028ns (0.611%)  route 4.554ns (99.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.641     3.436    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.028     3.464 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914     6.378    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.698    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.728    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.028ns (0.611%)  route 4.554ns (99.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.641     3.436    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.028     3.464 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914     6.378    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     4.698    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.728    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.028ns (0.611%)  route 4.554ns (99.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.641     3.436    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.028     3.464 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914     6.378    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     4.698    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.728    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.028ns (0.605%)  route 4.597ns (99.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.641     3.436    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.028     3.464 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.957     6.421    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X20Y76         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     4.700    
    SLICE_X20Y76         FDCE (Hold_fdce_C_CE)        0.030     4.730    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.730    
                         arrival time                           6.421    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.028ns (0.605%)  route 4.597ns (99.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     1.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     1.795 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.641     3.436    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.028     3.464 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.957     6.421    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X20Y76         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     4.700    
    SLICE_X20Y76         FDCE (Hold_fdce_C_CE)        0.030     4.730    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.730    
                         arrival time                           6.421    
  -------------------------------------------------------------------
                         slack                                  1.690    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           44  Failing Endpoints,  Worst Slack      -16.183ns,  Total Violation     -508.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.183ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.554ns  (logic 0.442ns (2.260%)  route 19.112ns (97.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 18.773 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.152    26.078    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT5 (Prop_lut5_I3_O)        0.053    26.131 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           8.960    35.091    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.520    18.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    18.977    
                         clock uncertainty           -0.035    18.942    
    SLICE_X23Y75         FDPE (Setup_fdpe_C_D)       -0.034    18.908    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                         -35.091    
  -------------------------------------------------------------------
                         slack                                -16.183    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.111ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.276ns  (logic 0.442ns (2.293%)  route 18.834ns (97.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.006    34.813    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X21Y77         FDCE (Setup_fdce_C_CE)      -0.244    18.702    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -34.813    
  -------------------------------------------------------------------
                         slack                                -16.111    

Slack (VIOLATED) :        -16.110ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.556ns  (logic 0.495ns (2.531%)  route 19.061ns (97.469%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    10.537ns = ( 15.537 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         2.578    14.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053    14.933 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    15.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.389    15.926 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.828    25.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I3_O)        0.053    25.807 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.232    35.040    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X21Y79         LUT3 (Prop_lut3_I1_O)        0.053    35.093 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000    35.093    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.526    18.779    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.948    
    SLICE_X21Y79         FDCE (Setup_fdce_C_D)        0.035    18.983    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.983    
                         arrival time                         -35.093    
  -------------------------------------------------------------------
                         slack                                -16.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.883ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.056ns (0.965%)  route 5.747ns (99.035%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.836     4.626    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X23Y76         LUT2 (Prop_lut2_I0_O)        0.028     4.654 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.452     6.106    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I5_O)        0.028     6.134 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.459     8.593    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X21Y76         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y76         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.700    
    SLICE_X21Y76         FDRE (Hold_fdre_C_CE)        0.010     4.710    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           8.593    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             4.065ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.056ns (0.936%)  route 5.929ns (99.064%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.836     4.626    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X23Y76         LUT2 (Prop_lut2_I0_O)        0.028     4.654 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.468     6.122    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I0_O)        0.028     6.150 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           2.625     8.775    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X21Y75         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.836     4.846    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y75         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.699    
    SLICE_X21Y75         FDRE (Hold_fdre_C_CE)        0.010     4.709    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           8.775    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.319ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.056ns (0.895%)  route 6.202ns (99.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.836     4.626    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X23Y76         LUT2 (Prop_lut2_I0_O)        0.028     4.654 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.528     6.183    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I0_O)        0.028     6.211 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           2.837     9.048    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X22Y76         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.836     4.846    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y76         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.699    
    SLICE_X22Y76         FDRE (Hold_fdre_C_CE)        0.030     4.729    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.729    
                         arrival time                           9.048    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             8.746ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.147ns  (logic 0.171ns (4.123%)  route 3.976ns (95.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914    13.509    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     4.698    
                         clock uncertainty            0.035     4.734    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.764    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                          13.509    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.746ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.147ns  (logic 0.171ns (4.123%)  route 3.976ns (95.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914    13.509    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.698    
                         clock uncertainty            0.035     4.734    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.764    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                          13.509    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.746ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.147ns  (logic 0.171ns (4.123%)  route 3.976ns (95.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914    13.509    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     4.698    
                         clock uncertainty            0.035     4.734    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.764    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                          13.509    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.746ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.147ns  (logic 0.171ns (4.123%)  route 3.976ns (95.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.914    13.509    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     4.698    
                         clock uncertainty            0.035     4.734    
    SLICE_X22Y74         FDCE (Hold_fdce_C_CE)        0.030     4.764    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                          13.509    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.787ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.191ns  (logic 0.171ns (4.081%)  route 4.020ns (95.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.957    13.552    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     4.700    
                         clock uncertainty            0.035     4.736    
    SLICE_X20Y76         FDCE (Hold_fdce_C_CE)        0.030     4.766    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                          13.552    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.787ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.191ns  (logic 0.171ns (4.081%)  route 4.020ns (95.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.957    13.552    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     4.700    
                         clock uncertainty            0.035     4.736    
    SLICE_X20Y76         FDCE (Hold_fdce_C_CE)        0.030     4.766    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                          13.552    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.787ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.191ns  (logic 0.171ns (4.081%)  route 4.020ns (95.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.362ns = ( 9.362 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         1.267     9.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     9.085 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277     9.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         LDCE (EnToQ_ldce_G_Q)        0.143     9.505 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.063    10.567    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.028    10.595 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.957    13.552    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.837     4.847    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     4.700    
                         clock uncertainty            0.035     4.736    
    SLICE_X20Y76         FDCE (Hold_fdce_C_CE)        0.030     4.766    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.766    
                         arrival time                          13.552    
  -------------------------------------------------------------------
                         slack                                  8.787    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 0.322ns (4.008%)  route 7.713ns (95.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.512     4.390    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.269     4.659 f  ADC1/ADC1_out_reg[5]/Q
                         net (fo=2, routed)           7.713    12.371    ADC1/D[4]
    SLICE_X0Y206         LUT1 (Prop_lut1_I0_O)        0.053    12.424 r  ADC1/data_in[23]_i_1/O
                         net (fo=1, routed)           0.000    12.424    AD9783_inst1/D[19]
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.379    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
                         clock pessimism              0.204    12.584    
                         clock uncertainty           -0.186    12.398    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)        0.035    12.433    AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.269ns (3.427%)  route 7.579ns (96.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.512     4.390    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC1/ADC1_out_reg[5]/Q
                         net (fo=2, routed)           7.579    12.238    AD9783_inst1/D[4]
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.379    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
                         clock pessimism              0.204    12.584    
                         clock uncertainty           -0.186    12.398    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)       -0.020    12.378    AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 0.322ns (4.242%)  route 7.270ns (95.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.508     4.386    ADC1/clk_in
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     4.655 f  ADC1/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           7.270    11.924    ADC1/D[3]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.053    11.977 r  ADC1/data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    11.977    AD9783_inst1/D[18]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.379    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism              0.204    12.584    
                         clock uncertainty           -0.186    12.398    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)        0.035    12.433    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 0.269ns (3.704%)  route 6.993ns (96.296%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.508     4.386    ADC1/clk_in
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC1/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           6.993    11.647    AD9783_inst1/D[3]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.379    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    12.584    
                         clock uncertainty           -0.186    12.398    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.020    12.378    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 0.269ns (3.793%)  route 6.823ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.245ns = ( 12.245 - 5.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.496     4.374    ADC1/clk_in
    SLICE_X0Y122         FDRE                                         r  ADC1/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.269     4.643 r  ADC1/ADC1_out_reg[12]/Q
                         net (fo=2, routed)           6.823    11.465    AD9783_inst1/D[11]
    SLICE_X0Y188         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.391    12.245    AD9783_inst1/clkD
    SLICE_X0Y188         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    12.450    
                         clock uncertainty           -0.186    12.264    
    SLICE_X0Y188         FDRE (Setup_fdre_C_D)       -0.034    12.230    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.269ns (3.729%)  route 6.945ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        3.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 12.647 - 5.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.691     4.569    ADC1/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC1/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC1/ADC1_out_reg[15]/Q
                         net (fo=2, routed)           6.945    11.783    AD9783_inst1/D[14]
    SLICE_X0Y47          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.793    12.647    AD9783_inst1/clkD
    SLICE_X0Y47          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism              0.204    12.852    
                         clock uncertainty           -0.186    12.666    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.034    12.632    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.269ns (3.841%)  route 6.735ns (96.159%))
  Logic Levels:           0  
  Clock Path Skew:        3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 12.373 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.512     4.390    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC1/ADC1_out_reg[8]/Q
                         net (fo=2, routed)           6.735    11.393    AD9783_inst1/D[7]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.519    12.373    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
                         clock pessimism              0.204    12.578    
                         clock uncertainty           -0.186    12.392    
    SLICE_X0Y216         FDRE (Setup_fdre_C_D)       -0.020    12.372    AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 0.322ns (4.659%)  route 6.590ns (95.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 12.373 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.512     4.390    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.269     4.659 f  ADC1/ADC1_out_reg[8]/Q
                         net (fo=2, routed)           6.590    11.248    ADC1/D[7]
    SLICE_X0Y216         LUT1 (Prop_lut1_I0_O)        0.053    11.301 r  ADC1/data_in[26]_i_1/O
                         net (fo=1, routed)           0.000    11.301    AD9783_inst1/D[22]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.519    12.373    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
                         clock pessimism              0.204    12.578    
                         clock uncertainty           -0.186    12.392    
    SLICE_X0Y216         FDRE (Setup_fdre_C_D)        0.035    12.427    AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.322ns (5.000%)  route 6.117ns (95.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.511     4.389    ADC1/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.269     4.658 f  ADC1/ADC1_out_reg[6]/Q
                         net (fo=2, routed)           6.117    10.775    ADC1/D[5]
    SLICE_X0Y208         LUT1 (Prop_lut1_I0_O)        0.053    10.828 r  ADC1/data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    10.828    AD9783_inst1/D[20]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.379    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
                         clock pessimism              0.204    12.584    
                         clock uncertainty           -0.186    12.398    
    SLICE_X0Y208         FDRE (Setup_fdre_C_D)        0.035    12.433    AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.269ns (4.195%)  route 6.143ns (95.805%))
  Logic Levels:           0  
  Clock Path Skew:        3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 12.644 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.699     4.577    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC1/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           6.143    10.989    AD9783_inst1/D[13]
    SLICE_X0Y38          FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.790    12.644    AD9783_inst1/clkD
    SLICE_X0Y38          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.849    
                         clock uncertainty           -0.186    12.663    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.034    12.629    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  1.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.216ns (5.513%)  route 3.702ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.790ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404     4.077    ADC1/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           3.702     7.995    AD9783_inst1/D[2]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.509     7.790    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism             -0.204     7.585    
                         clock uncertainty            0.186     7.771    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.152     7.923    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.923    
                         arrival time                           7.995    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.258ns (6.476%)  route 3.726ns (93.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.790ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404     4.077    ADC1/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC1/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           3.726     8.019    ADC1/D[2]
    SLICE_X0Y198         LUT1 (Prop_lut1_I0_O)        0.042     8.061 r  ADC1/data_in[21]_i_1/O
                         net (fo=1, routed)           0.000     8.061    AD9783_inst1/D[17]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.509     7.790    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism             -0.204     7.585    
                         clock uncertainty            0.186     7.771    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.216     7.987    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.987    
                         arrival time                           8.061    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.216ns (5.469%)  route 3.734ns (94.531%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.778ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.392     4.065    ADC1/clk_in
    SLICE_X0Y127         FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.216     4.281 r  ADC1/ADC1_out_reg[13]/Q
                         net (fo=2, routed)           3.734     8.015    AD9783_inst1/D[12]
    SLICE_X0Y181         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.497     7.778    AD9783_inst1/clkD
    SLICE_X0Y181         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.204     7.573    
                         clock uncertainty            0.186     7.759    
    SLICE_X0Y181         FDRE (Hold_fdre_C_D)         0.161     7.920    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.920    
                         arrival time                           8.015    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.258ns (6.152%)  route 3.936ns (93.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.955ns
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.394     4.067    ADC1/clk_in
    SLICE_X0Y152         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.216     4.283 f  ADC1/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           3.936     8.219    ADC1/D[10]
    SLICE_X0Y222         LUT1 (Prop_lut1_I0_O)        0.042     8.261 r  ADC1/data_in[29]_i_1/O
                         net (fo=1, routed)           0.000     8.261    AD9783_inst1/D[25]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.674     7.955    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism             -0.204     7.750    
                         clock uncertainty            0.186     7.936    
    SLICE_X0Y222         FDRE (Hold_fdre_C_D)         0.215     8.151    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -8.151    
                         arrival time                           8.261    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.216ns (5.221%)  route 3.921ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.970ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404     4.077    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           3.921     8.214    AD9783_inst1/D[6]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.689     7.970    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism             -0.204     7.765    
                         clock uncertainty            0.186     7.951    
    SLICE_X0Y208         FDRE (Hold_fdre_C_D)         0.150     8.101    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.101    
                         arrival time                           8.214    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.216ns (5.221%)  route 3.921ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.955ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404     4.077    ADC1/clk_in
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[10]/Q
                         net (fo=2, routed)           3.921     8.214    AD9783_inst1/D[9]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.674     7.955    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism             -0.204     7.750    
                         clock uncertainty            0.186     7.936    
    SLICE_X0Y222         FDRE (Hold_fdre_C_D)         0.158     8.094    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.094    
                         arrival time                           8.214    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.258ns (6.347%)  route 3.807ns (93.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.398     4.071    ADC1/clk_in
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.216     4.287 f  ADC1/ADC1_out_reg[2]/Q
                         net (fo=2, routed)           3.807     8.094    ADC1/D[1]
    SLICE_X0Y194         LUT1 (Prop_lut1_I0_O)        0.042     8.136 r  ADC1/data_in[20]_i_1/O
                         net (fo=1, routed)           0.000     8.136    AD9783_inst1/D[16]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y194         FDRE (Hold_fdre_C_D)         0.216     7.986    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.986    
                         arrival time                           8.136    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.216ns (5.130%)  route 3.995ns (94.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.963ns
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.394     4.067    ADC1/clk_in
    SLICE_X0Y152         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.216     4.283 r  ADC1/ADC1_out_reg[9]/Q
                         net (fo=2, routed)           3.995     8.278    AD9783_inst1/D[8]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.682     7.963    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.204     7.758    
                         clock uncertainty            0.186     7.944    
    SLICE_X0Y216         FDRE (Hold_fdre_C_D)         0.150     8.094    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.094    
                         arrival time                           8.278    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.258ns (6.357%)  route 3.800ns (93.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.989ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.592     4.265    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.216     4.481 f  ADC1/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           0.548     5.029    ADC1/D[13]
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.042     5.071 r  ADC1/ADC_out_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.252     8.324    AD9783_inst1/D[28]
    SLICE_X0Y54          FDRE                                         r  AD9783_inst1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.708     7.989    AD9783_inst1/clkD
    SLICE_X0Y54          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
                         clock pessimism             -0.204     7.784    
                         clock uncertainty            0.186     7.970    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.161     8.131    AD9783_inst1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -8.131    
                         arrival time                           8.324    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.216ns (5.271%)  route 3.882ns (94.729%))
  Logic Levels:           0  
  Clock Path Skew:        3.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.404     4.077    ADC1/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[1]/Q
                         net (fo=2, routed)           3.882     8.175    AD9783_inst1/D[0]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.158     7.928    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.928    
                         arrival time                           8.175    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        1.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.194ns (26.097%)  route 0.549ns (73.903%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.244 - 1.250 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.124     2.256 f  ADC1/FR_out_reg[2]/Q
                         net (fo=1, routed)           0.394     2.649    ADC1/FR_out[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.035     2.684 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.156     2.840    ADC1/BS_state_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.035     2.875 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     2.875    ADC1/BS_state_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.392    
                         clock uncertainty           -0.194     4.198    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.054     4.252    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.252    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  1.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.587ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.800ns  (logic 0.362ns (45.225%)  route 0.438ns (54.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 9.240 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    14.269    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.197    14.466 r  ADC1/FR_out_reg[6]/Q
                         net (fo=1, routed)           0.166    14.632    ADC1/FR_out[6]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.123    14.755 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.273    15.028    ADC1/BS_state_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.042    15.070 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.070    ADC1/BS_state_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204     9.035    
                         clock uncertainty            0.194     9.229    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.254     9.483    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          15.070    
  -------------------------------------------------------------------
                         slack                                  5.587    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            1  Failing Endpoint ,  Worst Slack       -0.006ns,  Total Violation       -0.006ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 4.240 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.501     3.955    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.240    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.388    
                         clock uncertainty           -0.194     4.194    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.949    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.949    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.000ns (0.000%)  route 0.380ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 4.247 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.380     3.834    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.395    
                         clock uncertainty           -0.194     4.201    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.956    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.000ns (0.000%)  route 0.305ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.305     3.758    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.954    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.954    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.035ns (5.866%)  route 0.562ns (94.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.244 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.562     4.015    ADC1/rst_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.035     4.050 f  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.050    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.392    
                         clock uncertainty           -0.194     4.198    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.054     4.252    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.252    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.040ns (6.648%)  route 0.562ns (93.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.244 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.562     4.015    ADC1/rst_in
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.040     4.055 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.055    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.392    
                         clock uncertainty           -0.194     4.198    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.066     4.264    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.264    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.035ns (6.801%)  route 0.480ns (93.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.244 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.480     3.933    ADC1/rst_in
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.035     3.968 f  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.968    ADC1/BS_state_i_1_n_0
    SLICE_X2Y87          FDRE                                         f  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.662     4.244    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.392    
                         clock uncertainty           -0.194     4.198    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.054     4.252    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.252    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.035ns (10.832%)  route 0.288ns (89.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.241 - 1.250 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         0.288     3.741    ADC1/rst_in
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.035     3.776 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.659     4.241    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.389    
                         clock uncertainty           -0.194     4.195    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     4.226    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.226    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.709ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.042ns (8.972%)  route 0.426ns (91.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 9.235 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.426    12.107    ADC1/rst_in
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.042    12.149 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000    12.149    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.699     9.235    ADC1/clk_div
    SLICE_X0Y82          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204     9.030    
                         clock uncertainty            0.194     9.224    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.216     9.440    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.932ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.734ns  (logic 0.042ns (5.725%)  route 0.692ns (94.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 9.240 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.692    12.373    ADC1/rst_in
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.042    12.415 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    12.415    ADC1/BS_state_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204     9.035    
                         clock uncertainty            0.194     9.229    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.254     9.483    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          12.415    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             3.074ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.445ns  (logic 0.000ns (0.000%)  route 0.445ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 9.239 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.445    12.126    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    f  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.034    
                         clock uncertainty            0.194     9.228    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.052    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.052    
                         arrival time                          12.126    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.075ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.877ns  (logic 0.042ns (4.791%)  route 0.835ns (95.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 9.240 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.835    12.516    ADC1/rst_in
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.042    12.558 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.558    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204     9.035    
                         clock uncertainty            0.194     9.229    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.254     9.483    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          12.558    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.083ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.890ns  (logic 0.055ns (6.182%)  route 0.835ns (93.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 9.240 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.835    12.516    ADC1/rst_in
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.055    12.571 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.571    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.704     9.240    ADC1/clk_div
    SLICE_X2Y87          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204     9.035    
                         clock uncertainty            0.194     9.229    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.259     9.488    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.488    
                         arrival time                          12.571    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.186ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.560ns  (logic 0.000ns (0.000%)  route 0.560ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.560    12.241    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706     9.242    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.055    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.055    
                         arrival time                          12.241    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.357ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.720ns  (logic 0.000ns (0.000%)  route 0.720ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 9.232 - 1.250 ) 
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.720    12.402    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    f  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=159, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.027    
                         clock uncertainty            0.194     9.221    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.045    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.045    
                         arrival time                          12.402    
  -------------------------------------------------------------------
                         slack                                  3.357    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.586ns  (logic 0.053ns (9.051%)  route 0.533ns (90.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.465ns = ( 16.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.533    12.835    rst_in
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.053    12.888 f  rst_in_i_1/O
                         net (fo=1, routed)           0.000    12.888    rst_in_i_1_n_0
    SLICE_X0Y83          FDRE                                         f  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE                                         r  rst_in_reg/C
                         clock pessimism              0.460    16.925    
                         clock uncertainty           -0.035    16.890    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.034    16.924    rst_in_reg
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  4.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.028ns (9.537%)  route 0.266ns (90.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.266     3.056    rst_in
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.028     3.084 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     3.084    rst_in_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.421     2.908    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.060     2.968    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.266ns  (logic 0.053ns (0.400%)  route 13.213ns (99.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.694ns = ( 18.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.357    18.118    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y91          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    18.694    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y91          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    18.899    
                         clock uncertainty           -0.035    18.863    
    SLICE_X6Y91          FDCE (Recov_fdce_C_CLR)     -0.192    18.671    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -18.118    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 0.053ns (0.401%)  route 13.172ns (99.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.316    18.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.192    18.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 0.053ns (0.401%)  route 13.172ns (99.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.316    18.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.192    18.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 0.053ns (0.401%)  route 13.172ns (99.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.316    18.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.192    18.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        7.504ns  (logic 0.053ns (0.706%)  route 7.451ns (99.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     9.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    17.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        7.504ns  (logic 0.053ns (0.706%)  route 7.451ns (99.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     9.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    17.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        7.504ns  (logic 0.053ns (0.706%)  route 7.451ns (99.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     9.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    17.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        7.504ns  (logic 0.053ns (0.706%)  route 7.451ns (99.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 9.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     9.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     9.853 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.479    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    17.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                  1.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.822ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.028ns (0.428%)  route 6.519ns (99.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405     6.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.114     8.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     4.639    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     4.589    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.028ns (0.428%)  route 6.519ns (99.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405     6.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.114     8.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     4.639    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     4.589    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 0.028ns (0.428%)  route 6.519ns (99.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405     6.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.114     8.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     4.639    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     4.589    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.850ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.028ns (0.426%)  route 6.547ns (99.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405     6.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.142     8.439    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X6Y91          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y91          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     4.639    
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.050     4.589    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           8.439    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             6.126ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.865ns  (logic 0.028ns (0.724%)  route 3.837ns (99.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     6.864 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     7.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     7.083 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646    10.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     4.639    
                         clock uncertainty            0.035     4.675    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                          10.729    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.865ns  (logic 0.028ns (0.724%)  route 3.837ns (99.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     6.864 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     7.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     7.083 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646    10.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     4.639    
                         clock uncertainty            0.035     4.675    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                          10.729    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.865ns  (logic 0.028ns (0.724%)  route 3.837ns (99.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     6.864 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     7.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     7.083 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646    10.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.639    
                         clock uncertainty            0.035     4.675    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                          10.729    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.865ns  (logic 0.028ns (0.724%)  route 3.837ns (99.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     6.864 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.191     7.055    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     7.083 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646    10.729    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     4.639    
                         clock uncertainty            0.035     4.675    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                          10.729    
  -------------------------------------------------------------------
                         slack                                  6.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -7.061ns,  Total Violation       -7.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.061ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        20.837ns  (logic 0.158ns (0.758%)  route 20.679ns (99.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          16.348    21.177    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.158    21.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.331    25.666    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X5Y87          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    18.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    18.896    
                         clock uncertainty           -0.035    18.860    
    SLICE_X5Y87          FDCE (Recov_fdce_C_CLR)     -0.255    18.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -25.666    
  -------------------------------------------------------------------
                         slack                                 -7.061    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        6.462ns  (logic 0.158ns (2.445%)  route 6.304ns (97.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns = ( 9.830 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     9.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.246     9.830 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           1.027    10.857    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.158    11.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           5.277    16.292    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X6Y87          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    18.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y87          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    18.896    
                         clock uncertainty           -0.035    18.860    
    SLICE_X6Y87          FDPE (Recov_fdpe_C_PRE)     -0.228    18.632    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -16.292    
  -------------------------------------------------------------------
                         slack                                  2.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.961ns  (logic 0.066ns (2.229%)  route 2.895ns (97.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    1.855ns = ( 6.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.091     6.855 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.512     7.367    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.066     7.433 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.383     9.816    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X6Y87          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     4.784    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y87          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     4.636    
                         clock uncertainty            0.035     4.672    
    SLICE_X6Y87          FDPE (Remov_fdpe_C_PRE)     -0.052     4.620    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.620    
                         arrival time                           9.816    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             7.669ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 0.066ns (0.636%)  route 10.315ns (99.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.091     1.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           8.370    10.225    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.066    10.291 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.945    12.236    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X5Y87          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     4.784    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     4.636    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     4.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                          12.236    
  -------------------------------------------------------------------
                         slack                                  7.669    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.518ns,  Total Violation       -2.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.301ns  (logic 0.053ns (0.570%)  route 9.248ns (99.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.279    10.131    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    10.184 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    19.152    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.301ns  (logic 0.053ns (0.570%)  route 9.248ns (99.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.279    10.131    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    10.184 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    19.152    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.301ns  (logic 0.053ns (0.570%)  route 9.248ns (99.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.279    10.131    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    10.184 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    19.152    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.301ns  (logic 0.053ns (0.570%)  route 9.248ns (99.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.279    10.131    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    10.184 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    19.152    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.647ns  (logic 0.053ns (0.613%)  route 8.594ns (99.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.692ns = ( 18.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.266    10.118    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.053    10.171 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           8.328    18.498    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X7Y88          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    18.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y88          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.897    
                         clock uncertainty           -0.035    18.861    
    SLICE_X7Y88          FDPE (Recov_fdpe_C_PRE)     -0.217    18.644    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.510ns  (logic 0.053ns (0.623%)  route 8.457ns (99.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.690ns = ( 18.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.294    10.145    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.053    10.198 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           8.163    18.361    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y85          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.593    18.690    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y85          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X5Y85          FDPE (Recov_fdpe_C_PRE)     -0.217    18.642    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.402ns  (logic 0.053ns (0.631%)  route 8.349ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.377    11.228    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    11.281 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    18.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.402ns  (logic 0.053ns (0.631%)  route 8.349ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.377    11.228    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    11.281 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    18.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.402ns  (logic 0.053ns (0.631%)  route 8.349ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.377    11.228    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    11.281 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    18.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.402ns  (logic 0.053ns (0.631%)  route 8.349ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.377    11.228    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    11.281 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           6.972    18.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.217    18.645    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.433ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.271ns  (logic 0.042ns (1.850%)  route 2.229ns (98.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.641ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.360    11.756    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y88          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.705     9.641    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y88          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204     9.436    
                         clock uncertainty            0.035     9.472    
    SLICE_X5Y88          FDCE (Remov_fdce_C_CLR)     -0.149     9.323    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.323    
                         arrival time                          11.756    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.271ns  (logic 0.042ns (1.850%)  route 2.229ns (98.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.641ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.360    11.756    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y88          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.705     9.641    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y88          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204     9.436    
                         clock uncertainty            0.035     9.472    
    SLICE_X5Y88          FDCE (Remov_fdce_C_CLR)     -0.149     9.323    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.323    
                         arrival time                          11.756    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.642ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     9.642    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204     9.437    
                         clock uncertainty            0.035     9.473    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.149     9.324    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.324    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.642ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     9.642    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204     9.437    
                         clock uncertainty            0.035     9.473    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.149     9.324    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -9.324    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.642ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     9.642    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.204     9.437    
                         clock uncertainty            0.035     9.473    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.149     9.324    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -9.324    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.642ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y90          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     9.642    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y90          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -0.204     9.437    
                         clock uncertainty            0.035     9.473    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.149     9.324    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         -9.324    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.497ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.640ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X4Y87          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204     9.435    
                         clock uncertainty            0.035     9.471    
    SLICE_X4Y87          FDCE (Remov_fdce_C_CLR)     -0.149     9.322    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -9.322    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.497ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.640ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X4Y87          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204     9.435    
                         clock uncertainty            0.035     9.471    
    SLICE_X4Y87          FDCE (Remov_fdce_C_CLR)     -0.149     9.322    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.322    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.497ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.334ns  (logic 0.042ns (1.800%)  route 2.292ns (98.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.640ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.869    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042    11.396 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.423    11.819    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X4Y87          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704     9.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204     9.435    
                         clock uncertainty            0.035     9.471    
    SLICE_X4Y87          FDCE (Remov_fdce_C_CLR)     -0.149     9.322    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.322    
                         arrival time                          11.819    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             4.488ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.326ns  (logic 0.042ns (0.971%)  route 4.284ns (99.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.642ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.785    10.270    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.042    10.312 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.499    13.811    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706     9.642    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204     9.437    
                         clock uncertainty            0.035     9.473    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.149     9.324    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -9.324    
                         arrival time                          13.811    
  -------------------------------------------------------------------
                         slack                                  4.488    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.970ns  (logic 0.322ns (2.483%)  route 12.648ns (97.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.534    13.387    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    13.440 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    17.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.970ns  (logic 0.322ns (2.483%)  route 12.648ns (97.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.534    13.387    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    13.440 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    17.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.970ns  (logic 0.322ns (2.483%)  route 12.648ns (97.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.534    13.387    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    13.440 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    17.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.970ns  (logic 0.322ns (2.483%)  route 12.648ns (97.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.534    13.387    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    13.440 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    17.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 0.322ns (2.673%)  route 11.722ns (97.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.367    12.219    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.053    12.272 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.355    16.628    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X5Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -16.628    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.322ns (3.265%)  route 9.539ns (96.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.571     5.423    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053     5.476 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    14.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.322ns (3.265%)  route 9.539ns (96.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.571     5.423    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053     5.476 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    14.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.322ns (3.265%)  route 9.539ns (96.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.571     5.423    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053     5.476 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    14.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.322ns (3.265%)  route 9.539ns (96.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.571     5.423    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053     5.476 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    14.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 0.322ns (3.536%)  route 8.784ns (96.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.692ns = ( 18.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.456     5.309    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.053     5.362 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           8.328    13.689    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X7Y88          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    18.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y88          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.897    
                         clock uncertainty           -0.035    18.861    
    SLICE_X7Y88          FDPE (Recov_fdpe_C_PRE)     -0.217    18.644    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  4.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.128ns (2.829%)  route 4.396ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.239     2.103    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     2.131 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           4.158     6.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.638    
    SLICE_X6Y89          FDPE (Remov_fdpe_C_PRE)     -0.052     4.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.128ns (2.829%)  route 4.396ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.239     2.103    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     2.131 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           4.158     6.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     4.638    
    SLICE_X6Y89          FDPE (Remov_fdpe_C_PRE)     -0.052     4.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.128ns (2.829%)  route 4.396ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.239     2.103    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     2.131 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           4.158     6.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     4.638    
    SLICE_X6Y89          FDPE (Remov_fdpe_C_PRE)     -0.052     4.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.128ns (2.829%)  route 4.396ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           0.239     2.103    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     2.131 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           4.158     6.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.638    
    SLICE_X6Y89          FDPE (Remov_fdpe_C_PRE)     -0.052     4.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.128ns (2.811%)  route 4.425ns (97.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.191     2.056    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.028     2.084 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.234     6.317    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X7Y88          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y88          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.638    
    SLICE_X7Y88          FDPE (Remov_fdpe_C_PRE)     -0.072     4.566    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.566    
                         arrival time                           6.317    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             2.955ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.128ns (2.222%)  route 5.632ns (97.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.654     5.518    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.028     5.546 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.978     7.524    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.638    
    SLICE_X5Y89          FDCE (Remov_fdce_C_CLR)     -0.069     4.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           7.524    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.565ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.128ns (2.009%)  route 6.242ns (97.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.225     6.089    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.028     6.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.017     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     4.638    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.069     4.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           8.135    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.128ns (2.009%)  route 6.242ns (97.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.225     6.089    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.028     6.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.017     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.147     4.638    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.069     4.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           8.135    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.128ns (2.009%)  route 6.242ns (97.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.225     6.089    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.028     6.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.017     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     4.638    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.069     4.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           8.135    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.128ns (2.009%)  route 6.242ns (97.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.225     6.089    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.028     6.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.017     8.135    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.882     4.786    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     4.638    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.069     4.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           8.135    
  -------------------------------------------------------------------
                         slack                                  3.565    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.161ns  (logic 0.053ns (0.860%)  route 6.108ns (99.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.994    14.297    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.161ns  (logic 0.053ns (0.860%)  route 6.108ns (99.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.994    14.297    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.161ns  (logic 0.053ns (0.860%)  route 6.108ns (99.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.994    14.297    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.161ns  (logic 0.053ns (0.860%)  route 6.108ns (99.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.994    14.297    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.114    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X7Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X7Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.060ns  (logic 0.053ns (0.875%)  route 6.007ns (99.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.676    13.979    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.032 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.331    18.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X5Y87          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    18.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y87          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    18.896    
                         clock uncertainty           -0.035    18.860    
    SLICE_X5Y87          FDCE (Recov_fdce_C_CLR)     -0.255    18.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 0.053ns (0.482%)  route 10.953ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.984     9.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053     9.340 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    18.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 0.053ns (0.482%)  route 10.953ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.984     9.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053     9.340 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    18.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 0.053ns (0.482%)  route 10.953ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.984     9.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053     9.340 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    18.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 0.053ns (0.482%)  route 10.953ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.984     9.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053     9.340 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           8.969    18.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X6Y89          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X6Y89          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X6Y89          FDPE (Recov_fdpe_C_PRE)     -0.228    18.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.428ns  (logic 0.053ns (0.976%)  route 5.375ns (99.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.693ns = ( 18.693 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.020    13.322    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.053    13.375 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.355    17.730    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y89          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.472    14.145    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.197    14.342 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.558    16.900    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.097 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    18.693    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y89          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.898    
                         clock uncertainty           -0.035    18.862    
    SLICE_X5Y89          FDCE (Recov_fdce_C_CLR)     -0.255    18.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                         -17.730    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.966ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.028ns (0.590%)  route 4.715ns (99.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.069     3.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     3.887 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646     7.533    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     4.639    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                           7.533    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.028ns (0.590%)  route 4.715ns (99.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.069     3.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     3.887 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646     7.533    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     4.639    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                           7.533    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.028ns (0.590%)  route 4.715ns (99.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.069     3.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     3.887 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646     7.533    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.639    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                           7.533    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.028ns (0.590%)  route 4.715ns (99.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.069     3.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     3.887 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.646     7.533    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X7Y90          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.808     2.057    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.113     2.170 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.657     3.827    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     3.904 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     4.787    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X7Y90          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     4.639    
    SLICE_X7Y90          FDPE (Remov_fdpe_C_PRE)     -0.072     4.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                           7.533    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.973ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.612ns  (logic 0.000ns (0.000%)  route 0.612ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.638ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.612    12.293    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y84          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X5Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.204     9.433    
                         clock uncertainty            0.035     9.469    
    SLICE_X5Y84          FDCE (Remov_fdce_C_CLR)     -0.149     9.320    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                          12.293    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.638ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.614    12.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y84          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.204     9.433    
                         clock uncertainty            0.035     9.469    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.149     9.320    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                          12.295    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.638ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.614    12.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y84          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.204     9.433    
                         clock uncertainty            0.035     9.469    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.149     9.320    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                          12.295    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.638ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.614    12.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y84          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.204     9.433    
                         clock uncertainty            0.035     9.469    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.149     9.320    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                          12.295    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.638ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.614    12.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y84          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.204     9.433    
                         clock uncertainty            0.035     9.469    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.149     9.320    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                          12.295    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.638ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.614    12.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y84          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.580     4.458    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.246     4.704 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.007     7.711    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     7.936 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.702     9.638    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X4Y84          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.204     9.433    
                         clock uncertainty            0.035     9.469    
    SLICE_X4Y84          FDCE (Remov_fdce_C_CLR)     -0.149     9.320    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.320    
                         arrival time                          12.295    
  -------------------------------------------------------------------
                         slack                                  2.976    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -4.640ns,  Total Violation       -9.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.640ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.053ns (0.524%)  route 10.064ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 10.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.969    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.396     9.882    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042     9.924 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    10.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.366    10.620    
                         clock uncertainty           -0.035    10.584    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    10.329    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 -4.640    

Slack (VIOLATED) :        -4.640ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.053ns (0.524%)  route 10.064ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 10.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.969    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.396     9.882    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042     9.924 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    10.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.366    10.620    
                         clock uncertainty           -0.035    10.584    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    10.329    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 -4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.563ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        4.990ns  (logic 0.028ns (0.561%)  route 4.962ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405    16.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028    16.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557    16.854    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.232     7.487    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.035     7.522 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     7.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.391     7.324    
                         clock uncertainty            0.035     7.360    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.291    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.291    
                         arrival time                          16.854    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.563ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        4.990ns  (logic 0.028ns (0.561%)  route 4.962ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405    16.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028    16.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557    16.854    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.232     7.487    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.035     7.522 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     7.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     7.324    
                         clock uncertainty            0.035     7.360    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.291    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.291    
                         arrival time                          16.854    
  -------------------------------------------------------------------
                         slack                                  9.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        6.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.576ns  (logic 0.053ns (1.482%)  route 3.523ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 20.253 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.315    12.167    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053    12.220 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    13.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.396    19.882    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042    19.924 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    20.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.458    
                         clock uncertainty           -0.035    20.422    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    20.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.576ns  (logic 0.053ns (1.482%)  route 3.523ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 20.253 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.315    12.167    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053    12.220 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    13.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.396    19.882    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042    19.924 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    20.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.458    
                         clock uncertainty           -0.035    20.422    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    20.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  6.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.028ns (1.642%)  route 1.677ns (98.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.120     7.984    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     8.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.232     7.487    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.035     7.522 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     7.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.568    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.499    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.499    
                         arrival time                           8.569    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.028ns (1.642%)  route 1.677ns (98.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.120     7.984    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     8.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.232     7.487    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.035     7.522 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     7.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.568    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.499    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.499    
                         arrival time                           8.569    
  -------------------------------------------------------------------
                         slack                                  1.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        5.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.053ns (2.303%)  route 2.248ns (97.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 20.253 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.040    13.343    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    13.396 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.396    19.882    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042    19.924 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    20.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.458    
                         clock uncertainty           -0.035    20.422    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    20.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.053ns (2.303%)  route 2.248ns (97.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 20.253 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.040    13.343    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    13.396 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.396    19.882    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042    19.924 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    20.253    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.458    
                         clock uncertainty           -0.035    20.422    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    20.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  5.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.150ns  (logic 0.028ns (2.434%)  route 1.122ns (97.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.565     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     8.383 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.940    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.232     7.487    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.035     7.522 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     7.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.568    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.499    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.499    
                         arrival time                           8.940    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.150ns  (logic 0.028ns (2.434%)  route 1.122ns (97.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.565     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     8.383 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.940    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.232     7.487    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.035     7.522 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     7.716    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.568    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.499    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.499    
                         arrival time                           8.940    
  -------------------------------------------------------------------
                         slack                                  1.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack      -15.008ns,  Total Violation      -15.008ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.008ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        21.153ns  (logic 0.158ns (0.747%)  route 20.995ns (99.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 10.902 - 5.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          16.348    21.177    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.158    21.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    25.982    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.873    10.340    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.126    10.466 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    10.902    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.362    11.265    
                         clock uncertainty           -0.035    11.229    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.974    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                         -25.982    
  -------------------------------------------------------------------
                         slack                                -15.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.668ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        10.565ns  (logic 0.066ns (0.625%)  route 10.499ns (99.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 8.175 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.091    11.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           8.370    20.225    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.066    20.291 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    22.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.592     7.837    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.082     7.919 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     8.175    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.389     7.785    
                         clock uncertainty            0.035     7.821    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.752    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.752    
                         arrival time                          22.420    
  -------------------------------------------------------------------
                         slack                                 14.668    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        2.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.395ns  (logic 0.053ns (0.631%)  route 8.342ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 20.902 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.695    13.546    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053    13.599 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    18.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.197    19.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.873    20.340    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.126    20.466 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    20.902    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.107    
                         clock uncertainty           -0.035    21.071    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.816    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -18.246    
  -------------------------------------------------------------------
                         slack                                  2.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.942ns  (logic 0.028ns (0.710%)  route 3.914ns (99.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 8.175 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.785     8.649    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.028     8.677 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    10.806    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.592     7.837    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.082     7.919 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     8.175    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.027    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.958    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.958    
                         arrival time                          10.806    
  -------------------------------------------------------------------
                         slack                                  2.848    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        2.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.376ns  (logic 0.053ns (0.831%)  route 6.323ns (99.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 20.902 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.676    13.979    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.032 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    18.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.197    19.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.873    20.340    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.126    20.466 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    20.902    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.107    
                         clock uncertainty           -0.035    21.071    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.816    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.978ns  (logic 0.028ns (0.940%)  route 2.950ns (99.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 8.175 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.821     8.611    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     8.639 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    10.768    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.592     7.837    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.082     7.919 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     8.175    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.027    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.958    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.958    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  2.810    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.039ns,  Total Violation       -8.078ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.039ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.053ns (0.524%)  route 10.064ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 11.016 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.969    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.160    10.645    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042    10.687 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    11.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    11.221    
                         clock uncertainty           -0.035    11.185    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    10.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 -4.039    

Slack (VIOLATED) :        -4.039ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.053ns (0.524%)  route 10.064ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 11.016 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.969    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.160    10.645    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042    10.687 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    11.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    11.221    
                         clock uncertainty           -0.035    11.185    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    10.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 -4.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.778ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        4.990ns  (logic 0.028ns (0.561%)  route 4.962ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.257 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405    16.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028    16.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557    16.854    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.773     8.028    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.035     8.063 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     8.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.109    
                         clock uncertainty            0.035     8.145    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     8.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.076    
                         arrival time                          16.854    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.778ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        4.990ns  (logic 0.028ns (0.561%)  route 4.962ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.257 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405    16.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028    16.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557    16.854    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.773     8.028    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.035     8.063 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     8.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.109    
                         clock uncertainty            0.035     8.145    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     8.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.076    
                         arrival time                          16.854    
  -------------------------------------------------------------------
                         slack                                  8.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -15.364ns,  Total Violation      -15.364ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.364ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        21.153ns  (logic 0.158ns (0.747%)  route 20.995ns (99.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 10.705 - 5.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          16.348    21.177    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.158    21.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    25.982    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.741    10.227    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.042    10.269 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    10.705    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    10.619    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                         -25.982    
  -------------------------------------------------------------------
                         slack                                -15.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.558ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        10.565ns  (logic 0.066ns (0.625%)  route 10.499ns (99.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.091    11.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           8.370    20.225    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.066    20.291 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    22.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.496     7.752    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.787 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     8.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.896    
                         clock uncertainty            0.035     7.931    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.862    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.862    
                         arrival time                          22.420    
  -------------------------------------------------------------------
                         slack                                 14.558    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.395ns  (logic 0.053ns (0.631%)  route 8.342ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 20.705 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.695    13.546    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053    13.599 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    18.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.741    20.227    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.042    20.269 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    20.705    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.366    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.781    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.781    
                         arrival time                         -18.246    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.576ns  (logic 0.053ns (1.482%)  route 3.523ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 21.016 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.315    12.167    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053    12.220 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    13.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.160    20.645    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042    20.687 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    21.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.366    21.383    
                         clock uncertainty           -0.035    21.347    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    21.092    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.576ns  (logic 0.053ns (1.482%)  route 3.523ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 21.016 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.315    12.167    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053    12.220 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    13.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.160    20.645    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042    20.687 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    21.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.366    21.383    
                         clock uncertainty           -0.035    21.347    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    21.092    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.384ns  (logic 0.053ns (2.223%)  route 2.331ns (97.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 20.119 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.972    10.824    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.053    10.877 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.359    12.236    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.228    19.714    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.042    19.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.363    20.119    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.366    20.485    
                         clock uncertainty           -0.035    20.449    
    SLICE_X4Y88          LDCE (Recov_ldce_G_CLR)     -0.255    20.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.194    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.634ns  (logic 0.053ns (3.244%)  route 1.581ns (96.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 20.167 - 15.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.921    10.772    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053    10.825 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.660    11.485    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.239    19.724    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.042    19.766 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.401    20.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.366    20.533    
                         clock uncertainty           -0.035    20.498    
    SLICE_X4Y89          LDCE (Recov_ldce_G_CLR)     -0.255    20.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  8.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.028ns (3.528%)  route 0.766ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.458     7.322    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.028     7.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.308     7.658    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.160     7.416    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.035     7.451 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.693    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.391     7.302    
                         clock uncertainty            0.035     7.337    
    SLICE_X4Y89          LDCE (Remov_ldce_G_CLR)     -0.069     7.268    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.268    
                         arrival time                           7.658    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.028ns (1.642%)  route 1.677ns (98.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.257 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.120     7.984    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     8.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.773     8.028    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.035     8.063 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     8.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.391     7.865    
                         clock uncertainty            0.035     7.901    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.832    
                         arrival time                           8.569    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.705ns  (logic 0.028ns (1.642%)  route 1.677ns (98.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.257 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.120     7.984    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028     8.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.569    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.773     8.028    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.035     8.063 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     8.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     7.865    
                         clock uncertainty            0.035     7.901    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     7.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.832    
                         arrival time                           8.569    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.137ns  (logic 0.028ns (2.462%)  route 1.109ns (97.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.492     7.356    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.028     7.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.617     8.001    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.148     7.404    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.035     7.439 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.216     7.655    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.391     7.264    
                         clock uncertainty            0.035     7.299    
    SLICE_X4Y88          LDCE (Remov_ldce_G_CLR)     -0.069     7.230    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.230    
                         arrival time                           8.001    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             3.188ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.942ns  (logic 0.028ns (0.710%)  route 3.914ns (99.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 6.864 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     6.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.100     6.864 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.785     8.649    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.028     8.677 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    10.806    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.496     7.752    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.787 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     8.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.391     7.652    
                         clock uncertainty            0.035     7.687    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.618    
                         arrival time                          10.806    
  -------------------------------------------------------------------
                         slack                                  3.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.019ns,  Total Violation       -7.617ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.019ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 0.322ns (3.384%)  route 9.194ns (96.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 10.167 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.534    13.387    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    13.440 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.660    14.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.239     9.724    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.042     9.766 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.401    10.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.371    
                         clock uncertainty           -0.035    10.336    
    SLICE_X4Y89          LDCE (Recov_ldce_G_CLR)     -0.255    10.081    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                 -4.019    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.322ns (3.559%)  route 8.726ns (96.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 10.119 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.367    12.219    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.053    12.272 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.359    13.631    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.228     9.714    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.042     9.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.363    10.119    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    10.323    
                         clock uncertainty           -0.035    10.287    
    SLICE_X4Y88          LDCE (Recov_ldce_G_CLR)     -0.255    10.032    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                 -3.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.689ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        4.399ns  (logic 0.128ns (2.910%)  route 4.271ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 11.764 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.654    15.518    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.028    15.546 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.617    16.163    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.148     7.404    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.035     7.439 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.216     7.655    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.508    
                         clock uncertainty            0.035     7.543    
    SLICE_X4Y88          LDCE (Remov_ldce_G_CLR)     -0.069     7.474    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.474    
                         arrival time                          16.163    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.913ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        4.661ns  (logic 0.128ns (2.746%)  route 4.533ns (97.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 11.764 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663    11.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.225    16.089    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.028    16.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.308    16.425    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.160     7.416    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.035     7.451 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.693    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.546    
                         clock uncertainty            0.035     7.581    
    SLICE_X4Y89          LDCE (Remov_ldce_G_CLR)     -0.069     7.512    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.512    
                         arrival time                          16.425    
  -------------------------------------------------------------------
                         slack                                  8.913    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.376ns  (logic 0.053ns (0.831%)  route 6.323ns (99.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 20.705 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.676    13.979    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.032 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    18.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.741    20.227    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.042    20.269 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    20.705    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.909    
                         clock uncertainty           -0.035    20.874    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    20.619    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.619    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.707ns  (logic 0.053ns (1.958%)  route 2.654ns (98.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 20.167 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.994    14.297    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.660    15.009    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.239    19.724    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.042    19.766 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.401    20.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X4Y89          LDCE (Recov_ldce_G_CLR)     -0.255    20.081    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.432ns  (logic 0.053ns (2.180%)  route 2.379ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 20.119 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.020    13.322    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.053    13.375 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.359    14.734    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.228    19.714    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.042    19.756 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.363    20.119    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.323    
                         clock uncertainty           -0.035    20.287    
    SLICE_X4Y88          LDCE (Recov_ldce_G_CLR)     -0.255    20.032    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.053ns (2.303%)  route 2.248ns (97.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 21.016 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.040    13.343    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    13.396 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.160    20.645    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042    20.687 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    21.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.221    
                         clock uncertainty           -0.035    21.185    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    20.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.053ns (2.303%)  route 2.248ns (97.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 21.016 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.040    13.343    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    13.396 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.160    20.645    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.042    20.687 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    21.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    21.221    
                         clock uncertainty           -0.035    21.185    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    20.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.931ns  (logic 0.000ns (0.000%)  route 0.931ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.101 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.931    13.233    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596    19.269    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216    19.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.252    19.737    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.042    19.779 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.323    20.101    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    20.306    
                         clock uncertainty           -0.035    20.270    
    SLICE_X5Y86          LDCE (Recov_ldce_G_CLR)     -0.255    20.015    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  6.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.448ns  (logic 0.000ns (0.000%)  route 0.448ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 7.647 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.448     8.238    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.161     7.416    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.035     7.451 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.196     7.647    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.499    
    SLICE_X5Y86          LDCE (Remov_ldce_G_CLR)     -0.069     7.430    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.430    
                         arrival time                           8.238    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.150ns  (logic 0.028ns (2.434%)  route 1.122ns (97.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.565     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     8.383 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.940    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.773     8.028    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.035     8.063 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     8.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.109    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     8.040    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           8.940    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.150ns  (logic 0.028ns (2.434%)  route 1.122ns (97.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 8.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.565     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.028     8.383 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     8.940    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.773     8.028    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.035     8.063 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     8.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.109    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     8.040    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           8.940    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.171ns  (logic 0.028ns (2.392%)  route 1.143ns (97.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.526     8.316    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.028     8.344 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.617     8.961    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.148     7.404    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.035     7.439 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.216     7.655    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.508    
    SLICE_X4Y88          LDCE (Remov_ldce_G_CLR)     -0.069     7.439    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.439    
                         arrival time                           8.961    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.607ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.294ns  (logic 0.028ns (2.164%)  route 1.266ns (97.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.958     8.748    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     8.776 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.308     9.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.160     7.416    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.035     7.451 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     7.693    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.546    
    SLICE_X4Y89          LDCE (Remov_ldce_G_CLR)     -0.069     7.477    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.477    
                         arrival time                           9.084    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             2.942ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.978ns  (logic 0.028ns (0.940%)  route 2.950ns (99.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.821     8.611    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     8.639 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    10.768    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.496     7.752    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.035     7.787 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     8.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.896    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     7.827    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.827    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  2.942    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        8.192ns  (logic 0.053ns (0.647%)  route 8.139ns (99.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.692    10.470    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    10.523 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           7.447    17.970    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X23Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X23Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 0.053ns (0.403%)  route 13.091ns (99.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           9.905    14.683    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    14.736 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.186    17.922    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X21Y79         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.526    18.779    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.948    
    SLICE_X21Y79         FDCE (Recov_fdce_C_CLR)     -0.255    18.693    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -17.922    
  -------------------------------------------------------------------
                         slack                                  0.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.563ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.028ns (0.439%)  route 6.348ns (99.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.876     6.698    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028     6.726 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.472     8.198    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X21Y79         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.841     4.851    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     4.704    
    SLICE_X21Y79         FDCE (Remov_fdce_C_CLR)     -0.069     4.635    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           8.198    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             6.039ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        3.882ns  (logic 0.028ns (0.721%)  route 3.854ns (99.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    1.822ns = ( 6.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     6.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     6.822 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.290     7.112    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     7.140 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           3.564    10.704    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X23Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.702    
                         clock uncertainty            0.035     4.738    
    SLICE_X23Y78         FDPE (Remov_fdpe_C_PRE)     -0.072     4.666    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.666    
                         arrival time                          10.704    
  -------------------------------------------------------------------
                         slack                                  6.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.279ns,  Total Violation       -0.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        14.257ns  (logic 0.053ns (0.372%)  route 14.204ns (99.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          10.900    15.677    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    15.730 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.304    19.034    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X20Y78         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X20Y78         FDCE (Recov_fdce_C_CLR)     -0.192    18.755    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        14.257ns  (logic 0.053ns (0.372%)  route 14.204ns (99.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          10.900    15.677    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    15.730 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.304    19.034    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X20Y78         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X20Y78         FDCE (Recov_fdce_C_CLR)     -0.192    18.755    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        7.998ns  (logic 0.053ns (0.663%)  route 7.945ns (99.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.878    10.655    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053    10.708 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           7.067    17.776    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        7.998ns  (logic 0.053ns (0.663%)  route 7.945ns (99.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.878    10.655    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053    10.708 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           7.067    17.776    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.880ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 0.028ns (0.417%)  route 6.683ns (99.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.220     7.042    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.028     7.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.463     8.533    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X20Y78         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     4.703    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.050     4.653    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           8.533    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 0.028ns (0.417%)  route 6.683ns (99.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.220     7.042    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.028     7.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.463     8.533    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X20Y78         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.703    
    SLICE_X20Y78         FDCE (Remov_fdce_C_CLR)     -0.050     4.653    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           8.533    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             5.660ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.504ns  (logic 0.028ns (0.799%)  route 3.476ns (99.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.822ns = ( 6.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     6.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     6.822 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.372     7.194    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     7.222 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           3.104    10.326    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     4.703    
                         clock uncertainty            0.035     4.739    
    SLICE_X21Y78         FDPE (Remov_fdpe_C_PRE)     -0.072     4.667    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                          10.326    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.504ns  (logic 0.028ns (0.799%)  route 3.476ns (99.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.822ns = ( 6.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     6.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     6.822 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.372     7.194    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     7.222 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           3.104    10.326    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.703    
                         clock uncertainty            0.035     4.739    
    SLICE_X21Y78         FDPE (Remov_fdpe_C_PRE)     -0.072     4.667    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                          10.326    
  -------------------------------------------------------------------
                         slack                                  5.660    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            1  Failing Endpoint ,  Worst Slack      -19.197ns,  Total Violation      -19.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.197ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        33.174ns  (logic 0.053ns (0.160%)  route 33.121ns (99.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          30.166    34.943    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    34.996 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.955    37.951    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X20Y77         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -37.951    
  -------------------------------------------------------------------
                         slack                                -19.197    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        8.896ns  (logic 0.053ns (0.596%)  route 8.843ns (99.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns = ( 9.778 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     9.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     9.778 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.570    10.348    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    10.401 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           8.273    18.673    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X22Y77         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.523    18.776    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.945    
    SLICE_X22Y77         FDPE (Recov_fdpe_C_PRE)     -0.228    18.717    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  0.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.120ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        3.982ns  (logic 0.028ns (0.703%)  route 3.954ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    1.822ns = ( 6.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     6.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     6.822 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.248     7.070    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     7.098 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           3.706    10.804    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X22Y77         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.838     4.848    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     4.701    
                         clock uncertainty            0.035     4.737    
    SLICE_X22Y77         FDPE (Remov_fdpe_C_PRE)     -0.052     4.685    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                          10.804    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             12.589ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        15.419ns  (logic 0.028ns (0.182%)  route 15.391ns (99.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          13.981    15.803    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028    15.831 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.410    17.241    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     4.702    
    SLICE_X20Y77         FDCE (Remov_fdce_C_CLR)     -0.050     4.652    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.652    
                         arrival time                          17.241    
  -------------------------------------------------------------------
                         slack                                 12.589    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.184ns,  Total Violation       -0.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.172ns  (logic 0.053ns (0.578%)  route 9.119ns (99.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.846    10.575    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    10.628 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           8.273    18.901    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X22Y77         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.523    18.776    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.945    
    SLICE_X22Y77         FDPE (Recov_fdpe_C_PRE)     -0.228    18.717    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.075ns  (logic 0.053ns (0.584%)  route 9.022ns (99.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 18.773 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.465    10.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.053    10.247 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           8.557    18.805    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X23Y75         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.520    18.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    18.977    
                         clock uncertainty           -0.035    18.942    
    SLICE_X23Y75         FDPE (Recov_fdpe_C_PRE)     -0.217    18.725    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -18.805    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.229ns  (logic 0.053ns (0.644%)  route 8.176ns (99.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.729    10.459    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    10.512 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           7.447    17.959    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X23Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X23Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.024ns  (logic 0.053ns (0.661%)  route 7.971ns (99.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.904    10.633    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    10.686 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           7.067    17.754    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.024ns  (logic 0.053ns (0.661%)  route 7.971ns (99.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.904    10.633    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    10.686 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           7.067    17.754    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.676ns  (logic 0.053ns (0.934%)  route 5.623ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.319    12.048    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    12.101 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.304    15.405    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X20Y78         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X20Y78         FDCE (Recov_fdce_C_CLR)     -0.192    18.755    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.676ns  (logic 0.053ns (0.934%)  route 5.623ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.319    12.048    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    12.101 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.304    15.405    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X20Y78         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y78         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X20Y78         FDCE (Recov_fdce_C_CLR)     -0.192    18.755    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.314ns  (logic 0.053ns (0.997%)  route 5.261ns (99.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.075    11.804    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    11.857 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.186    15.043    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X21Y79         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.526    18.779    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.948    
    SLICE_X21Y79         FDCE (Recov_fdce_C_CLR)     -0.255    18.693    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.770ns  (logic 0.035ns (1.264%)  route 2.735ns (98.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns = ( 7.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.086     8.268    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.035     8.303 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.649     9.952    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600    11.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091    11.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503    13.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.621    13.980    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.147    14.127    
                         clock uncertainty           -0.035    14.092    
    SLICE_X20Y77         FDCE (Recov_fdce_C_CLR)     -0.079    14.013    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.013    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.219ns  (logic 0.035ns (1.577%)  route 2.184ns (98.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 13.978 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns = ( 7.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.252     8.434    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.035     8.469 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.932     9.402    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X20Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.600    11.701    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.091    11.792 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.503    13.295    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.064    13.359 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.619    13.978    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.147    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X20Y74         FDCE (Recov_fdce_C_CLR)     -0.079    14.011    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.042ns (1.589%)  route 2.601ns (98.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.718    12.007    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X21Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.632     9.754    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.204     9.550    
                         clock uncertainty            0.035     9.586    
    SLICE_X21Y77         FDCE (Remov_fdce_C_CLR)     -0.149     9.437    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          12.007    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.916ns  (logic 0.042ns (1.440%)  route 2.874ns (98.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.752ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.991    12.280    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X23Y76         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.630     9.752    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204     9.548    
                         clock uncertainty            0.035     9.584    
    SLICE_X23Y76         FDCE (Remov_fdce_C_CLR)     -0.149     9.435    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -9.435    
                         arrival time                          12.280    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             3.298ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.401ns  (logic 0.042ns (1.235%)  route 3.359ns (98.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.751ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.883    11.247    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X23Y76         LUT2 (Prop_lut2_I1_O)        0.042    11.289 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.476    12.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X20Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204     9.547    
                         clock uncertainty            0.035     9.583    
    SLICE_X20Y74         FDCE (Remov_fdce_C_CLR)     -0.115     9.468    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          12.765    
  -------------------------------------------------------------------
                         slack                                  3.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.065ns,  Total Violation       -8.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.065ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        14.517ns  (logic 0.053ns (0.365%)  route 14.464ns (99.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)        11.509    23.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    23.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.955    26.819    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y77         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y77         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X20Y77         FDCE (Recov_fdce_C_CLR)     -0.192    18.754    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -26.819    
  -------------------------------------------------------------------
                         slack                                 -8.065    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        11.410ns  (logic 0.053ns (0.465%)  route 11.357ns (99.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 18.776 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         3.084    10.387    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    10.440 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           8.273    18.712    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X22Y77         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.523    18.776    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    18.980    
                         clock uncertainty           -0.035    18.945    
    SLICE_X22Y77         FDPE (Recov_fdpe_C_PRE)     -0.228    18.717    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        11.188ns  (logic 0.053ns (0.474%)  route 11.135ns (99.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.773ns = ( 18.773 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.578     9.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053     9.933 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           8.557    18.491    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X23Y75         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.520    18.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    18.977    
                         clock uncertainty           -0.035    18.942    
    SLICE_X23Y75         FDPE (Recov_fdpe_C_PRE)     -0.217    18.725    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -18.491    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 0.053ns (0.509%)  route 10.357ns (99.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         3.290    10.592    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    10.645 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           7.067    17.712    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 0.053ns (0.509%)  route 10.357ns (99.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 18.778 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         3.290    10.592    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    10.645 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           7.067    17.712    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.525    18.778    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X21Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.730    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.375ns  (logic 0.053ns (0.986%)  route 5.322ns (99.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 18.774 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         3.567    15.870    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X23Y76         LUT2 (Prop_lut2_I0_O)        0.053    15.923 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.754    17.677    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X20Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.521    18.774    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    18.978    
                         clock uncertainty           -0.035    18.943    
    SLICE_X20Y74         FDCE (Recov_fdce_C_CLR)     -0.192    18.751    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                         -17.677    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.375ns  (logic 0.053ns (0.986%)  route 5.322ns (99.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 18.774 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         3.567    15.870    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X23Y76         LUT2 (Prop_lut2_I0_O)        0.053    15.923 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.754    17.677    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X20Y74         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.521    18.774    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y74         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    18.978    
                         clock uncertainty           -0.035    18.943    
    SLICE_X20Y74         FDCE (Recov_fdce_C_CLR)     -0.192    18.751    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                         -17.677    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 0.053ns (0.530%)  route 9.938ns (99.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.777ns = ( 18.777 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.491     9.793    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053     9.846 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           7.447    17.293    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X23Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.524    18.777    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    18.981    
                         clock uncertainty           -0.035    18.946    
    SLICE_X23Y78         FDPE (Recov_fdpe_C_PRE)     -0.217    18.729    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         18.729    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.794ns  (logic 0.053ns (1.106%)  route 4.741ns (98.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.775ns = ( 18.775 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         3.567    15.870    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X23Y76         LUT2 (Prop_lut2_I0_O)        0.053    15.923 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.173    17.096    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X23Y76         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.522    18.775    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    18.979    
                         clock uncertainty           -0.035    18.944    
    SLICE_X23Y76         FDCE (Recov_fdce_C_CLR)     -0.255    18.689    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.605ns  (logic 0.053ns (1.151%)  route 4.552ns (98.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.779ns = ( 18.779 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.365    13.668    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    13.721 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.186    16.907    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X21Y79         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.197    14.351 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.705    17.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.197    17.253 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.526    18.779    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y79         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    18.983    
                         clock uncertainty           -0.035    18.948    
    SLICE_X21Y79         FDCE (Recov_fdce_C_CLR)     -0.255    18.693    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -16.907    
  -------------------------------------------------------------------
                         slack                                  1.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.792ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.028ns (0.605%)  route 4.600ns (99.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.267     4.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028     4.085 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           3.333     7.418    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X23Y75         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.835     4.845    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y75         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     4.698    
    SLICE_X23Y75         FDPE (Remov_fdpe_C_PRE)     -0.072     4.626    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           7.418    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.028ns (0.583%)  route 4.777ns (99.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.213     4.003    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     4.031 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           3.564     7.595    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X23Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.839     4.849    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X23Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.702    
    SLICE_X23Y78         FDPE (Remov_fdpe_C_PRE)     -0.072     4.630    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.630    
                         arrival time                           7.595    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.048ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.028ns (0.573%)  route 4.861ns (99.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.757     4.547    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.028     4.575 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           3.104     7.679    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     4.703    
    SLICE_X21Y78         FDPE (Remov_fdpe_C_PRE)     -0.072     4.631    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.631    
                         arrival time                           7.679    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.048ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.028ns (0.573%)  route 4.861ns (99.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.757     4.547    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.028     4.575 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           3.104     7.679    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X21Y78         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.840     4.850    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X21Y78         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.703    
    SLICE_X21Y78         FDPE (Remov_fdpe_C_PRE)     -0.072     4.631    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.631    
                         arrival time                           7.679    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.545ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.331ns  (logic 0.000ns (0.000%)  route 1.331ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.751ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.331    13.012    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X20Y75         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y75         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.204     9.547    
                         clock uncertainty            0.035     9.583    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.115     9.468    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.331ns  (logic 0.000ns (0.000%)  route 1.331ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.751ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.331    13.012    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X20Y75         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y75         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.204     9.547    
                         clock uncertainty            0.035     9.583    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.115     9.468    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.331ns  (logic 0.000ns (0.000%)  route 1.331ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.751ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.331    13.012    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X20Y75         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y75         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.204     9.547    
                         clock uncertainty            0.035     9.583    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.115     9.468    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.331ns  (logic 0.000ns (0.000%)  route 1.331ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.751ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.331    13.012    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X20Y75         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.629     9.751    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y75         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.204     9.547    
                         clock uncertainty            0.035     9.583    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.115     9.468    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.546ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.028ns (0.518%)  route 5.377ns (99.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.671     4.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     4.489 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           3.706     8.195    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X22Y77         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.817     2.066    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.113     2.179 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.755     3.933    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077     4.010 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.838     4.848    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X22Y77         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     4.701    
    SLICE_X22Y77         FDPE (Remov_fdpe_C_PRE)     -0.052     4.649    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -4.649    
                         arrival time                           8.195    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.629ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.418ns  (logic 0.000ns (0.000%)  route 1.418ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.753ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.418    13.099    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X20Y76         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.590     4.468    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.246     4.714 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.184     7.897    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.225     8.122 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.631     9.753    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X20Y76         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204     9.549    
                         clock uncertainty            0.035     9.585    
    SLICE_X20Y76         FDCE (Remov_fdce_C_CLR)     -0.115     9.470    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.470    
                         arrival time                          13.099    
  -------------------------------------------------------------------
                         slack                                  3.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -5.384ns,  Total Violation       -5.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.384ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.096ns  (logic 0.053ns (0.478%)  route 11.043ns (99.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 10.351 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           9.905    14.683    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    14.736 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    15.874    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523     9.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216     9.412 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.567     9.979    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042    10.021 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    10.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.365    10.717    
                         clock uncertainty           -0.035    10.681    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    10.489    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                 -5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.889ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        5.460ns  (logic 0.028ns (0.513%)  route 5.432ns (99.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 7.797 - 5.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621    11.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100    11.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.876    16.698    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028    16.726 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556    17.282    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.357     7.568    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.797    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.388     7.408    
                         clock uncertainty            0.035     7.444    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     7.394    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.394    
                         arrival time                          17.282    
  -------------------------------------------------------------------
                         slack                                  9.889    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.053ns (1.623%)  route 3.213ns (98.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 20.351 - 15.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.075    11.804    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    11.857 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    12.995    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    19.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216    19.412 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.567    19.979    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042    20.021 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    20.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.556    
                         clock uncertainty           -0.035    20.520    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    20.328    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.328    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  7.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.576ns  (logic 0.028ns (1.777%)  route 1.548ns (98.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 7.797 - 5.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.992     7.787    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.815 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556     8.371    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.357     7.568    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.797    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.649    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     7.599    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.599    
                         arrival time                           8.371    
  -------------------------------------------------------------------
                         slack                                  0.772    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.557ns  (logic 0.053ns (2.073%)  route 2.504ns (97.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 20.351 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.365    13.668    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    13.721 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    14.859    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    19.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216    19.412 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.567    19.979    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042    20.021 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    20.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.556    
                         clock uncertainty           -0.035    20.520    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    20.328    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.328    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  5.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.281ns  (logic 0.028ns (2.186%)  route 1.253ns (97.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 7.797 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.696     8.487    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     8.515 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556     9.071    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.357     7.568    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.603 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.797    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.649    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     7.599    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.599    
                         arrival time                           9.071    
  -------------------------------------------------------------------
                         slack                                  1.471    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack       -6.404ns,  Total Violation       -6.404ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.404ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        12.391ns  (logic 0.053ns (0.428%)  route 12.338ns (99.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 10.627 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          10.900    15.677    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    15.730 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    17.169    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523     9.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216     9.412 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.729    10.141    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.042    10.183 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    10.627    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.365    10.992    
                         clock uncertainty           -0.035    10.957    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    10.765    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                 -6.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.204ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        5.939ns  (logic 0.028ns (0.471%)  route 5.911ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 7.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621    11.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100    11.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.220    17.042    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.028    17.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691    17.761    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.451     7.661    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.696 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     7.960    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.388     7.572    
                         clock uncertainty            0.035     7.607    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     7.557    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.557    
                         arrival time                          17.761    
  -------------------------------------------------------------------
                         slack                                 10.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        7.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.810ns  (logic 0.053ns (1.391%)  route 3.757ns (98.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 20.627 - 15.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.319    12.048    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    12.101 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    13.539    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    19.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216    19.412 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.729    20.141    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.042    20.183 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    20.627    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.831    
                         clock uncertainty           -0.035    20.796    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    20.604    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.604    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  7.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.821ns  (logic 0.028ns (1.538%)  route 1.793ns (98.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 7.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.102     7.897    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.925 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691     8.616    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.451     7.661    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.696 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     7.960    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.813    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     7.763    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.763    
                         arrival time                           8.616    
  -------------------------------------------------------------------
                         slack                                  0.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        5.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.448ns  (logic 0.053ns (2.165%)  route 2.395ns (97.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 20.627 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.957    13.260    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053    13.313 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    14.751    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    19.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216    19.412 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.729    20.141    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.042    20.183 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    20.627    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.831    
                         clock uncertainty           -0.035    20.796    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    20.604    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.604    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  5.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.234ns  (logic 0.028ns (2.269%)  route 1.206ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 7.960 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.515     8.305    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     8.333 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691     9.024    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.451     7.661    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.696 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     7.960    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.813    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     7.763    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.763    
                         arrival time                           9.024    
  -------------------------------------------------------------------
                         slack                                  1.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack      -36.461ns,  Total Violation      -36.461ns
Hold  :            0  Failing Endpoints,  Worst Slack       23.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.461ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        48.707ns  (logic 0.053ns (0.109%)  route 48.654ns (99.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.885ns = ( 16.885 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          30.166    34.943    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    34.996 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    53.484    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523     9.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216     9.412 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.467     9.879    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042     9.921 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    16.885    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.365    17.250    
                         clock uncertainty           -0.035    17.215    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    17.023    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -53.484    
  -------------------------------------------------------------------
                         slack                                -36.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.688ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        23.461ns  (logic 0.028ns (0.119%)  route 23.433ns (99.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns = ( 11.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621    11.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100    11.822 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          13.981    25.803    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028    25.831 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    35.283    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.300     7.511    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.546 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453    11.998    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.388    11.610    
                         clock uncertainty            0.035    11.645    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050    11.595    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -11.595    
                         arrival time                          35.283    
  -------------------------------------------------------------------
                         slack                                 23.688    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.308ns,  Total Violation       -3.308ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.441ns  (logic 0.053ns (0.259%)  route 20.388ns (99.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.885ns = ( 26.885 - 15.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.900    11.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    11.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    30.170    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    19.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216    19.412 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.467    19.879    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042    19.921 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    26.885    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    27.089    
                         clock uncertainty           -0.035    27.054    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    26.862    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                         -30.170    
  -------------------------------------------------------------------
                         slack                                 -3.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.398ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.404ns  (logic 0.028ns (0.269%)  route 10.376ns (99.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns = ( 11.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.924     7.719    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.747 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    17.199    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.300     7.511    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.546 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453    11.998    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147    11.851    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050    11.801    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -11.801    
                         arrival time                          17.199    
  -------------------------------------------------------------------
                         slack                                  5.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack      -15.490ns,  Total Violation      -15.490ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.490ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        30.050ns  (logic 0.053ns (0.176%)  route 29.997ns (99.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.885ns = ( 26.885 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)        11.509    23.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    23.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    42.352    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.523    19.196    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.216    19.412 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.467    19.879    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042    19.921 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    26.885    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    27.089    
                         clock uncertainty           -0.035    27.054    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    26.862    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                         -42.352    
  -------------------------------------------------------------------
                         slack                                -15.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.375ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        15.386ns  (logic 0.028ns (0.182%)  route 15.358ns (99.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns = ( 11.998 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         5.906    13.696    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028    13.724 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    23.176    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.838     7.087    ADC2/clk_in
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.124     7.211 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.300     7.511    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.035     7.546 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453    11.998    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147    11.851    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050    11.801    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -11.801    
                         arrival time                          23.176    
  -------------------------------------------------------------------
                         slack                                 11.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.550ns,  Total Violation       -5.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.550ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.096ns  (logic 0.053ns (0.478%)  route 11.043ns (99.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 10.347 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           9.905    14.683    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    14.736 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    15.874    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.610     9.975    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.042    10.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    10.347    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.551    
                         clock uncertainty           -0.035    10.516    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    10.324    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                 -5.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.640ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        5.460ns  (logic 0.028ns (0.513%)  route 5.432ns (99.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 7.805 - 5.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621    11.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100    11.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.876    16.698    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028    16.726 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556    17.282    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.393     7.576    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.611 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.805    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.658    
                         clock uncertainty            0.035     7.693    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     7.643    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.643    
                         arrival time                          17.282    
  -------------------------------------------------------------------
                         slack                                  9.640    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -6.582ns,  Total Violation       -6.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.582ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        12.391ns  (logic 0.053ns (0.428%)  route 12.338ns (99.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 10.610 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          10.900    15.677    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    15.730 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    17.169    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.760    10.124    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.042    10.166 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    10.610    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    10.587    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                 -6.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.950ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        5.939ns  (logic 0.028ns (0.471%)  route 5.911ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 7.973 - 5.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621    11.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100    11.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.220    17.042    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.028    17.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691    17.761    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.492     7.674    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.709 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     7.973    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.826    
                         clock uncertainty            0.035     7.861    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     7.811    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.811    
                         arrival time                          17.761    
  -------------------------------------------------------------------
                         slack                                  9.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -36.419ns,  Total Violation      -36.419ns
Hold  :            0  Failing Endpoints,  Worst Slack       23.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.419ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        48.707ns  (logic 0.053ns (0.109%)  route 48.654ns (99.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.089ns = ( 17.089 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          30.166    34.943    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    34.996 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    53.484    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    10.083    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.042    10.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    17.089    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    17.293    
                         clock uncertainty           -0.035    17.258    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    17.066    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -53.484    
  -------------------------------------------------------------------
                         slack                                -36.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.298ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        23.461ns  (logic 0.028ns (0.119%)  route 23.433ns (99.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 12.147 - 5.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621    11.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100    11.822 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          13.981    25.803    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028    25.831 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    35.283    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.477     7.659    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.694 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453    12.147    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147    12.000    
                         clock uncertainty            0.035    12.035    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050    11.985    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -11.985    
                         arrival time                          35.283    
  -------------------------------------------------------------------
                         slack                                 23.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.944ns,  Total Violation       -2.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.944ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.441ns  (logic 0.053ns (0.259%)  route 20.388ns (99.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.089ns = ( 27.089 - 15.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.900    11.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    11.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    30.170    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    20.083    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.042    20.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    27.089    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.365    27.454    
                         clock uncertainty           -0.035    27.419    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    27.227    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                         -30.170    
  -------------------------------------------------------------------
                         slack                                 -2.944    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.810ns  (logic 0.053ns (1.391%)  route 3.757ns (98.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 20.610 - 15.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.319    12.048    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    12.101 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    13.539    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.760    20.124    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.042    20.166 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    20.610    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.365    20.975    
                         clock uncertainty           -0.035    20.940    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    20.748    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.748    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.266ns  (logic 0.053ns (1.623%)  route 3.213ns (98.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 20.347 - 15.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.075    11.804    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    11.857 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    12.995    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.610    19.975    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.042    20.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    20.347    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.365    20.712    
                         clock uncertainty           -0.035    20.677    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    20.485    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  7.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.576ns  (logic 0.028ns (1.777%)  route 1.548ns (98.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 7.805 - 5.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.992     7.787    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.815 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556     8.371    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.393     7.576    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.611 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.805    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.387     7.418    
                         clock uncertainty            0.035     7.453    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     7.403    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.403    
                         arrival time                           8.371    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.821ns  (logic 0.028ns (1.538%)  route 1.793ns (98.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 7.973 - 5.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.102     7.897    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.925 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691     8.616    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.492     7.674    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.709 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     7.973    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.387     7.586    
                         clock uncertainty            0.035     7.621    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     7.571    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.571    
                         arrival time                           8.616    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             5.454ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.404ns  (logic 0.028ns (0.269%)  route 10.376ns (99.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 12.147 - 5.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.924     7.719    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.747 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    17.199    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.477     7.659    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.694 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453    12.147    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.387    11.760    
                         clock uncertainty            0.035    11.795    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050    11.745    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -11.745    
                         arrival time                          17.199    
  -------------------------------------------------------------------
                         slack                                  5.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -15.287ns,  Total Violation      -15.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.287ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        30.050ns  (logic 0.053ns (0.176%)  route 29.997ns (99.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.089ns = ( 27.089 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)        11.509    23.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    23.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    42.352    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    20.083    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.042    20.125 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    27.089    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    27.293    
                         clock uncertainty           -0.035    27.258    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    27.066    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         27.066    
                         arrival time                         -42.352    
  -------------------------------------------------------------------
                         slack                                -15.287    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.557ns  (logic 0.053ns (2.073%)  route 2.504ns (97.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 20.347 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.365    13.668    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    13.721 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    14.859    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.610    19.975    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.042    20.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    20.347    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.551    
                         clock uncertainty           -0.035    20.516    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    20.324    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.448ns  (logic 0.053ns (2.165%)  route 2.395ns (97.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 20.610 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         0.957    13.260    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.053    13.313 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    14.751    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.760    20.124    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.042    20.166 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    20.610    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.814    
                         clock uncertainty           -0.035    20.779    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    20.587    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.587    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.828ns  (logic 0.000ns (0.000%)  route 1.828ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 20.313 - 15.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.828    14.130    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475    19.148    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216    19.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.391    19.755    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.042    19.797 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.516    20.313    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    20.517    
                         clock uncertainty           -0.035    20.482    
    SLICE_X22Y75         LDCE (Recov_ldce_G_CLR)     -0.192    20.290    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.290    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                  6.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.912ns  (logic 0.000ns (0.000%)  route 0.912ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 7.803 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.912     8.702    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.258     7.440    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y75         LUT2 (Prop_lut2_I0_O)        0.035     7.475 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.328     7.803    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.656    
    SLICE_X22Y75         LDCE (Remov_ldce_G_CLR)     -0.050     7.606    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.606    
                         arrival time                           8.702    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.234ns  (logic 0.028ns (2.269%)  route 1.206ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 7.973 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.515     8.305    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.028     8.333 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691     9.024    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.492     7.674    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.709 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     7.973    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.826    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     7.776    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.776    
                         arrival time                           9.024    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.281ns  (logic 0.028ns (2.186%)  route 1.253ns (97.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 7.805 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.696     8.487    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028     8.515 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556     9.071    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.393     7.576    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.611 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     7.805    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.658    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     7.608    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.608    
                         arrival time                           9.071    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             11.227ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        15.386ns  (logic 0.028ns (0.182%)  route 15.358ns (99.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.147ns = ( 12.147 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         5.906    13.696    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.028    13.724 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    23.176    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.477     7.659    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.035     7.694 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453    12.147    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147    12.000    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050    11.950    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -11.950    
                         arrival time                          23.176    
  -------------------------------------------------------------------
                         slack                                 11.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.603ns  (logic 0.000ns (0.000%)  route 1.603ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.603    13.906    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X30Y66         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y66         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.204    14.359    
                         clock uncertainty           -0.035    14.323    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.255    14.068    ADC2/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.603ns  (logic 0.000ns (0.000%)  route 1.603ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.603    13.906    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X30Y66         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y66         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.359    
                         clock uncertainty           -0.035    14.323    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.255    14.068    ADC2/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.603ns  (logic 0.000ns (0.000%)  route 1.603ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.603    13.906    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X30Y66         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y66         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.359    
                         clock uncertainty           -0.035    14.323    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.255    14.068    ADC2/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.555ns  (logic 0.000ns (0.000%)  route 1.555ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.555    13.858    ADC1/rst_in
    SLICE_X30Y70         FDPE                                         f  ADC1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.477    14.150    ADC1/clk_in
    SLICE_X30Y70         FDPE                                         r  ADC1/counter_f_reg[3]/C
                         clock pessimism              0.204    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    14.102    ADC1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.555ns  (logic 0.000ns (0.000%)  route 1.555ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.555    13.858    ADC1/rst_in
    SLICE_X30Y70         FDPE                                         f  ADC1/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.477    14.150    ADC1/clk_in
    SLICE_X30Y70         FDPE                                         r  ADC1/counter_f_reg[4]/C
                         clock pessimism              0.204    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    14.102    ADC1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[5]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.555ns  (logic 0.000ns (0.000%)  route 1.555ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.555    13.858    ADC1/rst_in
    SLICE_X30Y70         FDPE                                         f  ADC1/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.477    14.150    ADC1/clk_in
    SLICE_X30Y70         FDPE                                         r  ADC1/counter_f_reg[5]/C
                         clock pessimism              0.204    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    14.102    ADC1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.555ns  (logic 0.000ns (0.000%)  route 1.555ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.555    13.858    ADC1/rst_in
    SLICE_X30Y70         FDPE                                         f  ADC1/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.477    14.150    ADC1/clk_in
    SLICE_X30Y70         FDPE                                         r  ADC1/counter_f_reg[6]/C
                         clock pessimism              0.204    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    14.102    ADC1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.555ns  (logic 0.000ns (0.000%)  route 1.555ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.555    13.858    ADC1/rst_in
    SLICE_X30Y70         FDPE                                         f  ADC1/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.477    14.150    ADC1/clk_in
    SLICE_X30Y70         FDPE                                         r  ADC1/counter_f_reg[7]/C
                         clock pessimism              0.204    14.355    
                         clock uncertainty           -0.035    14.319    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.217    14.102    ADC1/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.508ns  (logic 0.000ns (0.000%)  route 1.508ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.508    13.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X30Y67         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.359    
                         clock uncertainty           -0.035    14.323    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.255    14.068    ADC2/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.508ns  (logic 0.000ns (0.000%)  route 1.508ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.508    13.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X30Y67         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.481    14.154    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X30Y67         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.359    
                         clock uncertainty           -0.035    14.323    
    SLICE_X30Y67         FDCE (Recov_fdce_C_CLR)     -0.255    14.068    ADC2/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.279ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.000ns (0.000%)  route 0.438ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.438     8.228    AD9783_inst1/rst_in
    SLICE_X3Y87          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.000ns (0.000%)  route 0.438ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.438     8.228    AD9783_inst1/rst_in
    SLICE_X3Y87          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    AD9783_inst1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.000ns (0.000%)  route 0.438ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.438     8.228    AD9783_inst1/rst_in
    SLICE_X3Y87          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.000ns (0.000%)  route 0.438ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.438     8.228    AD9783_inst1/rst_in
    SLICE_X3Y87          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.438ns  (logic 0.000ns (0.000%)  route 0.438ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.438     8.228    AD9783_inst1/rst_in
    SLICE_X3Y87          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X3Y87          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.069     1.949    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.302ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.481ns  (logic 0.000ns (0.000%)  route 0.481ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.481     8.271    AD9783_inst1/rst_in
    SLICE_X2Y88          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X2Y88          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X2Y88          FDCE (Remov_fdce_C_CLR)     -0.050     1.970    AD9783_inst1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           8.271    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.310ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.000ns (0.000%)  route 0.490ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.490     8.280    AD9783_inst1/rst_in
    SLICE_X2Y90          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.050     1.971    AD9783_inst1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           8.280    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.000ns (0.000%)  route 0.490ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.490     8.280    AD9783_inst1/rst_in
    SLICE_X2Y90          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.050     1.971    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           8.280    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.000ns (0.000%)  route 0.490ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.490     8.280    AD9783_inst1/rst_in
    SLICE_X2Y90          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.050     1.971    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           8.280    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.310ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.000ns (0.000%)  route 0.490ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.490     8.280    AD9783_inst1/rst_in
    SLICE_X2Y90          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X2Y90          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.050     1.971    AD9783_inst1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           8.280    
  -------------------------------------------------------------------
                         slack                                  6.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.804ns,  Total Violation       -2.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.071ns  (logic 0.000ns (0.000%)  route 9.071ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         9.071    21.374    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                 -2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.214ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.724ns  (logic 0.000ns (0.000%)  route 4.724ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         4.724    12.515    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=159, routed)         0.946     7.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                          12.515    
  -------------------------------------------------------------------
                         slack                                  3.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.053ns (0.524%)  route 10.064ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.871ns = ( 18.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.969    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.818    18.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.042    18.541 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    18.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    19.075    
                         clock uncertainty           -0.035    19.040    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    18.785    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.053ns (0.524%)  route 10.064ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.871ns = ( 18.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           8.856    13.708    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.053    13.761 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.969    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.818    18.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.042    18.541 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    18.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    19.075    
                         clock uncertainty           -0.035    19.040    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    18.785    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  3.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.028ns (0.561%)  route 4.962ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405     6.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     6.854    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.241     4.694    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.035     4.729 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     4.923    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     4.776    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     4.707    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -4.707    
                         arrival time                           6.854    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.028ns (0.561%)  route 4.962ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.405     6.269    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.028     6.297 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.557     6.854    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.241     4.694    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.035     4.729 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.194     4.923    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     4.776    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.069     4.707    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -4.707    
                         arrival time                           6.854    
  -------------------------------------------------------------------
                         slack                                  2.148    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -4.814ns,  Total Violation       -4.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.814ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        21.153ns  (logic 0.158ns (0.747%)  route 20.995ns (99.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.255ns = ( 21.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          16.348    21.177    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.158    21.335 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    25.982    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         4.096    20.777    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.042    20.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    21.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.459    
                         clock uncertainty           -0.035    21.424    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    21.169    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.169    
                         arrival time                         -25.982    
  -------------------------------------------------------------------
                         slack                                 -4.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.051ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 0.066ns (0.625%)  route 10.499ns (99.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.585ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.091     1.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           8.370    10.225    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.066    10.291 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    12.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         2.841     6.294    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.035     6.329 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     6.585    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     6.438    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     6.369    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -6.369    
                         arrival time                          12.420    
  -------------------------------------------------------------------
                         slack                                  6.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.395ns  (logic 0.053ns (0.631%)  route 8.342ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.255ns = ( 21.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.852ns = ( 9.852 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.705     9.583    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.269     9.852 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.695    13.546    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053    13.599 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    18.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         4.096    20.777    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.042    20.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    21.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.459    
                         clock uncertainty           -0.035    21.424    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    21.169    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.169    
                         arrival time                         -18.246    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.000ns  (logic 0.035ns (1.750%)  route 1.965ns (98.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.311     8.567    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.035     8.602 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.654     9.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.069    13.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028    13.887 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159    14.046    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.147    14.193    
                         clock uncertainty           -0.035    14.158    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.117    14.041    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.000ns  (logic 0.035ns (1.750%)  route 1.965ns (98.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.311     8.567    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.035     8.602 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.654     9.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.069    13.859    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.028    13.887 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.159    14.046    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.147    14.193    
                         clock uncertainty           -0.035    14.158    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.117    14.041    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.327ns  (logic 0.035ns (2.637%)  route 1.292ns (97.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.565     7.821    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.035     7.856 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.727     8.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.035    13.825    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.028    13.853 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.182    14.035    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.147    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X4Y88          LDCE (Recov_ldce_G_CLR)     -0.117    14.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.035ns (3.773%)  route 0.893ns (96.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.883     7.132    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.124     7.256 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.534     7.789    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.035     7.824 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.359     8.183    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.954    13.744    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.028    13.772 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.201    13.973    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    14.120    
                         clock uncertainty           -0.035    14.085    
    SLICE_X4Y89          LDCE (Recov_ldce_G_CLR)     -0.117    13.968    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.389ns  (logic 0.042ns (3.025%)  route 1.347ns (96.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.814ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.785    10.270    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.042    10.312 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.562    10.874    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.984     9.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053     9.340 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.475     9.814    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     9.610    
                         clock uncertainty            0.035     9.645    
    SLICE_X4Y89          LDCE (Remov_ldce_G_CLR)     -0.149     9.496    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.496    
                         arrival time                          10.874    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.010ns  (logic 0.042ns (2.089%)  route 1.968ns (97.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.855ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.828    10.313    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.042    10.355 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.140    11.495    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.077     9.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.053     9.432 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.423     9.855    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204     9.651    
                         clock uncertainty            0.035     9.687    
    SLICE_X4Y88          LDCE (Remov_ldce_G_CLR)     -0.149     9.538    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.538    
                         arrival time                          11.495    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.937ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.020ns  (logic 0.042ns (1.391%)  route 2.978ns (98.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.886ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.956    11.441    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.042    11.483 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.022    12.505    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.145     9.447    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053     9.500 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     9.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204     9.682    
                         clock uncertainty            0.035     9.717    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.149     9.568    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.568    
                         arrival time                          12.505    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.937ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.020ns  (logic 0.042ns (1.391%)  route 2.978ns (98.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.886ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.956    11.441    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.042    11.483 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.022    12.505    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.145     9.447    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053     9.500 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     9.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204     9.682    
                         clock uncertainty            0.035     9.717    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.149     9.568    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.568    
                         arrival time                          12.505    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             4.203ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.053ns  (logic 0.042ns (0.596%)  route 7.011ns (99.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.653ns
    Source Clock Delay      (SCD):    4.485ns = ( 9.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.596     9.269    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.216     9.485 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.118    12.603    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.042    12.645 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.893    16.538    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         4.781    12.083    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.053    12.136 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.517    12.653    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204    12.449    
                         clock uncertainty            0.035    12.484    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.149    12.335    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -12.335    
                         arrival time                          16.538    
  -------------------------------------------------------------------
                         slack                                  4.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.096ns  (logic 0.053ns (0.478%)  route 11.043ns (99.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.163ns = ( 19.163 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           9.905    14.683    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    14.736 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    15.874    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.110    18.791    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.042    18.833 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    19.163    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    19.367    
                         clock uncertainty           -0.035    19.332    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    19.140    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         19.140    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                  3.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.378ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.028ns (0.513%)  route 5.432ns (99.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.876     6.698    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028     6.726 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.556     7.282    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.420     4.873    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.035     4.908 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194     5.102    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.955    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.050     4.905    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.905    
                         arrival time                           7.282    
  -------------------------------------------------------------------
                         slack                                  2.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        12.391ns  (logic 0.053ns (0.428%)  route 12.338ns (99.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.995ns = ( 19.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          10.900    15.677    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.053    15.730 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.438    17.169    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.829    19.510    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.042    19.552 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.444    19.995    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.200    
                         clock uncertainty           -0.035    20.164    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.192    19.972    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                  2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.205ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.028ns (0.471%)  route 5.911ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.754ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.220     7.042    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X21Y78         LUT3 (Prop_lut3_I1_O)        0.028     7.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.691     7.761    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         2.002     5.455    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.035     5.490 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264     5.754    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     5.606    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.050     5.556    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           7.761    
  -------------------------------------------------------------------
                         slack                                  2.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack      -27.152ns,  Total Violation      -27.152ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.152ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        48.707ns  (logic 0.053ns (0.109%)  route 48.654ns (99.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        11.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.355ns = ( 26.355 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.631     4.509    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.269     4.778 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          30.166    34.943    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.053    34.996 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    53.484    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.668    19.349    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.042    19.391 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    26.355    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    26.559    
                         clock uncertainty           -0.035    26.524    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    26.332    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         26.332    
                         arrival time                         -53.484    
  -------------------------------------------------------------------
                         slack                                -27.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.642ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        23.461ns  (logic 0.028ns (0.119%)  route 23.433ns (99.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.838ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.621     1.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          13.981    15.803    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X22Y78         LUT3 (Prop_lut3_I1_O)        0.028    15.831 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    25.283    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.897     5.351    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.035     5.386 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453     9.838    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.691    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050     9.641    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.641    
                         arrival time                          25.283    
  -------------------------------------------------------------------
                         slack                                 15.642    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -3.838ns,  Total Violation       -3.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.838ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.441ns  (logic 0.053ns (0.259%)  route 20.388ns (99.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        11.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.355ns = ( 26.355 - 10.000 ) 
    Source Clock Delay      (SCD):    4.730ns = ( 9.730 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.583     9.461    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.269     9.730 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.900    11.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053    11.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    30.170    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.668    19.349    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.042    19.391 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    26.355    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    26.559    
                         clock uncertainty           -0.035    26.524    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    26.332    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         26.332    
                         arrival time                         -30.170    
  -------------------------------------------------------------------
                         slack                                 -3.838    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.847ns  (logic 0.035ns (1.895%)  route 1.812ns (98.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns = ( 7.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.166     8.348    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.035     8.383 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.646     9.029    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.213    14.003    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028    14.031 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.159    14.190    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    14.337    
                         clock uncertainty           -0.035    14.302    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.079    14.223    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.140ns  (logic 0.035ns (1.636%)  route 2.105ns (98.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.183ns = ( 7.183 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.810     7.059    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.124     7.183 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.301     8.483    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.035     8.518 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.804     9.322    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.757    14.547    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.028    14.575 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.222    14.796    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.147    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X22Y78         LDCE (Recov_ldce_G_CLR)     -0.079    14.829    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.208ns  (logic 0.042ns (1.309%)  route 3.166ns (98.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.170ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.950    11.314    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.042    11.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.216    12.572    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         3.290    10.592    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    10.645 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.525    11.170    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    10.965    
                         clock uncertainty            0.035    11.001    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.115    10.886    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.886    
                         arrival time                          12.572    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.760ns  (logic 0.042ns (1.522%)  route 2.718ns (98.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.232ns
    Source Clock Delay      (SCD):    4.364ns = ( 9.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.475     9.148    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.216     9.364 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.749    11.113    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.042    11.155 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.969    12.124    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.491     9.793    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053     9.846 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.386    10.232    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    10.028    
                         clock uncertainty            0.035    10.063    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.115     9.948    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.948    
                         arrival time                          12.124    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             7.523ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.404ns  (logic 0.028ns (0.269%)  route 10.376ns (99.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.838ns
    Source Clock Delay      (SCD):    1.795ns = ( 6.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.594     6.695    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDCE (Prop_fdce_C_Q)         0.100     6.795 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.924     7.719    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.028     7.747 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           9.452    17.199    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.897     5.351    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.035     5.386 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           4.453     9.838    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.691    
                         clock uncertainty            0.035     9.726    
    SLICE_X20Y79         LDCE (Remov_ldce_G_CLR)     -0.050     9.676    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.676    
                         arrival time                          17.199    
  -------------------------------------------------------------------
                         slack                                  7.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 0.322ns (3.384%)  route 9.194ns (96.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.793ns = ( 18.793 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.534    13.387    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.053    13.440 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.660    14.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.669    18.350    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.042    18.392 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.401    18.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.997    
                         clock uncertainty           -0.035    18.962    
    SLICE_X4Y89          LDCE (Recov_ldce_G_CLR)     -0.255    18.707    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.322ns (3.559%)  route 8.726ns (96.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 18.845 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.706     4.584    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.367    12.219    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.053    12.272 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.359    13.631    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.759    18.440    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.042    18.482 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.363    18.845    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    19.049    
                         clock uncertainty           -0.035    19.014    
    SLICE_X4Y88          LDCE (Recov_ldce_G_CLR)     -0.255    18.759    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                  5.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.128ns (2.910%)  route 4.271ns (97.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.654     5.518    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.028     5.546 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.617     6.163    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.200     4.653    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.035     4.688 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.216     4.904    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.757    
    SLICE_X4Y88          LDCE (Remov_ldce_G_CLR)     -0.069     4.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.688    
                         arrival time                           6.163    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.128ns (2.746%)  route 4.533ns (97.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.663     1.764    AD9783_inst1/clk_in
    SLICE_X3Y89          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.225     6.089    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.028     6.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.308     6.425    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         1.124     4.578    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.035     4.613 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.243     4.855    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.708    
    SLICE_X4Y89          LDCE (Remov_ldce_G_CLR)     -0.069     4.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           6.425    
  -------------------------------------------------------------------
                         slack                                  1.786    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack      -15.603ns,  Total Violation      -15.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.603ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        30.050ns  (logic 0.053ns (0.176%)  route 29.997ns (99.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.355ns = ( 26.355 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)        11.509    23.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    23.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          18.488    42.352    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.668    19.349    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.042    19.391 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           6.964    26.355    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X20Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.621    26.976    
                         clock uncertainty           -0.035    26.941    
    SLICE_X20Y79         LDCE (Recov_ldce_G_CLR)     -0.192    26.749    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         26.749    
                         arrival time                         -42.352    
  -------------------------------------------------------------------
                         slack                                -15.603    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.376ns  (logic 0.053ns (0.831%)  route 6.323ns (99.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.255ns = ( 21.255 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.676    13.979    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.032 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           4.647    18.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         4.096    20.777    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.042    20.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.436    21.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.621    21.876    
                         clock uncertainty           -0.035    21.841    
    SLICE_X7Y87          LDCE (Recov_ldce_G_CLR)     -0.255    21.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.586    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.707ns  (logic 0.053ns (1.958%)  route 2.654ns (98.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.793ns = ( 18.793 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.994    14.297    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.053    14.350 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.660    15.009    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.669    18.350    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.042    18.392 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.401    18.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.621    19.414    
                         clock uncertainty           -0.035    19.379    
    SLICE_X4Y89          LDCE (Recov_ldce_G_CLR)     -0.255    19.124    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.432ns  (logic 0.053ns (2.180%)  route 2.379ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 18.845 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.020    13.322    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.053    13.375 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.359    14.734    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.759    18.440    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.042    18.482 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.363    18.845    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.621    19.466    
                         clock uncertainty           -0.035    19.431    
    SLICE_X4Y88          LDCE (Recov_ldce_G_CLR)     -0.255    19.176    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.176    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.053ns (2.303%)  route 2.248ns (97.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.871ns = ( 18.871 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.040    13.343    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    13.396 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.818    18.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.042    18.541 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    18.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.621    19.492    
                         clock uncertainty           -0.035    19.457    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    19.202    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.301ns  (logic 0.053ns (2.303%)  route 2.248ns (97.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.871ns = ( 18.871 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.040    13.343    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.053    13.396 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.208    14.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         1.818    18.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.042    18.541 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.330    18.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.621    19.492    
                         clock uncertainty           -0.035    19.457    
    SLICE_X5Y91          LDCE (Recov_ldce_G_CLR)     -0.255    19.202    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.557ns  (logic 0.053ns (2.073%)  route 2.504ns (97.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.163ns = ( 19.163 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         1.365    13.668    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.053    13.721 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.138    14.859    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.110    18.791    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.042    18.833 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.330    19.163    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.621    19.784    
                         clock uncertainty           -0.035    19.749    
    SLICE_X22Y79         LDCE (Recov_ldce_G_CLR)     -0.192    19.557    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.058ns  (logic 0.000ns (0.000%)  route 3.058ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.830ns = ( 19.830 - 10.000 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 12.302 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700    12.033    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269    12.302 f  rst_in_reg/Q
                         net (fo=177, routed)         3.058    15.360    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X28Y73         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    16.465    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    16.681 r  rst_in_reg/Q
                         net (fo=177, routed)         2.689    19.371    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.042    19.413 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.417    19.830    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X28Y73         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.621    20.451    
                         clock uncertainty           -0.035    20.416    
    SLICE_X28Y73         LDCE (Recov_ldce_G_CLR)     -0.255    20.161    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.516ns  (logic 0.000ns (0.000%)  route 0.516ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 13.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 8.453 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     7.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     8.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     8.453 f  rst_in_reg/Q
                         net (fo=177, routed)         0.516     8.969    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         0.844    13.634    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.028    13.662 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.166    13.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.663    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X5Y86          LDCE (Recov_ldce_G_CLR)     -0.117    14.339    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.050ns  (logic 0.000ns (0.000%)  route 1.050ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 8.453 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     7.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     8.329    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     8.453 f  rst_in_reg/Q
                         net (fo=177, routed)         1.050     9.503    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660    12.690    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100    12.790 r  rst_in_reg/Q
                         net (fo=177, routed)         1.267    14.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.028    14.085 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.277    14.362    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.663    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X22Y75         LDCE (Recov_ldce_G_CLR)     -0.079    14.911    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.295ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.082ns  (logic 0.042ns (2.017%)  route 2.040ns (97.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.170ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.824    12.505    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I0_O)        0.042    12.547 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.216    13.763    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         3.290    10.592    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.053    10.645 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.525    11.170    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X22Y78         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.621    10.548    
                         clock uncertainty            0.035    10.584    
    SLICE_X22Y78         LDCE (Remov_ldce_G_CLR)     -0.115    10.469    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.469    
                         arrival time                          13.763    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.405ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.560ns  (logic 0.000ns (0.000%)  route 1.560ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.537ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.560    13.241    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.578     9.880    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y75         LUT2 (Prop_lut2_I1_O)        0.053     9.933 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.604    10.537    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X22Y75         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.621     9.916    
                         clock uncertainty            0.035     9.951    
    SLICE_X22Y75         LDCE (Remov_ldce_G_CLR)     -0.115     9.836    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -9.836    
                         arrival time                          13.241    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.712ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.797ns  (logic 0.000ns (0.000%)  route 0.797ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.501ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.797    12.478    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.765     9.068    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.053     9.121 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381     9.501    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y86          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.621     8.880    
                         clock uncertainty            0.035     8.915    
    SLICE_X5Y86          LDCE (Remov_ldce_G_CLR)     -0.149     8.766    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.766    
                         arrival time                          12.478    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             4.115ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.651ns  (logic 0.000ns (0.000%)  route 2.651ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.952ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         2.651    14.332    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X28Y73         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         3.108    10.411    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.053    10.464 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.488    10.952    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X28Y73         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.621    10.331    
                         clock uncertainty            0.035    10.366    
    SLICE_X28Y73         LDCE (Remov_ldce_G_CLR)     -0.149    10.217    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -10.217    
                         arrival time                          14.332    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.317ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.168ns  (logic 0.042ns (1.938%)  route 2.126ns (98.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.232ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.156    12.838    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I0_O)        0.042    12.880 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.969    13.849    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.491     9.793    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X22Y78         LUT3 (Prop_lut3_I2_O)        0.053     9.846 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.386    10.232    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X22Y79         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.621     9.611    
                         clock uncertainty            0.035     9.646    
    SLICE_X22Y79         LDCE (Remov_ldce_G_CLR)     -0.115     9.531    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.531    
                         arrival time                          13.849    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.493ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.962ns  (logic 0.042ns (2.140%)  route 1.920ns (97.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.886ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.898    12.579    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042    12.621 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.022    13.643    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.145     9.447    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053     9.500 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     9.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.621     9.265    
                         clock uncertainty            0.035     9.300    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.149     9.151    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.151    
                         arrival time                          13.643    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.962ns  (logic 0.042ns (2.140%)  route 1.920ns (97.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.886ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.898    12.579    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.042    12.621 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.022    13.643    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.145     9.447    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.053     9.500 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.386     9.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X5Y91          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.621     9.265    
                         clock uncertainty            0.035     9.300    
    SLICE_X5Y91          LDCE (Remov_ldce_G_CLR)     -0.149     9.151    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.151    
                         arrival time                          13.643    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.617ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.057ns  (logic 0.042ns (2.042%)  route 2.015ns (97.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.855ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         0.875    12.556    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.042    12.598 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.140    13.738    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         2.077     9.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.053     9.432 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.423     9.855    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y88          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.621     9.234    
                         clock uncertainty            0.035     9.270    
    SLICE_X4Y88          LDCE (Remov_ldce_G_CLR)     -0.149     9.121    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.121    
                         arrival time                          13.738    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.880ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.978ns  (logic 0.028ns (0.940%)  route 2.950ns (99.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.585ns
    Source Clock Delay      (SCD):    2.790ns = ( 7.790 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=159, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.660     7.690    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     7.790 f  rst_in_reg/Q
                         net (fo=177, routed)         0.821     8.611    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.028     8.639 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.129    10.768    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=159, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.329    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.124     3.453 r  rst_in_reg/Q
                         net (fo=177, routed)         2.841     6.294    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.035     6.329 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.256     6.585    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X7Y87          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.663     5.922    
                         clock uncertainty            0.035     5.957    
    SLICE_X7Y87          LDCE (Remov_ldce_G_CLR)     -0.069     5.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -5.888    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.893ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.042ns (1.833%)  route 2.249ns (98.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.814ns
    Source Clock Delay      (SCD):    6.681ns = ( 11.681 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=159, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.592    11.465    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216    11.681 f  rst_in_reg/Q
                         net (fo=177, routed)         1.687    13.368    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.042    13.410 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.562    13.972    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=159, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.700     7.033    clk__0
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.269     7.302 r  rst_in_reg/Q
                         net (fo=177, routed)         1.984     9.287    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.053     9.340 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.475     9.814    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y89          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.621     9.193    
                         clock uncertainty            0.035     9.228    
    SLICE_X4Y89          LDCE (Remov_ldce_G_CLR)     -0.149     9.079    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                  4.893    





