// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build imxrt1060

// Package flexram provides access to the registers of the FLEXRAM peripheral.
//
// Instances:
//
//	FLEXRAM  FLEXRAM_BASE  -  FLEXRAM*
//
// Registers:
//
//	0x000 32  TCM_CTRL     TCM CRTL Register
//	0x010 32  INT_STATUS   Interrupt Status Register
//	0x014 32  INT_STAT_EN  Interrupt Status Enable Register
//	0x018 32  INT_SIG_EN   Interrupt Enable Register
//
// Import:
//
//	github.com/embeddedgo/imxrt/p/mmap
package flexram

const (
	TCM_WWAIT_EN TCM_CTRL = 0x01 << 0 //+ TCM Write Wait Mode Enable
	TCM_RWAIT_EN TCM_CTRL = 0x01 << 1 //+ TCM Read Wait Mode Enable
	FORCE_CLK_ON TCM_CTRL = 0x01 << 2 //+ Force RAM Clock Always On
)

const (
	TCM_WWAIT_ENn = 0
	TCM_RWAIT_ENn = 1
	FORCE_CLK_ONn = 2
)

const (
	ITCM_ERR_STATUS  INT_STATUS = 0x01 << 3 //+ ITCM Access Error Status
	DTCM_ERR_STATUS  INT_STATUS = 0x01 << 4 //+ DTCM Access Error Status
	OCRAM_ERR_STATUS INT_STATUS = 0x01 << 5 //+ OCRAM Access Error Status
)

const (
	ITCM_ERR_STATUSn  = 3
	DTCM_ERR_STATUSn  = 4
	OCRAM_ERR_STATUSn = 5
)

const (
	ITCM_ERR_STAT_EN  INT_STAT_EN = 0x01 << 3 //+ ITCM Access Error Status Enable
	DTCM_ERR_STAT_EN  INT_STAT_EN = 0x01 << 4 //+ DTCM Access Error Status Enable
	OCRAM_ERR_STAT_EN INT_STAT_EN = 0x01 << 5 //+ OCRAM Access Error Status Enable
)

const (
	ITCM_ERR_STAT_ENn  = 3
	DTCM_ERR_STAT_ENn  = 4
	OCRAM_ERR_STAT_ENn = 5
)

const (
	ITCM_ERR_SIG_EN  INT_SIG_EN = 0x01 << 3 //+ ITCM Access Error Interrupt Enable
	DTCM_ERR_SIG_EN  INT_SIG_EN = 0x01 << 4 //+ DTCM Access Error Interrupt Enable
	OCRAM_ERR_SIG_EN INT_SIG_EN = 0x01 << 5 //+ OCRAM Access Error Interrupt Enable
)

const (
	ITCM_ERR_SIG_ENn  = 3
	DTCM_ERR_SIG_ENn  = 4
	OCRAM_ERR_SIG_ENn = 5
)
