set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow -3 0.9V 85 Model"} {p1_3_900mv_85c_slow.vo p1_3_900mv_85c_v_slow.sdo}}
	{{"Slow -3 0.9V 0 Model"} {p1_3_900mv_0c_slow.vo p1_3_900mv_0c_v_slow.sdo}}
	{{"Fast -M 0.9V 0 Model"} {p1_min_900mv_0c_fast.vo p1_min_900mv_0c_v_fast.sdo}}
}
