--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vending_asychronous_Sche.twx vending_asychronous_Sche.ncd
-o vending_asychronous_Sche.twr vending_asychronous_Sche.pcf -ucf
vending_asychronous.ucf

Design file:              vending_asychronous_Sche.ncd
Physical constraint file: vending_asychronous_Sche.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
change      |   32.509(R)|clk_50MHz_BUFGP   |   0.000|
clk_1Hz     |    8.341(R)|clk_50MHz_BUFGP   |   0.000|
drink       |   34.430(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<0>  |   35.205(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<3>  |   34.096(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<4>  |   35.693(R)|clk_50MHz_BUFGP   |   0.000|
sm_duan<5>  |   35.219(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    5.459|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
in0_5          |change         |   30.609|
in0_5          |drink          |   32.530|
in0_5          |sm_duan<0>     |   33.305|
in0_5          |sm_duan<3>     |   32.196|
in0_5          |sm_duan<4>     |   33.793|
in0_5          |sm_duan<5>     |   33.319|
in1            |change         |   26.326|
in1            |drink          |   28.247|
in1            |sm_duan<0>     |   29.022|
in1            |sm_duan<3>     |   27.913|
in1            |sm_duan<4>     |   29.510|
in1            |sm_duan<5>     |   29.036|
reset          |change         |   22.586|
reset          |drink          |   24.507|
reset          |sm_duan<0>     |   25.282|
reset          |sm_duan<3>     |   24.173|
reset          |sm_duan<4>     |   25.770|
reset          |sm_duan<5>     |   25.296|
---------------+---------------+---------+


Analysis completed Sun Oct 29 16:59:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



