Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:239 - Incorrect bus tap at (752 1968, 848 1968); destination
   branch "XLXN_3" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (752 2032, 848 2032); destination
   branch "XLXN_4" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (752 2096, 848 2096); destination
   branch "XLXN_5" is not part of the source branch "shf_of(1:0)".
WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_4" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_5" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "R2(4)" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "R2(0)" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "R2(1)" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "R2(2)" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "R2(3)" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "shf_of(1:0)" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:237 - Bus tap at (1024 512, 1120 512) has no source or
   destination.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux5_3.vhf" in Library work.
Entity <M2_1_MXILINX_Mux5_3> compiled.
Entity <M2_1_MXILINX_Mux5_3> (Architecture <BEHAVIORAL>) compiled.
Entity <Mux5_3> compiled.
Entity <Mux5_3> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/program_counter.vhf" in Library work.
Entity <FTCE_MXILINX_program_counter> compiled.
Entity <FTCE_MXILINX_program_counter> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4CE_MXILINX_program_counter> compiled.
Entity <CB4CE_MXILINX_program_counter> (Architecture <BEHAVIORAL>) compiled.
Entity <program_counter> compiled.
Entity <program_counter> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Entity <M2_1E_MXILINX_Mux3_5bus> compiled.
Entity <M2_1E_MXILINX_Mux3_5bus> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_Mux3_5bus> compiled.
Entity <M4_1E_MXILINX_Mux3_5bus> (Architecture <BEHAVIORAL>) compiled.
Entity <Mux3_5bus> compiled.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 206. No default value for unconnected port <E>.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 219. No default value for unconnected port <E>.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 232. No default value for unconnected port <E>.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 245. No default value for unconnected port <E>.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 258. No default value for unconnected port <E>.
ERROR:HDLParsers:900 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 266. The label XLXI_9 is not declared.
ERROR:HDLParsers:900 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 266. The label XLXI_14 is not declared.
ERROR:HDLParsers:900 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 266. The label XLXI_38 is not declared.
ERROR:HDLParsers:900 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 266. The label XLXI_40 is not declared.
ERROR:HDLParsers:900 - "G:/xilinx/projects/lab4/Mux3_5bus.vhf" Line 266. The label XLXI_42 is not declared.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Entity <m2_1e_mxilinx_mux3_5bus> compiled.
Entity <m2_1e_mxilinx_mux3_5bus> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_mux3_5bus> compiled.
Entity <m4_1e_mxilinx_mux3_5bus> (Architecture <behavioral>) compiled.
Entity <mux3_5bus> compiled.
Entity <Mux3_5bus> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:239 - Incorrect bus tap at (1104 272, 1008 272); destination
   branch "A(7:5)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 208, 1008 208); destination
   branch "A(4:0)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 528, 1008 528); destination
   branch "B(4:0)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 592, 1008 592); destination
   branch "B(7:5)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2304, 1104 2304); destination
   branch "XLXN_3" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2368, 1104 2368); destination
   branch "XLXN_4" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2432, 1104 2432); destination
   branch "XLXN_5" is not part of the source branch "shf_of(1:0)".
WARNING:DesignEntry:219 - Bus "XLXN_38(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:219 - Bus "XLXN_53(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "shf_of(1:0)" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_5" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_4" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
ERROR:DesignEntry:213 - Net "A(7:5)" is an illegal net name, because it is
   similar to "A(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "A(4:0)" is an illegal net name, because it is
   similar to "A(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(4:0)" is an illegal net name, because it is
   similar to "B(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(7:5)" is an illegal net name, because it is
   similar to "B(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "A(7:0)" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "B(7:0)" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "A(4:0)" is connected to a bus of a different width.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:239 - Incorrect bus tap at (1104 272, 1008 272); destination
   branch "A(7:5)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 208, 1008 208); destination
   branch "A(4:0)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 528, 1008 528); destination
   branch "B(4:0)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 592, 1008 592); destination
   branch "B(7:5)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2304, 1104 2304); destination
   branch "XLXN_3" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2368, 1104 2368); destination
   branch "XLXN_4" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2432, 1104 2432); destination
   branch "XLXN_5" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:237 - Bus tap at (1648 1728, 1552 1728) has no source or
   destination.
ERROR:DesignEntry:237 - Bus tap at (1648 1792, 1552 1792) has no source or
   destination.
ERROR:DesignEntry:237 - Bus tap at (1648 1856, 1552 1856) has no source or
   destination.
ERROR:DesignEntry:237 - Bus tap at (1648 1920, 1552 1920) has no source or
   destination.
ERROR:DesignEntry:237 - Bus tap at (1648 1984, 1552 1984) has no source or
   destination.
WARNING:DesignEntry:219 - Bus "XLXN_38(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:219 - Bus "XLXN_53(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "shf_of(1:0)" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_5" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_4" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
ERROR:DesignEntry:213 - Net "A(7:5)" is an illegal net name, because it is
   similar to "A(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "A(4:0)" is an illegal net name, because it is
   similar to "A(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(4:0)" is an illegal net name, because it is
   similar to "B(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(7:5)" is an illegal net name, because it is
   similar to "B(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "A(7:0)" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "B(7:0)" is connected to a bus of a different width.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:239 - Incorrect bus tap at (1104 272, 1008 272); destination
   branch "A(7:5)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 208, 1008 208); destination
   branch "A(4:0)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 528, 1008 528); destination
   branch "B(4:0)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 592, 1008 592); destination
   branch "B(7:5)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2304, 1104 2304); destination
   branch "XLXN_3" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2368, 1104 2368); destination
   branch "XLXN_4" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2432, 1104 2432); destination
   branch "XLXN_5" is not part of the source branch "shf_of(1:0)".
WARNING:DesignEntry:219 - Bus "XLXN_38(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:219 - Bus "XLXN_53(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "shf_of(1:0)" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_5" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_4" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
ERROR:DesignEntry:213 - Net "A(7:5)" is an illegal net name, because it is
   similar to "A(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "A(4:0)" is an illegal net name, because it is
   similar to "A(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(4:0)" is an illegal net name, because it is
   similar to "B(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(7:5)" is an illegal net name, because it is
   similar to "B(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "A(7:0)" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "B(7:0)" is connected to a bus of a different width.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:239 - Incorrect bus tap at (1104 272, 1008 272); destination
   branch "A(7:5)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 208, 1008 208); destination
   branch "A(4:0)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 528, 1008 528); destination
   branch "B(4:0)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 592, 1008 592); destination
   branch "B(7:5)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2304, 1104 2304); destination
   branch "XLXN_3" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2368, 1104 2368); destination
   branch "XLXN_4" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2432, 1104 2432); destination
   branch "XLXN_5" is not part of the source branch "shf_of(1:0)".
WARNING:DesignEntry:219 - Bus "XLXN_38(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:219 - Bus "XLXN_53(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "shf_of(1:0)" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_5" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_4" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
ERROR:DesignEntry:213 - Net "A(7:5)" is an illegal net name, because it is
   similar to "A(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "A(4:0)" is an illegal net name, because it is
   similar to "A(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(4:0)" is an illegal net name, because it is
   similar to "B(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(7:5)" is an illegal net name, because it is
   similar to "B(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "A(7:0)" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "B(7:0)" is connected to a bus of a different width.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:239 - Incorrect bus tap at (1104 272, 1008 272); destination
   branch "A(7:5)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 208, 1008 208); destination
   branch "A(4:0)" is not part of the source branch "XLXN_38(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 528, 1008 528); destination
   branch "B(4:0)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1104 592, 1008 592); destination
   branch "B(7:5)" is not part of the source branch "XLXN_53(7:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2304, 1104 2304); destination
   branch "XLXN_3" is not part of the source branch "shf_of(1:0)".
ERROR:DesignEntry:239 - Incorrect bus tap at (1008 2368, 1104 2368); destination
   branch "XLXN_4" is not part of the source branch "shf_of(1:0)".
WARNING:DesignEntry:219 - Bus "XLXN_38(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "A(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:219 - Bus "XLXN_53(7:0)" is connected to load pins and/or
   I/O markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(4:0)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "B(7:5)" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_4" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
WARNING:DesignEntry:218 - Net "XLXN_206" is connected to source pins and/or I/O
   markers, but not connected to any load pin or I/O marker.
WARNING:DesignEntry:221 - Bus "shf_of(1:0)" is connected to source pins and/or
   I/O markers, but not connected to any load pin or I/O marker.
ERROR:DesignEntry:213 - Net "A(7:5)" is an illegal net name, because it is
   similar to "A(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "A(4:0)" is an illegal net name, because it is
   similar to "A(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(4:0)" is an illegal net name, because it is
   similar to "B(7:5)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:213 - Net "B(7:5)" is an illegal net name, because it is
   similar to "B(4:0)". (For example, if a net is named "A", you cannot name
   another net A(0:3).
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "I" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "O" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "A(7:0)" is connected to a bus of a different width.
ERROR:DesignEntry:20 - Pin "B(7:0)" is connected to a bus of a different width.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

WARNING:DesignEntry:217 - Net "A(7)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(6)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(5)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(4)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(3)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(2)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(1)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "A(0)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(7)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(6)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(5)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(4)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(3)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(2)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(1)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
WARNING:DesignEntry:217 - Net "B(0)" is connected to too many source pins and/or
   I/O markers. A 'Wired OR' connection will be used.
DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Entity <Mask5> compiled.
Entity <Mask5> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <ADD8_MXILINX_datapath> compiled.
Entity <ADD8_MXILINX_datapath> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1_MXILINX_datapath> compiled.
Entity <M2_1_MXILINX_datapath> (Architecture <BEHAVIORAL>) compiled.
Entity <BRLSHFT8_MXILINX_datapath> compiled.
Entity <BRLSHFT8_MXILINX_datapath> (Architecture <BEHAVIORAL>) compiled.
Entity <COMPM8_MXILINX_datapath> compiled.
Entity <COMPM8_MXILINX_datapath> (Architecture <BEHAVIORAL>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

ERROR:DesignEntry:237 - Bus tap at (1024 512, 1120 512) has no source or
   destination.
Error: 
Process "View HDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Entity <M2_1_MXILINX_Mux2_5bus> compiled.
Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <BEHAVIORAL>) compiled.
Entity <Mux2_5bus> compiled.
Entity <Mux2_5bus> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Entity <memory16x8> compiled.
Entity <memory16x8> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Entity <register5> compiled.
Entity <register5> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

WARNING:DesignEntry:216 - Net "XLXN_3" is connected to load pins and/or I/O
   markers, but not connected to any source pin or I/O marker.
DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Entity <register5> compiled.
Entity <register5> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Entity <regs> compiled.
ERROR:HDLParsers:1202 - "G:/xilinx/projects/lab4/regs.vhf" Line 106. Redeclaration of symbol R1.
ERROR:HDLParsers:1202 - "G:/xilinx/projects/lab4/regs.vhf" Line 113. Redeclaration of symbol R2.
ERROR:HDLParsers:1202 - "G:/xilinx/projects/lab4/regs.vhf" Line 120. Redeclaration of symbol R3.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Entity <regs> compiled.
ERROR:HDLParsers:1202 - "G:/xilinx/projects/lab4/regs.vhf" Line 105. Redeclaration of symbol R1.
ERROR:HDLParsers:1202 - "G:/xilinx/projects/lab4/regs.vhf" Line 112. Redeclaration of symbol R2.
ERROR:HDLParsers:1202 - "G:/xilinx/projects/lab4/regs.vhf" Line 119. Redeclaration of symbol R3.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Entity <regs> compiled.
Entity <regs> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Entity <FTCE_MXILINX_pcounter> compiled.
Entity <FTCE_MXILINX_pcounter> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4CE_MXILINX_pcounter> compiled.
Entity <CB4CE_MXILINX_pcounter> (Architecture <BEHAVIORAL>) compiled.
Entity <pcounter> compiled.
Entity <pcounter> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
Entity <truthtbl> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Entity <register5> compiled.
Entity <register5> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Entity <m2_1_mxilinx_mux2_5bus> compiled.
Entity <m2_1_mxilinx_mux2_5bus> (Architecture <behavioral>) compiled.
Entity <mux2_5bus> compiled.
Entity <mux2_5bus> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Entity <mask5> compiled.
Entity <mask5> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Entity <m2_1e_mxilinx_mux3_5bus> compiled.
Entity <m2_1e_mxilinx_mux3_5bus> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_mux3_5bus> compiled.
Entity <m4_1e_mxilinx_mux3_5bus> (Architecture <behavioral>) compiled.
Entity <mux3_5bus> compiled.
Entity <mux3_5bus> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Entity <regs> compiled.
Entity <regs> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Entity <ftce_mxilinx_pcounter> compiled.
Entity <ftce_mxilinx_pcounter> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_pcounter> compiled.
Entity <cb4ce_mxilinx_pcounter> (Architecture <behavioral>) compiled.
Entity <pcounter> compiled.
Entity <pcounter> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Entity <memory16x8> compiled.
Entity <memory16x8> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/machine.vhf" Line 32. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
ERROR:HDLParsers:3312 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 42.
   Undefined symbol 'A'.
ERROR:HDLParsers:1209 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 42. A:
   Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 46. Type of
   clr is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 47. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 48. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 49. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 50. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 51. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 52. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 56. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 57. Type of
   R1_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 58. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 59. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 60. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 61. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 62. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 66. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 67. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 68. Type of
   R2_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 69. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 70. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 71. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 72. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 76. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 77. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 78. Type of
   R2_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 79. Type of
   R2_sel is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 80. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 81. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 82. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 86. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 87. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 88. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 89. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 90. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 91. Type of
   ov_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 92. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 96. Type of
   clr is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 97. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 98. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 99. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 100. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 101. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 102. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 106. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 107. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 108. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 109. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 110. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 111. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 112. Type of
   ge_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 116. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 117. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 118. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 119. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 120. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 121. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 122. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:812 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 115. A value
   is missing in case.
WARNING:HDLParsers:1406 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 42. No
   sensitivity list and no wait in the process
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 44. Type of
   clr is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 45. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 46. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 47. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 48. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 49. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 50. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 54. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 55. Type of
   R1_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 56. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 57. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 58. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 59. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 60. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 64. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 65. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 66. Type of
   R2_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 67. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 68. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 69. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 70. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 74. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 75. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 76. Type of
   R2_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 77. Type of
   R2_sel is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 78. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 79. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 80. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 84. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 85. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 86. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 87. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 88. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 89. Type of
   ov_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 90. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 94. Type of
   clr is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 95. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 96. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 97. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 98. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 99. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 100. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 104. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 105. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 106. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 107. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 108. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 109. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 110. Type of
   ge_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 114. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 115. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 116. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 117. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 118. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 119. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 120. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:812 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 113. A value
   is missing in case.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 43. Type of
   clr is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 44. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 45. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 46. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 47. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 48. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 49. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 53. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 54. Type of
   R1_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 55. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 56. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 57. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 58. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 59. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 63. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 64. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 65. Type of
   R2_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 66. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 67. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 68. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 69. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 73. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 74. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 75. Type of
   R2_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 76. Type of
   R2_sel is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 77. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 78. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 79. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 83. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 84. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 85. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 86. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 87. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 88. Type of
   ov_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 89. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 93. Type of
   clr is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 94. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 95. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 96. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 97. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 98. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 99. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 103. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 104. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 105. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 106. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 107. Type of
   R3_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 108. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 109. Type of
   ge_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 113. Type of
   clr is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 114. Type of
   R1_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 115. Type of
   R2_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 116. Type of
   R2_sel is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 117. Type of
   R3_en is incompatible with type of 1.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 118. Type of
   ov_en is incompatible with type of 0.
ERROR:HDLParsers:800 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 119. Type of
   ge_en is incompatible with type of 0.
ERROR:HDLParsers:812 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 112. A value
   is missing in case.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
ERROR:HDLParsers:812 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 112. A value
   is missing in case.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
ERROR:HDLParsers:812 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 112. A value is missing in case.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
ERROR:HDLParsers:164 - "G:/xilinx/projects/lab4/truthtbl.vhd" Line 123. parse error, unexpected SEMICOLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
Entity <truthtbl> (Architecture <Behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Entity <machine> compiled.
Entity <machine> (Architecture <BEHAVIORAL>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.






Reading G:/xilinx/modelsim/tcl/vsim/pref.tcl 

# 6.0a

# do mach_test.ado 
listening on address 127.0.0.1 port 1200
# resume
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mask5
# -- Compiling architecture behavioral of mask5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1e_mxilinx_mux3_5bus
# -- Compiling architecture behavioral of m2_1e_mxilinx_mux3_5bus
# -- Compiling entity m4_1e_mxilinx_mux3_5bus
# -- Compiling architecture behavioral of m4_1e_mxilinx_mux3_5bus
# -- Compiling entity mux3_5bus
# -- Compiling architecture behavioral of mux3_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity add8_mxilinx_datapath
# -- Compiling architecture behavioral of add8_mxilinx_datapath
# -- Compiling entity m2_1_mxilinx_datapath
# -- Compiling architecture behavioral of m2_1_mxilinx_datapath
# -- Compiling entity brlshft8_mxilinx_datapath
# -- Compiling architecture behavioral of brlshft8_mxilinx_datapath
# -- Compiling entity compm8_mxilinx_datapath
# -- Compiling architecture behavioral of compm8_mxilinx_datapath
# -- Compiling entity datapath
# -- Compiling architecture behavioral of datapath
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity register5
# -- Compiling architecture behavioral of register5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1_mxilinx_mux2_5bus
# -- Compiling architecture behavioral of m2_1_mxilinx_mux2_5bus
# -- Compiling entity mux2_5bus
# -- Compiling architecture behavioral of mux2_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity regs
# -- Compiling architecture behavioral of regs
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity ftce_mxilinx_pcounter
# -- Compiling architecture behavioral of ftce_mxilinx_pcounter
# -- Compiling entity cb4ce_mxilinx_pcounter
# -- Compiling architecture behavioral of cb4ce_mxilinx_pcounter
# -- Compiling entity pcounter
# -- Compiling architecture behavioral of pcounter
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity memory16x8
# -- Compiling architecture behavioral of memory16x8
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity truthtbl
# -- Compiling architecture behavioral of truthtbl
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity machine
# -- Compiling architecture behavioral of machine
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mach_test
# -- Compiling architecture testbench_arch of mach_test
# vsim -lib work -t 1ps mach_test 
# Loading g:\xilinx\modelsim\win32xoem/../std.standard
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_1164(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading g:\xilinx\modelsim\win32xoem/../ieee.numeric_std(body)
# Loading g:\xilinx\modelsim\win32xoem/../std.textio(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_textio(body)
# Loading work.mach_test(testbench_arch)
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ps).
#    Time: 0 ps  Iteration: 0  Region: /
# Loading work.machine(behavioral)
# Loading work.datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.gnd(gnd_v)
# Loading work.add8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fmap(fmap_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_l(muxcy_l_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy(muxcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xorcy(xorcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_d(muxcy_d_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xor2(xor2_v)
# Loading work.brlshft8_mxilinx_datapath(behavioral)
# Loading work.m2_1_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2b1(and2b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or2(or2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2(and2_v)
# Loading work.compm8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or4(or4_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.nor2(nor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3(and3_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3b1(and3b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xnor2(xnor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and4(and4_v)
# Loading work.mask5(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.inv(inv_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.buf(buf_v)
# Loading work.mux3_5bus(behavioral)
# Loading work.m4_1e_mxilinx_mux3_5bus(behavioral)
# Loading work.m2_1e_mxilinx_mux3_5bus(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxf5(muxf5_v)
# Loading work.regs(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.register5(behavioral)
# Loading work.mux2_5bus(behavioral)
# Loading work.m2_1_mxilinx_mux2_5bus(behavioral)
# Loading work.pcounter(behavioral)
# Loading work.cb4ce_mxilinx_pcounter(behavioral)
# Loading work.ftce_mxilinx_pcounter(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdce(fdce_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcc(vcc_v)
# Loading work.memory16x8(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_timing(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_primitives(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.rom16x1(rom16x1_v)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_arith(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.truthtbl(behavioral)
# ** Failure: Success! Simulation for annotation completed
#    Time: 520 ns  Iteration: 0  Process: /mach_test/line__229 File: mach_test.ant
# Break at mach_test.ant line 243
# Stopped at mach_test.ant line 243 


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.













Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Entity <memory16x8> compiled.
Entity <memory16x8> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Entity <machine> compiled.
Entity <machine> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_9_2" for instance <XLXI_9> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_14_3" for instance <XLXI_14> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_38_4" for instance <XLXI_38> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_40_5" for instance <XLXI_40> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_42_6" for instance <XLXI_42> in unit <Mux3_5bus>.
Entity <Mux3_5bus> analyzed. Unit <Mux3_5bus> generated.

Analyzing Entity <M4_1E_MXILINX_Mux3_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Mux3_5bus>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Mux3_5bus>.
Entity <M4_1E_MXILINX_Mux3_5bus> analyzed. Unit <M4_1E_MXILINX_Mux3_5bus> generated.

Analyzing Entity <M2_1E_MXILINX_Mux3_5bus> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_Mux3_5bus> analyzed. Unit <M2_1E_MXILINX_Mux3_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Mux3_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus.vhf".
Unit <M2_1E_MXILINX_Mux3_5bus> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Mux3_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus.vhf".
Unit <M4_1E_MXILINX_Mux3_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus.vhf".
Unit <Mux3_5bus> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <M4_1E_MXILINX_Mux3_5bus> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1E_MXILINX_Mux3_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      27  out of    512     5%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                29  out of   1024     2%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.496ns (Maximum Frequency: 80.026MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              30 out of   1,024    2%
Logic Distribution:
  Number of occupied Slices:           30 out of     512    5%
  Number of Slices containing only related logic:      30 out of      30  100%
  Number of Slices containing unrelated logic:          0 out of      30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             38 out of   1,024    3%
  Number used as logic:                30
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  646
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   30 out of 512     5%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9897ed) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.8
.
Phase 7.8 (Checksum:9999b7) REAL time: 1 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 1 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 1 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 229 unrouted;       REAL time: 2 secs 

Phase 2: 211 unrouted;       REAL time: 2 secs 

Phase 3: 34 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.142     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 00:47:08 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
Entity <truthtbl> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/datapath.vhf" Line 1084. No default value for unconnected port <I5>.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/datapath.vhf" Line 1085. No default value for unconnected port <I6>.
ERROR:HDLParsers:856 - "G:/xilinx/projects/lab4/datapath.vhf" Line 1086. No default value for unconnected port <I7>.
ERROR:HDLParsers:900 - "G:/xilinx/projects/lab4/datapath.vhf" Line 1170. The label XLXI_3 is not declared.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
Entity <truthtbl> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.






Reading G:/xilinx/modelsim/tcl/vsim/pref.tcl 

# 6.0a

# do mach_test.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mask5
# -- Compiling architecture behavioral of mask5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1e_mxilinx_mux3_5bus
# -- Compiling architecture behavioral of m2_1e_mxilinx_mux3_5bus
# -- Compiling entity m4_1e_mxilinx_mux3_5bus
# -- Compiling architecture behavioral of m4_1e_mxilinx_mux3_5bus
# -- Compiling entity mux3_5bus
# -- Compiling architecture behavioral of mux3_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity add8_mxilinx_datapath
# -- Compiling architecture behavioral of add8_mxilinx_datapath
# -- Compiling entity m2_1_mxilinx_datapath
# -- Compiling architecture behavioral of m2_1_mxilinx_datapath
# -- Compiling entity brlshft8_mxilinx_datapath
# -- Compiling architecture behavioral of brlshft8_mxilinx_datapath
# -- Compiling entity compm8_mxilinx_datapath
# -- Compiling architecture behavioral of compm8_mxilinx_datapath
# -- Compiling entity datapath
# -- Compiling architecture behavioral of datapath
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity register5
# -- Compiling architecture behavioral of register5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1_mxilinx_mux2_5bus
# -- Compiling architecture behavioral of m2_1_mxilinx_mux2_5bus
# -- Compiling entity mux2_5bus
# -- Compiling architecture behavioral of mux2_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity regs
# -- Compiling architecture behavioral of regs
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity ftce_mxilinx_pcounter
# -- Compiling architecture behavioral of ftce_mxilinx_pcounter
# -- Compiling entity cb4ce_mxilinx_pcounter
# -- Compiling architecture behavioral of cb4ce_mxilinx_pcounter
# -- Compiling entity pcounter
# -- Compiling architecture behavioral of pcounter
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity memory16x8
# -- Compiling architecture behavioral of memory16x8
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity truthtbl
# -- Compiling architecture behavioral of truthtbl
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity machine
# -- Compiling architecture behavioral of machine
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mach_test
# -- Compiling architecture testbench_arch of mach_test
# vsim -lib work -t 1ps mach_test 
# Loading g:\xilinx\modelsim\win32xoem/../std.standard
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_1164(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading g:\xilinx\modelsim\win32xoem/../ieee.numeric_std(body)
# Loading g:\xilinx\modelsim\win32xoem/../std.textio(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_textio(body)
# Loading work.mach_test(testbench_arch)
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ps).
#    Time: 0 ps  Iteration: 0  Region: /
# Loading work.machine(behavioral)
# Loading work.datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.gnd(gnd_v)
# Loading work.add8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fmap(fmap_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_l(muxcy_l_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy(muxcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xorcy(xorcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_d(muxcy_d_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xor2(xor2_v)
# Loading work.brlshft8_mxilinx_datapath(behavioral)
# Loading work.m2_1_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2b1(and2b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or2(or2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2(and2_v)
# Loading work.compm8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or4(or4_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.nor2(nor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3(and3_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3b1(and3b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xnor2(xnor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and4(and4_v)
# Loading work.mask5(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.inv(inv_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.buf(buf_v)
# Loading work.mux3_5bus(behavioral)
# Loading work.m4_1e_mxilinx_mux3_5bus(behavioral)
# Loading work.m2_1e_mxilinx_mux3_5bus(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxf5(muxf5_v)
# Loading work.regs(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.register5(behavioral)
# Loading work.mux2_5bus(behavioral)
# Loading work.m2_1_mxilinx_mux2_5bus(behavioral)
# Loading work.pcounter(behavioral)
# Loading work.cb4ce_mxilinx_pcounter(behavioral)
# Loading work.ftce_mxilinx_pcounter(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdce(fdce_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcc(vcc_v)
# Loading work.memory16x8(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_timing(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_primitives(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.rom16x1(rom16x1_v)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_arith(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.truthtbl(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Failure: Success! Simulation for annotation completed
#    Time: 520 ns  Iteration: 0  Process: /mach_test/line__229 File: mach_test.ant
# Break at mach_test.ant line 243
# Stopped at mach_test.ant line 243 


Project Navigator Auto-Make Log File
-------------------------------------



Reading G:/xilinx/modelsim/tcl/vsim/pref.tcl 

# 6.0a

# do mach_test.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mask5
# -- Compiling architecture behavioral of mask5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1e_mxilinx_mux3_5bus
# -- Compiling architecture behavioral of m2_1e_mxilinx_mux3_5bus
# -- Compiling entity m4_1e_mxilinx_mux3_5bus
# -- Compiling architecture behavioral of m4_1e_mxilinx_mux3_5bus
# -- Compiling entity mux3_5bus
# -- Compiling architecture behavioral of mux3_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity add8_mxilinx_datapath
# -- Compiling architecture behavioral of add8_mxilinx_datapath
# -- Compiling entity m2_1_mxilinx_datapath
# -- Compiling architecture behavioral of m2_1_mxilinx_datapath
# -- Compiling entity brlshft8_mxilinx_datapath
# -- Compiling architecture behavioral of brlshft8_mxilinx_datapath
# -- Compiling entity compm8_mxilinx_datapath
# -- Compiling architecture behavioral of compm8_mxilinx_datapath
# -- Compiling entity datapath
# -- Compiling architecture behavioral of datapath
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity register5
# -- Compiling architecture behavioral of register5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1_mxilinx_mux2_5bus
# -- Compiling architecture behavioral of m2_1_mxilinx_mux2_5bus
# -- Compiling entity mux2_5bus
# -- Compiling architecture behavioral of mux2_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity regs
# -- Compiling architecture behavioral of regs
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity ftce_mxilinx_pcounter
# -- Compiling architecture behavioral of ftce_mxilinx_pcounter
# -- Compiling entity cb4ce_mxilinx_pcounter
# -- Compiling architecture behavioral of cb4ce_mxilinx_pcounter
# -- Compiling entity pcounter
# -- Compiling architecture behavioral of pcounter
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity memory16x8
# -- Compiling architecture behavioral of memory16x8
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity truthtbl
# -- Compiling architecture behavioral of truthtbl
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity machine
# -- Compiling architecture behavioral of machine
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mach_test
# -- Compiling architecture testbench_arch of mach_test
# vsim -lib work -t 1ps mach_test 
# Loading g:\xilinx\modelsim\win32xoem/../std.standard
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_1164(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading g:\xilinx\modelsim\win32xoem/../ieee.numeric_std(body)
# Loading g:\xilinx\modelsim\win32xoem/../std.textio(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_textio(body)
# Loading work.mach_test(testbench_arch)
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ps).
#    Time: 0 ps  Iteration: 0  Region: /
# Loading work.machine(behavioral)
# Loading work.datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.gnd(gnd_v)
# Loading work.add8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fmap(fmap_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_l(muxcy_l_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy(muxcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xorcy(xorcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_d(muxcy_d_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xor2(xor2_v)
# Loading work.brlshft8_mxilinx_datapath(behavioral)
# Loading work.m2_1_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2b1(and2b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or2(or2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2(and2_v)
# Loading work.compm8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or4(or4_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.nor2(nor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3(and3_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3b1(and3b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xnor2(xnor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and4(and4_v)
# Loading work.mask5(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.inv(inv_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.buf(buf_v)
# Loading work.mux3_5bus(behavioral)
# Loading work.m4_1e_mxilinx_mux3_5bus(behavioral)
# Loading work.m2_1e_mxilinx_mux3_5bus(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxf5(muxf5_v)
# Loading work.regs(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.register5(behavioral)
# Loading work.mux2_5bus(behavioral)
# Loading work.m2_1_mxilinx_mux2_5bus(behavioral)
# Loading work.pcounter(behavioral)
# Loading work.cb4ce_mxilinx_pcounter(behavioral)
# Loading work.ftce_mxilinx_pcounter(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdce(fdce_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcc(vcc_v)
# Loading work.memory16x8(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_timing(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_primitives(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.rom16x1(rom16x1_v)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_arith(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.truthtbl(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Failure: Success! Simulation for annotation completed
#    Time: 520 ns  Iteration: 0  Process: /mach_test/line__229 File: mach_test.ant
# Break at mach_test.ant line 247
# Stopped at mach_test.ant line 247 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_mux3_5bus is up to date.
Architecture behavioral of Entity mux3_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
Entity <truthtbl> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Entity <machine> compiled.
Entity <machine> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_9_2" for instance <XLXI_9> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_14_3" for instance <XLXI_14> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_38_4" for instance <XLXI_38> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_40_5" for instance <XLXI_40> in unit <Mux3_5bus>.
    Set user-defined property "HU_SET =  XLXI_42_6" for instance <XLXI_42> in unit <Mux3_5bus>.
Entity <Mux3_5bus> analyzed. Unit <Mux3_5bus> generated.

Analyzing Entity <M4_1E_MXILINX_Mux3_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Mux3_5bus>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Mux3_5bus>.
Entity <M4_1E_MXILINX_Mux3_5bus> analyzed. Unit <M4_1E_MXILINX_Mux3_5bus> generated.

Analyzing Entity <M2_1E_MXILINX_Mux3_5bus> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_Mux3_5bus> analyzed. Unit <M2_1E_MXILINX_Mux3_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Mux3_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus.vhf".
Unit <M2_1E_MXILINX_Mux3_5bus> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Mux3_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus.vhf".
Unit <M4_1E_MXILINX_Mux3_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus.vhf".
Unit <Mux3_5bus> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <M4_1E_MXILINX_Mux3_5bus> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1E_MXILINX_Mux3_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      27  out of    512     5%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                29  out of   1024     2%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.496ns (Maximum Frequency: 80.026MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              30 out of   1,024    2%
Logic Distribution:
  Number of occupied Slices:           30 out of     512    5%
  Number of Slices containing only related logic:      30 out of      30  100%
  Number of Slices containing unrelated logic:          0 out of      30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             38 out of   1,024    3%
  Number used as logic:                30
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  646
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   30 out of 512     5%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9897ed) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.8
.
Phase 7.8 (Checksum:9999b7) REAL time: 0 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 0 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 0 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 0 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 0 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 229 unrouted;       REAL time: 1 secs 

Phase 2: 211 unrouted;       REAL time: 1 secs 

Phase 3: 34 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.142     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 00:58:50 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------








Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.













Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Entity <Mux3_5bus_v2> compiled.
Entity <Mux3_5bus_v2> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              52 out of   1,024    5%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             60 out of   1,024    5%
  Number used as logic:                52
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  778
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99f45c) REAL time: 0 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 1 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 1 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 300 unrouted;       REAL time: 1 secs 

Phase 2: 282 unrouted;       REAL time: 1 secs 

Phase 3: 67 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.136     |  0.653      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 01:26:11 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------








Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.






Reading G:/xilinx/modelsim/tcl/vsim/pref.tcl 

# 6.0a

# do mach_test.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mask5
# -- Compiling architecture behavioral of mask5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1_mxilinx_mux2_5bus
# -- Compiling architecture behavioral of m2_1_mxilinx_mux2_5bus
# -- Compiling entity mux2_5bus
# -- Compiling architecture behavioral of mux2_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mux3_5bus_v2
# -- Compiling architecture behavioral of mux3_5bus_v2
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity add8_mxilinx_datapath
# -- Compiling architecture behavioral of add8_mxilinx_datapath
# -- Compiling entity m2_1_mxilinx_datapath
# -- Compiling architecture behavioral of m2_1_mxilinx_datapath
# -- Compiling entity brlshft8_mxilinx_datapath
# -- Compiling architecture behavioral of brlshft8_mxilinx_datapath
# -- Compiling entity compm8_mxilinx_datapath
# -- Compiling architecture behavioral of compm8_mxilinx_datapath
# -- Compiling entity datapath
# -- Compiling architecture behavioral of datapath
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity register5
# -- Compiling architecture behavioral of register5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity regs
# -- Compiling architecture behavioral of regs
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity ftce_mxilinx_pcounter
# -- Compiling architecture behavioral of ftce_mxilinx_pcounter
# -- Compiling entity cb4ce_mxilinx_pcounter
# -- Compiling architecture behavioral of cb4ce_mxilinx_pcounter
# -- Compiling entity pcounter
# -- Compiling architecture behavioral of pcounter
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity memory16x8
# -- Compiling architecture behavioral of memory16x8
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity truthtbl
# -- Compiling architecture behavioral of truthtbl
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity machine
# -- Compiling architecture behavioral of machine
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mach_test
# -- Compiling architecture testbench_arch of mach_test
# vsim -lib work -t 1ps mach_test 
# Loading g:\xilinx\modelsim\win32xoem/../std.standard
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_1164(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading g:\xilinx\modelsim\win32xoem/../ieee.numeric_std(body)
# Loading g:\xilinx\modelsim\win32xoem/../std.textio(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_textio(body)
# Loading work.mach_test(testbench_arch)
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ps).
#    Time: 0 ps  Iteration: 0  Region: /
# Loading work.machine(behavioral)
# Loading work.datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.gnd(gnd_v)
# Loading work.add8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fmap(fmap_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_l(muxcy_l_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy(muxcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xorcy(xorcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_d(muxcy_d_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xor2(xor2_v)
# Loading work.brlshft8_mxilinx_datapath(behavioral)
# Loading work.m2_1_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2b1(and2b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or2(or2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2(and2_v)
# Loading work.compm8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or4(or4_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.nor2(nor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3(and3_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3b1(and3b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xnor2(xnor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and4(and4_v)
# Loading work.mask5(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.inv(inv_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.buf(buf_v)
# Loading work.mux3_5bus_v2(behavioral)
# Loading work.mux2_5bus(behavioral)
# Loading work.m2_1_mxilinx_mux2_5bus(behavioral)
# Loading work.regs(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.register5(behavioral)
# Loading work.pcounter(behavioral)
# Loading work.cb4ce_mxilinx_pcounter(behavioral)
# Loading work.ftce_mxilinx_pcounter(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdce(fdce_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcc(vcc_v)
# Loading work.memory16x8(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_timing(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_primitives(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.rom16x1(rom16x1_v)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_arith(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.truthtbl(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Failure: Success! Simulation for annotation completed
#    Time: 370 ns  Iteration: 0  Process: /mach_test/line__229 File: mach_test.ant
# Break at mach_test.ant line 244
# Stopped at mach_test.ant line 244 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Architecture behavioral of Entity mux3_5bus_v2 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Entity <add8_mxilinx_datapath> compiled.
Entity <add8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_datapath> compiled.
Entity <m2_1_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <brlshft8_mxilinx_datapath> compiled.
Entity <brlshft8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <compm8_mxilinx_datapath> compiled.
Entity <compm8_mxilinx_datapath> (Architecture <behavioral>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              51 out of   1,024    4%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             59 out of   1,024    5%
  Number used as logic:                51
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  772
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99aa1f) REAL time: 0 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 1 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 1 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 298 unrouted;       REAL time: 1 secs 

Phase 2: 280 unrouted;       REAL time: 1 secs 

Phase 3: 72 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.139     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 01:41:42 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.













Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Entity <mux3_5bus_v2> compiled.
Entity <mux3_5bus_v2> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              51 out of   1,024    4%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             59 out of   1,024    5%
  Number used as logic:                51
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  772
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99aa1f) REAL time: 1 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 1 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 1 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 298 unrouted;       REAL time: 1 secs 

Phase 2: 280 unrouted;       REAL time: 1 secs 

Phase 3: 72 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.139     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 01:44:17 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------













Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Architecture behavioral of Entity mux3_5bus_v2 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Entity <truthtbl> compiled.
Entity <truthtbl> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              51 out of   1,024    4%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             59 out of   1,024    5%
  Number used as logic:                51
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  772
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99b2bc) REAL time: 1 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 1 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 1 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 298 unrouted;       REAL time: 1 secs 

Phase 2: 280 unrouted;       REAL time: 1 secs 

Phase 3: 85 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.140     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 01:58:35 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.













Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Architecture behavioral of Entity mux3_5bus_v2 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Entity <memory16x8> compiled.
Entity <memory16x8> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0502" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0022" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0004" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0400" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              51 out of   1,024    4%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             59 out of   1,024    5%
  Number used as logic:                51
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  772
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99b2bc) REAL time: 0 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 0 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 0 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 0 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 0 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 298 unrouted;       REAL time: 1 secs 

Phase 2: 280 unrouted;       REAL time: 1 secs 

Phase 3: 85 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.140     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 02:06:32 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <truthtbl> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block truthtbl, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                       6  out of    512     1%  
 Number of 4 input LUTs:                11  out of   1024     1%  
 Number of bonded IOBs:                 16  out of     92    17%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.484ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 truthtbl.ngc truthtbl.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/truthtbl.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "truthtbl.ngd" ...

Writing NGDBUILD log file "truthtbl.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of 4 input LUTs:              11 out of   1,024    1%
Logic Distribution:
  Number of occupied Slices:            6 out of     512    1%
  Number of Slices containing only related logic:       6 out of       6  100%
  Number of Slices containing unrelated logic:          0 out of       6    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             11 out of   1,024    1%

  Number of bonded IOBs:               16 out of      92   17%

Total equivalent gate count for design:  66
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  100 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "truthtbl_map.mrp" for details.




Started process "Place & Route".




Constraints file: truthtbl.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "truthtbl" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of External IOBs            16 out of 92     17%
      Number of LOCed IOBs             0 out of 16      0%

   Number of SLICEs                    6 out of 512     1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896ab) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.2


Phase 3.2 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.8
.
Phase 7.8 (Checksum:98df81) REAL time: 0 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 0 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 0 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 0 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 0 secs 

Writing design to file truthtbl.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 43 unrouted;       REAL time: 0 secs 

Phase 2: 43 unrouted;       REAL time: 0 secs 

Phase 3: 18 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file truthtbl.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "truthtbl" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 02:09:53 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 


Project Navigator Auto-Make Log File
-------------------------------------








Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.






Reading G:/xilinx/modelsim/tcl/vsim/pref.tcl 

# 6.0a

# do mach_test.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mask5
# -- Compiling architecture behavioral of mask5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity m2_1_mxilinx_mux2_5bus
# -- Compiling architecture behavioral of m2_1_mxilinx_mux2_5bus
# -- Compiling entity mux2_5bus
# -- Compiling architecture behavioral of mux2_5bus
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mux3_5bus_v2
# -- Compiling architecture behavioral of mux3_5bus_v2
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity add8_mxilinx_datapath
# -- Compiling architecture behavioral of add8_mxilinx_datapath
# -- Compiling entity m2_1_mxilinx_datapath
# -- Compiling architecture behavioral of m2_1_mxilinx_datapath
# -- Compiling entity brlshft8_mxilinx_datapath
# -- Compiling architecture behavioral of brlshft8_mxilinx_datapath
# -- Compiling entity compm8_mxilinx_datapath
# -- Compiling architecture behavioral of compm8_mxilinx_datapath
# -- Compiling entity datapath
# -- Compiling architecture behavioral of datapath
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity register5
# -- Compiling architecture behavioral of register5
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity regs
# -- Compiling architecture behavioral of regs
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity ftce_mxilinx_pcounter
# -- Compiling architecture behavioral of ftce_mxilinx_pcounter
# -- Compiling entity cb4ce_mxilinx_pcounter
# -- Compiling architecture behavioral of cb4ce_mxilinx_pcounter
# -- Compiling entity pcounter
# -- Compiling architecture behavioral of pcounter
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity memory16x8
# -- Compiling architecture behavioral of memory16x8
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity truthtbl
# -- Compiling architecture behavioral of truthtbl
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity machine
# -- Compiling architecture behavioral of machine
# Model Technology ModelSim XE III vcom 6.0a Compiler 2004.11 Nov 10 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mach_test
# -- Compiling architecture testbench_arch of mach_test
# vsim -lib work -t 1ps mach_test 
# Loading g:\xilinx\modelsim\win32xoem/../std.standard
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_1164(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading g:\xilinx\modelsim\win32xoem/../ieee.numeric_std(body)
# Loading g:\xilinx\modelsim\win32xoem/../std.textio(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_textio(body)
# Loading work.mach_test(testbench_arch)
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ps).
#    Time: 0 ps  Iteration: 0  Region: /
# Loading work.machine(behavioral)
# Loading work.datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.gnd(gnd_v)
# Loading work.add8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fmap(fmap_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_l(muxcy_l_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy(muxcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xorcy(xorcy_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.muxcy_d(muxcy_d_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xor2(xor2_v)
# Loading work.brlshft8_mxilinx_datapath(behavioral)
# Loading work.m2_1_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2b1(and2b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or2(or2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and2(and2_v)
# Loading work.compm8_mxilinx_datapath(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.or4(or4_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.nor2(nor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3(and3_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and3b1(and3b1_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.xnor2(xnor2_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.and4(and4_v)
# Loading work.mask5(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.inv(inv_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.buf(buf_v)
# Loading work.mux3_5bus_v2(behavioral)
# Loading work.mux2_5bus(behavioral)
# Loading work.m2_1_mxilinx_mux2_5bus(behavioral)
# Loading work.regs(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.register5(behavioral)
# Loading work.pcounter(behavioral)
# Loading work.cb4ce_mxilinx_pcounter(behavioral)
# Loading work.ftce_mxilinx_pcounter(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.fdce(fdce_v)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vcc(vcc_v)
# Loading work.memory16x8(behavioral)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_timing(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.vital_primitives(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading g:\xilinx\modelsim\win32xoem/../xilinx/vhdl/unisim.rom16x1(rom16x1_v)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_arith(body)
# Loading g:\xilinx\modelsim\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.truthtbl(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mach_test/uut/xlxi_5
# ** Failure: Success! Simulation for annotation completed
#    Time: 420 ns  Iteration: 0  Process: /mach_test/line__229 File: mach_test.ant
# Break at mach_test.ant line 247
# Stopped at mach_test.ant line 247 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Architecture behavioral of Entity mux3_5bus_v2 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Entity <memory16x8> compiled.
Entity <memory16x8> (Architecture <behavioral>) compiled.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Architecture behavioral of Entity machine is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              51 out of   1,024    4%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             59 out of   1,024    5%
  Number used as logic:                51
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  772
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99b2bc) REAL time: 1 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 2 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 2 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 2 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 2 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 298 unrouted;       REAL time: 2 secs 

Phase 2: 280 unrouted;       REAL time: 2 secs 

Phase 3: 85 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.140     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 14:08:16 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 




Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 








Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Vhdl netlist file generated.










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/xilinx/projects/lab4/Mux2_5bus.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux2_5bus is up to date.
Architecture behavioral of Entity mux2_5bus is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/register5.vhf" in Library work.
Architecture behavioral of Entity register5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mask5.vhf" in Library work.
Architecture behavioral of Entity mask5 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf" in Library work.
Architecture behavioral of Entity mux3_5bus_v2 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/datapath.vhf" in Library work.
Architecture behavioral of Entity add8_mxilinx_datapath is up to date.
Architecture behavioral of Entity m2_1_mxilinx_datapath is up to date.
Architecture behavioral of Entity brlshft8_mxilinx_datapath is up to date.
Architecture behavioral of Entity compm8_mxilinx_datapath is up to date.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/regs.vhf" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/pcounter.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_pcounter is up to date.
Architecture behavioral of Entity pcounter is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/memory16x8.vhf" in Library work.
Architecture behavioral of Entity memory16x8 is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/truthtbl.vhd" in Library work.
Architecture behavioral of Entity truthtbl is up to date.
Compiling vhdl file "G:/xilinx/projects/lab4/machine.vhf" in Library work.
Entity <machine> compiled.
Entity <machine> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <machine> (Architecture <behavioral>).
Entity <machine> analyzed. Unit <machine> generated.

Analyzing Entity <datapath> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1071: Unconnected output port 'CO' of component 'ADD8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O5' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O6' of component 'BRLSHFT8_MXILINX_datapath'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1079: Unconnected output port 'O7' of component 'BRLSHFT8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_3_25" for instance <XLXI_3> in unit <datapath>.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/datapath.vhf" line 1100: Unconnected output port 'GT' of component 'COMPM8_MXILINX_datapath'.
    Set user-defined property "HU_SET =  XLXI_4_24" for instance <XLXI_4> in unit <datapath>.
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ADD8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_datapath>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_datapath>.
Entity <ADD8_MXILINX_datapath> analyzed. Unit <ADD8_MXILINX_datapath> generated.

Analyzing Entity <BRLSHFT8_MXILINX_datapath> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MO0_17" for instance <I_MO0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO1_18" for instance <I_MO1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO2_19" for instance <I_MO2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO3_20" for instance <I_MO3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO4_21" for instance <I_MO4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO5_22" for instance <I_MO5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO6_23" for instance <I_MO6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_MO7_15" for instance <I_MO7> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M01_12" for instance <I_M01> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M12_13" for instance <I_M12> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M23_14" for instance <I_M23> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M34_11" for instance <I_M34> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M45_8" for instance <I_M45> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M56_9" for instance <I_M56> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M67_10" for instance <I_M67> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_M70_16" for instance <I_M70> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O0_0" for instance <I_O0> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O1_1" for instance <I_O1> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O2_7" for instance <I_O2> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O3_6" for instance <I_O3> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O4_5" for instance <I_O4> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O5_4" for instance <I_O5> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O6_3" for instance <I_O6> in unit <BRLSHFT8_MXILINX_datapath>.
    Set user-defined property "HU_SET =  I_O7_2" for instance <I_O7> in unit <BRLSHFT8_MXILINX_datapath>.
Entity <BRLSHFT8_MXILINX_datapath> analyzed. Unit <BRLSHFT8_MXILINX_datapath> generated.

Analyzing Entity <M2_1_MXILINX_datapath> (Architecture <behavioral>).
Entity <M2_1_MXILINX_datapath> analyzed. Unit <M2_1_MXILINX_datapath> generated.

Analyzing Entity <COMPM8_MXILINX_datapath> (Architecture <behavioral>).
Entity <COMPM8_MXILINX_datapath> analyzed. Unit <COMPM8_MXILINX_datapath> generated.

Analyzing Entity <Mask5> (Architecture <behavioral>).
Entity <Mask5> analyzed. Unit <Mask5> generated.

Analyzing Entity <Mux3_5bus_v2> (Architecture <behavioral>).
Entity <Mux3_5bus_v2> analyzed. Unit <Mux3_5bus_v2> generated.

Analyzing Entity <Mux2_5bus> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <XLXI_2> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <XLXI_4> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_5_2" for instance <XLXI_5> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_6_3" for instance <XLXI_6> in unit <Mux2_5bus>.
    Set user-defined property "HU_SET =  XLXI_7_4" for instance <XLXI_7> in unit <Mux2_5bus>.
Entity <Mux2_5bus> analyzed. Unit <Mux2_5bus> generated.

Analyzing Entity <M2_1_MXILINX_Mux2_5bus> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Mux2_5bus> analyzed. Unit <M2_1_MXILINX_Mux2_5bus> generated.

Analyzing Entity <regs> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <GE_FLG> in unit <regs>.
    Set user-defined property "INIT =  0" for instance <OV_FLG> in unit <regs>.
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <Register5> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register5>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Register5>.
Entity <Register5> analyzed. Unit <Register5> generated.

Analyzing Entity <pcounter> (Architecture <behavioral>).
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_pcounter'.
WARNING:Xst:753 - "G:/xilinx/projects/lab4/pcounter.vhf" line 251: Unconnected output port 'TC' of component 'CB4CE_MXILINX_pcounter'.
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <pcounter>.
Entity <pcounter> analyzed. Unit <pcounter> generated.

Analyzing Entity <CB4CE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_pcounter>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_pcounter>.
Entity <CB4CE_MXILINX_pcounter> analyzed. Unit <CB4CE_MXILINX_pcounter> generated.

Analyzing Entity <FTCE_MXILINX_pcounter> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_pcounter>.
Entity <FTCE_MXILINX_pcounter> analyzed. Unit <FTCE_MXILINX_pcounter> generated.

Analyzing Entity <memory16x8> (Architecture <behavioral>).
    Set user-defined property "INIT =  1948" for instance <XLXI_1> in unit <memory16x8>.
    Set user-defined property "INIT =  1A94" for instance <XLXI_9> in unit <memory16x8>.
    Set user-defined property "INIT =  17B2" for instance <XLXI_14> in unit <memory16x8>.
    Set user-defined property "INIT =  0102" for instance <XLXI_15> in unit <memory16x8>.
    Set user-defined property "INIT =  0422" for instance <XLXI_16> in unit <memory16x8>.
    Set user-defined property "INIT =  0404" for instance <XLXI_18> in unit <memory16x8>.
    Set user-defined property "INIT =  0406" for instance <XLXI_19> in unit <memory16x8>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <memory16x8>.
Entity <memory16x8> analyzed. Unit <memory16x8> generated.

Analyzing Entity <truthtbl> (Architecture <behavioral>).
Entity <truthtbl> analyzed. Unit <truthtbl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FTCE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <FTCE_MXILINX_pcounter> synthesized.


Synthesizing Unit <CB4CE_MXILINX_pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <CB4CE_MXILINX_pcounter> synthesized.


Synthesizing Unit <Register5>.
    Related source file is "G:/xilinx/projects/lab4/register5.vhf".
Unit <Register5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <M2_1_MXILINX_Mux2_5bus> synthesized.


Synthesizing Unit <Mux2_5bus>.
    Related source file is "G:/xilinx/projects/lab4/Mux2_5bus.vhf".
Unit <Mux2_5bus> synthesized.


Synthesizing Unit <M2_1_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <M2_1_MXILINX_datapath> synthesized.


Synthesizing Unit <Mux3_5bus_v2>.
    Related source file is "G:/xilinx/projects/lab4/Mux3_5bus_v2.vhf".
Unit <Mux3_5bus_v2> synthesized.


Synthesizing Unit <Mask5>.
    Related source file is "G:/xilinx/projects/lab4/Mask5.vhf".
Unit <Mask5> synthesized.


Synthesizing Unit <COMPM8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <COMPM8_MXILINX_datapath> synthesized.


Synthesizing Unit <BRLSHFT8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
Unit <BRLSHFT8_MXILINX_datapath> synthesized.


Synthesizing Unit <ADD8_MXILINX_datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <ADD8_MXILINX_datapath> synthesized.


Synthesizing Unit <truthtbl>.
    Related source file is "G:/xilinx/projects/lab4/truthtbl.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <ov_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R3_en>.
    Found 1-bit 8-to-1 multiplexer for signal <clr>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_sel>.
    Found 1-bit 8-to-1 multiplexer for signal <ge_en>.
    Found 2-bit 8-to-1 multiplexer for signal <shf_of>.
    Found 1-bit 8-to-1 multiplexer for signal <R2_en>.
    Found 1-bit 8-to-1 multiplexer for signal <R1_en>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Summary:
	inferred  11 Multiplexer(s).
Unit <truthtbl> synthesized.


Synthesizing Unit <memory16x8>.
    Related source file is "G:/xilinx/projects/lab4/memory16x8.vhf".
Unit <memory16x8> synthesized.


Synthesizing Unit <pcounter>.
    Related source file is "G:/xilinx/projects/lab4/pcounter.vhf".
Unit <pcounter> synthesized.


Synthesizing Unit <regs>.
    Related source file is "G:/xilinx/projects/lab4/regs.vhf".
Unit <regs> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "G:/xilinx/projects/lab4/datapath.vhf".
WARNING:Xst:646 - Signal <S<7:5>> is assigned but never used.
Unit <datapath> synthesized.


Synthesizing Unit <machine>.
    Related source file is "G:/xilinx/projects/lab4/machine.vhf".
Unit <machine> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 9
 1-bit 8-to-1 multiplexer          : 7
 2-bit 8-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <datapath> ...

Optimizing unit <FTCE_MXILINX_pcounter> ...

Optimizing unit <ADD8_MXILINX_datapath> ...

Optimizing unit <COMPM8_MXILINX_datapath> ...

Optimizing unit <BRLSHFT8_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_datapath> ...

Optimizing unit <M2_1_MXILINX_Mux2_5bus> ...

Optimizing unit <CB4CE_MXILINX_pcounter> ...
Loading device for application Rf_Device from file '2v80.nph' in environment G:/xilinx/ise71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v80cs144-5 

 Number of Slices:                      22  out of    512     4%  
 Number of Slice Flip Flops:            21  out of   1024     2%  
 Number of 4 input LUTs:                19  out of   1024     1%  
 Number of bonded IOBs:                 32  out of     92    34%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.151ns (Maximum Frequency: 76.040MHz)
   Minimum input arrival time before clock: 1.596ns
   Maximum output required time after clock: 6.692ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd g:\xilinx\projects\lab4/_ngo -nt
timestamp -i -p xc2v80-cs144-5 machine.ngc machine.ngd 

Reading NGO file 'G:/xilinx/projects/lab4/machine.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "machine.ngd" ...

Writing NGDBUILD log file "machine.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2v80cs144-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:          19 out of   1,024    1%
  Number of 4 input LUTs:              51 out of   1,024    4%
Logic Distribution:
  Number of occupied Slices:           35 out of     512    6%
  Number of Slices containing only related logic:      35 out of      35  100%
  Number of Slices containing unrelated logic:          0 out of      35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             59 out of   1,024    5%
  Number used as logic:                51
  Number used as 16x1 ROMs:             8

  Number of bonded IOBs:               32 out of      92   34%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%

   Number of RPM macros:            5
Total equivalent gate count for design:  772
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  101 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "machine_map.mrp" for details.




Started process "Place & Route".




Constraints file: machine.pcf.
Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.425 Volts. (default - Range: 1.425 to 1.575 Volts)


Device speed data version:  "PRODUCTION 1.121 2005-02-23".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            32 out of 92     34%
      Number of LOCed IOBs             0 out of 32      0%

   Number of SLICEs                   35 out of 512     6%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98980b) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99b2bc) REAL time: 2 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 2 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 2 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 2 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 2 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 2 secs 

Writing design to file machine.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 298 unrouted;       REAL time: 2 secs 

Phase 2: 280 unrouted;       REAL time: 2 secs 

Phase 3: 85 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |     BUFGMUX1S| No   |   17 |  0.140     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file machine.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 15:12:13 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 




Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2v80.nph' in environment
G:/xilinx/ise71.
   "machine" is an NCD, version 3.1, device xc2v80, package cs144, speed -5

Analysis completed Wed Jun 01 15:12:15 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 

