Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 17:27:12 2018
| Host         : coelhopc running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_control/FSM_onehot_currstate_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.217        0.000                      0                  121        0.235        0.000                      0                  121        3.200        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.700}        7.400           135.135         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.217        0.000                      0                  121        0.235        0.000                      0                  121        3.200        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 3.239ns (47.296%)  route 3.609ns (52.704%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.668    11.409    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 3.311ns (48.378%)  route 3.533ns (51.622%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.801 r  inst_datapath/_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.442    10.243    inst_datapath/_inferred__0/i__carry__0_n_4
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.307    10.550 r  inst_datapath/RP[2]_i_1/O
                         net (fo=4, routed)           0.355    10.905    inst_control/FSM_onehot_currstate_reg[5]_0[2]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.029 r  inst_control/RC_reg_i_22/O
                         net (fo=1, routed)           0.376    11.404    inst_datapath/A[2]
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.239ns (47.451%)  route 3.587ns (52.549%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.645    11.386    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.239ns (47.451%)  route 3.587ns (52.549%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.645    11.386    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.239ns (47.451%)  route 3.587ns (52.549%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.645    11.386    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.239ns (47.451%)  route 3.587ns (52.549%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.645    11.386    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 3.239ns (47.582%)  route 3.568ns (52.418%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.626    11.367    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 3.239ns (47.582%)  route 3.568ns (52.418%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.626    11.367    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 3.239ns (47.775%)  route 3.541ns (52.225%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.599    11.340    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 inst_datapath/RQ00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RC_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.400ns  (sys_clk_pin rise@7.400ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 3.239ns (47.775%)  route 3.541ns (52.225%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 11.687 - 7.400 ) 
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.568     4.560    inst_datapath/CLK
    SLICE_X11Y7          FDRE                                         r  inst_datapath/RQ00_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.016 r  inst_datapath/RQ00_reg[0]/Q
                         net (fo=1, routed)           0.811     5.827    inst_datapath/RQ00[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  inst_datapath/RC_reg_i_34/O
                         net (fo=1, routed)           0.425     6.376    inst_datapath/RC_reg_i_34_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.013 r  inst_datapath/RC_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_datapath/RC_reg_i_26_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.336 r  inst_datapath/RC_reg_i_25/O[1]
                         net (fo=6, routed)           0.639     7.975    inst_control/O[1]
    SLICE_X13Y8          LUT4 (Prop_lut4_I0_O)        0.306     8.281 r  inst_control/i__carry_i_10/O
                         net (fo=1, routed)           0.154     8.435    inst_datapath/FSM_onehot_currstate_reg[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  inst_datapath/i__carry_i_1/O
                         net (fo=1, routed)           0.332     8.891    inst_datapath/i__carry_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.486 r  inst_datapath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.486    inst_datapath/_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.603 r  inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.859 r  inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=13, routed)          0.581    10.440    inst_datapath/RD_reg[10]_0[10]
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.301    10.741 r  inst_datapath/RC_reg_i_14/O
                         net (fo=20, routed)          0.599    11.340    inst_datapath/RC_reg_i_14_n_0
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.400     7.400 r  
    U4                                                0.000     7.400 r  clk (IN)
                         net (fo=0)                   0.000     7.400    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.796     8.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.538    11.687    inst_datapath/CLK
    DSP48_X0Y4           DSP48E1                                      r  inst_datapath/RC_reg/CLK
                         clock pessimism              0.336    12.023    
                         clock uncertainty           -0.035    11.987    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    11.625    inst_datapath/RC_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.452%)  route 0.182ns (46.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.182     1.726    inst_control/out[5]
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.771 r  inst_control/FSM_onehot_currstate[7]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inst_control/FSM_onehot_currstate[7]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_control/CLK
    SLICE_X10Y8          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[7]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     1.536    inst_control/FSM_onehot_currstate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.777%)  route 0.229ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X8Y8           FDSE                                         r  inst_control/FSM_onehot_currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDSE (Prop_fdse_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[0]/Q
                         net (fo=1, routed)           0.229     1.773    inst_control/FSM_onehot_currstate_reg_n_0_[0]
    SLICE_X10Y9          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_control/CLK
    SLICE_X10Y9          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[1]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.052     1.468    inst_control/FSM_onehot_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.841%)  route 0.281ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X14Y7          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[5]/Q
                         net (fo=34, routed)          0.281     1.825    inst_control/out[4]
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_control/CLK
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.052     1.468    inst_control/FSM_onehot_currstate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.250%)  route 0.329ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X10Y9          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[1]/Q
                         net (fo=52, routed)          0.329     1.873    inst_control/out[0]
    SLICE_X11Y8          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_control/CLK
    SLICE_X11Y8          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
                         clock pessimism             -0.499     1.396    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.072     1.468    inst_control/FSM_onehot_currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RP_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.373%)  route 0.253ns (60.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.253     1.797    inst_datapath/out[5]
    SLICE_X15Y7          FDRE                                         r  inst_datapath/RP_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_datapath/CLK
    SLICE_X15Y7          FDRE                                         r  inst_datapath/RP_reg[5]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X15Y7          FDRE (Hold_fdre_C_CE)       -0.039     1.377    inst_datapath/RP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RP_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.352%)  route 0.264ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.264     1.808    inst_datapath/out[5]
    SLICE_X15Y9          FDRE                                         r  inst_datapath/RP_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_datapath/CLK
    SLICE_X15Y9          FDRE                                         r  inst_datapath/RP_reg[7]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X15Y9          FDRE (Hold_fdre_C_CE)       -0.039     1.377    inst_datapath/RP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RP_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.352%)  route 0.264ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.264     1.808    inst_datapath/out[5]
    SLICE_X15Y9          FDRE                                         r  inst_datapath/RP_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_datapath/CLK
    SLICE_X15Y9          FDRE                                         r  inst_datapath/RP_reg[8]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X15Y9          FDRE (Hold_fdre_C_CE)       -0.039     1.377    inst_datapath/RP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RP_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.352%)  route 0.264ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X8Y8           FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.544 r  inst_control/FSM_onehot_currstate_reg[6]/Q
                         net (fo=18, routed)          0.264     1.808    inst_datapath/out[5]
    SLICE_X15Y9          FDRE                                         r  inst_datapath/RP_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     1.895    inst_datapath/CLK
    SLICE_X15Y9          FDRE                                         r  inst_datapath/RP_reg[9]/C
                         clock pessimism             -0.479     1.416    
    SLICE_X15Y9          FDRE (Hold_fdre_C_CE)       -0.039     1.377    inst_datapath/RP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.303%)  route 0.439ns (75.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X11Y8          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.521 r  inst_control/FSM_onehot_currstate_reg[2]/Q
                         net (fo=85, routed)          0.439     1.960    inst_control/out[1]
    SLICE_X8Y11          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_control/CLK
    SLICE_X8Y11          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[3]/C
                         clock pessimism             -0.479     1.415    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.088     1.503    inst_control/FSM_onehot_currstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Destination:            inst_datapath/RD_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.700ns period=7.400ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.790    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.380    inst_control/CLK
    SLICE_X11Y8          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.521 r  inst_control/FSM_onehot_currstate_reg[2]/Q
                         net (fo=85, routed)          0.343     1.865    inst_datapath/out[1]
    SLICE_X12Y10         FDRE                                         r  inst_datapath/RD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.032    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.061 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.894    inst_datapath/CLK
    SLICE_X12Y10         FDRE                                         r  inst_datapath/RD_reg[10]/C
                         clock pessimism             -0.479     1.415    
    SLICE_X12Y10         FDRE (Hold_fdre_C_CE)       -0.016     1.399    inst_datapath/RD_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.700 }
Period(ns):         7.400
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.400       3.516      DSP48_X0Y4     inst_datapath/RC_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         7.400       5.245      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         7.400       6.400      SLICE_X8Y8     inst_control/FSM_onehot_currstate_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X10Y9    inst_control/FSM_onehot_currstate_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X11Y8    inst_control/FSM_onehot_currstate_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X8Y11    inst_control/FSM_onehot_currstate_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X10Y8    inst_control/FSM_onehot_currstate_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X14Y7    inst_control/FSM_onehot_currstate_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X8Y8     inst_control/FSM_onehot_currstate_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.400       6.400      SLICE_X10Y8    inst_control/FSM_onehot_currstate_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X8Y16    inst_datapath/RQ10_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X8Y16    inst_datapath/RQ10_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X14Y17   inst_datapath/Rx0_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X14Y17   inst_datapath/Rx0_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X14Y17   inst_datapath/Rx0_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X14Y17   inst_datapath/Rx0_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X15Y18   inst_datapath/Rx0_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X15Y18   inst_datapath/Rx0_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X8Y11    inst_control/FSM_onehot_currstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X12Y10   inst_datapath/RD_reg[10]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         3.700       3.200      SLICE_X8Y8     inst_control/FSM_onehot_currstate_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X10Y9    inst_control/FSM_onehot_currstate_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X11Y8    inst_control/FSM_onehot_currstate_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X10Y8    inst_control/FSM_onehot_currstate_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X14Y7    inst_control/FSM_onehot_currstate_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X8Y8     inst_control/FSM_onehot_currstate_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X10Y8    inst_control/FSM_onehot_currstate_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X15Y8    inst_datapath/RD_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X15Y8    inst_datapath/RD_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.700       3.200      SLICE_X13Y8    inst_datapath/RD_reg[2]/C



