

Implementation tool: Xilinx Vivado v.2019.1.3
Project:             FFT_test_3
Solution:            Pipeline_unroll
Device target:       xc7z010-clg400-1
Report date:         Tue Nov 10 10:22:32 -0600 2020

#=== Post-Implementation Resource usage ===
SLICE:         1007
LUT:           2341
FF:            2632
DSP:             30
BRAM:             2
SRL:             38
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
CP achieved post-implementation:    8.779
Timing met
