
---------- Begin Simulation Statistics ----------
final_tick                               155670149000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694752                       # Number of bytes of host memory used
host_op_rate                                   167812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   597.08                       # Real time elapsed on the host
host_tick_rate                              260720806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.155670                       # Number of seconds simulated
sim_ticks                                155670149000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615960                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095607                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728216                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478335                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.556701                       # CPI: cycles per instruction
system.cpu.discardedOps                        190761                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610625                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403260                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001576                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23487044                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.642384                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        155670149                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132183105                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       472036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       945512                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            375                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48820                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27684                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79252                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20283520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20283520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109645                       # Request fanout histogram
system.membus.respLayer1.occupancy         1023330500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           576709000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            255560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       486184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           217918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          217917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1418148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1418989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    116533888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              116587776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76879                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6248960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           550357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 549898     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    459      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             550357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2694972000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2365289995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               363813                       # number of demand (read+write) hits
system.l2.demand_hits::total                   363828                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              363813                       # number of overall hits
system.l2.overall_hits::total                  363828                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109245                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109650                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            109245                       # number of overall misses
system.l2.overall_misses::total                109650                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11899923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11942754000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42831000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11899923000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11942754000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           473058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               473478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          473058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              473478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.230934                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231584                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.230934                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231584                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105755.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108928.765619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108917.045144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105755.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108928.765619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108917.045144                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48820                       # number of writebacks
system.l2.writebacks::total                     48820                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109645                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109645                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9714686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9749417000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9714686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9749417000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.230923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.230923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231574                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85755.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88929.751007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88918.026358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85755.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88929.751007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88918.026358                       # average overall mshr miss latency
system.l2.replacements                          76879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       437364                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           437364                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       437364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       437364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            138666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138666                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8799700000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8799700000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        217918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            217918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.363678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.363678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111034.421844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111034.421844                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7214660000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7214660000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.363678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.363678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91034.421844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91034.421844                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42831000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42831000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105755.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105755.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85755.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85755.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        225147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            225147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3100223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3100223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103364.885140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103364.885140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2500026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2500026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83367.547019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83367.547019                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31943.961064                       # Cycle average of tags in use
system.l2.tags.total_refs                      945425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.622443                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.732381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        57.096294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31886.132389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974852                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32547                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2000507                       # Number of tag accesses
system.l2.tags.data_accesses                  2000507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13982720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14034560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6248960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6248960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48820                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48820                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            333012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89822744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90155756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       333012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           333012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40142314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40142314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40142314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           333012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89822744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130298070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039701684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91816                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48820                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3566573250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7677660750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16266.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35016.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   183878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82966                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97640                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    405.307752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.774266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.160076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1480      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27326     54.61%     57.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2765      5.53%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2768      5.53%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          997      1.99%     70.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1112      2.22%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          660      1.32%     74.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          695      1.39%     75.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12234     24.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50037                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.086604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.306294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.101372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5892     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           12      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            6      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5912                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.512686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.484955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4441     75.12%     75.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              168      2.84%     77.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1226     20.74%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.08%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.54%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5912                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14032512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6247872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14034560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6248960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        90.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  155624571000                       # Total gap between requests
system.mem_ctrls.avgGap                     982075.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13980672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6247872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 333011.822324394365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 89809588.349529996514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40135324.852807842195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97640                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25841000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7651819750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3629116132000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31902.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35022.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37168334.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            180020820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             95683335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           784971600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          255430260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12287882880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21930234150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41309772000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76843995045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.633465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107154547750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5197920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43317681250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177243360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94207080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           780530520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          254161800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12287882880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21461503770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41704492320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76760021730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.094034                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108184528250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5197920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42287700750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050550                       # number of overall hits
system.cpu.icache.overall_hits::total         8050550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45280000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45280000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45280000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45280000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050970                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050970                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050970                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050970                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107809.523810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107809.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107809.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107809.523810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44440000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44440000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105809.523810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105809.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105809.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105809.523810                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45280000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45280000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107809.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107809.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105809.523810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105809.523810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.587474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19168.976190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.587474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.345300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.345300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.409180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32204300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32204300                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51554159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51554159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51554757                       # number of overall hits
system.cpu.dcache.overall_hits::total        51554757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       500039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         500039                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       507860                       # number of overall misses
system.cpu.dcache.overall_misses::total        507860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24494504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24494504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24494504000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24494504000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062617                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062617                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009606                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009606                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009755                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48985.187155                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48985.187155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48230.819517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48230.819517                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       437364                       # number of writebacks
system.cpu.dcache.writebacks::total            437364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30936                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       469103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       469103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       473058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       473058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20635653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20635653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20990713000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20990713000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43989.599299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43989.599299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44372.387741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44372.387741                       # average overall mshr miss latency
system.cpu.dcache.replacements                 472033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40851106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40851106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8889282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8889282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35135.501976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35135.501976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       251185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       251185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8267303000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8267303000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32913.203416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32913.203416                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10703053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10703053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       247039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       247039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15605222000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15605222000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022560                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022560                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63169.062375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63169.062375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       217918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       217918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12368350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12368350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56756.899384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56756.899384                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    355060000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    355060000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89774.968394                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89774.968394                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.754884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            473057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.982285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.754884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208723829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208723829                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 155670149000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
