--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MIPS.twx MIPS.ncd -o MIPS.twr MIPS.pcf -ucf
MIPS_UCF_FILE.ucf

Design file:              MIPS.ncd
Physical constraint file: MIPS.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Input_Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.734ns.
--------------------------------------------------------------------------------

Paths for end point CG/Counter_0 (SLICE_X35Y82.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_3 (FF)
  Destination:          CG/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_3 to CG/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.XQ      Tcko                  0.592   CG/Counter<3>
                                                       CG/Counter_3
    SLICE_X35Y83.F2      net (fanout=4)        1.819   CG/Counter<3>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X35Y82.SR      net (fanout=4)        0.388   CG/Output_Clk_cmp_eq0000
    SLICE_X35Y82.CLK     Tsrck                 0.910   CG/Counter<0>
                                                       CG/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (2.527ns logic, 2.207ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_1 (FF)
  Destination:          CG/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_1 to CG/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.YQ      Tcko                  0.587   CG/Counter<0>
                                                       CG/Counter_1
    SLICE_X35Y83.F1      net (fanout=6)        0.812   CG/Counter<1>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X35Y82.SR      net (fanout=4)        0.388   CG/Output_Clk_cmp_eq0000
    SLICE_X35Y82.CLK     Tsrck                 0.910   CG/Counter<0>
                                                       CG/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (2.522ns logic, 1.200ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_0 (FF)
  Destination:          CG/Counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_0 to CG/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.XQ      Tcko                  0.591   CG/Counter<0>
                                                       CG/Counter_0
    SLICE_X35Y83.F3      net (fanout=7)        0.760   CG/Counter<0>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X35Y82.SR      net (fanout=4)        0.388   CG/Output_Clk_cmp_eq0000
    SLICE_X35Y82.CLK     Tsrck                 0.910   CG/Counter<0>
                                                       CG/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (2.526ns logic, 1.148ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point CG/Counter_1 (SLICE_X35Y82.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_3 (FF)
  Destination:          CG/Counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_3 to CG/Counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.XQ      Tcko                  0.592   CG/Counter<3>
                                                       CG/Counter_3
    SLICE_X35Y83.F2      net (fanout=4)        1.819   CG/Counter<3>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X35Y82.SR      net (fanout=4)        0.388   CG/Output_Clk_cmp_eq0000
    SLICE_X35Y82.CLK     Tsrck                 0.910   CG/Counter<0>
                                                       CG/Counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (2.527ns logic, 2.207ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_1 (FF)
  Destination:          CG/Counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_1 to CG/Counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.YQ      Tcko                  0.587   CG/Counter<0>
                                                       CG/Counter_1
    SLICE_X35Y83.F1      net (fanout=6)        0.812   CG/Counter<1>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X35Y82.SR      net (fanout=4)        0.388   CG/Output_Clk_cmp_eq0000
    SLICE_X35Y82.CLK     Tsrck                 0.910   CG/Counter<0>
                                                       CG/Counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (2.522ns logic, 1.200ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_0 (FF)
  Destination:          CG/Counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_0 to CG/Counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.XQ      Tcko                  0.591   CG/Counter<0>
                                                       CG/Counter_0
    SLICE_X35Y83.F3      net (fanout=7)        0.760   CG/Counter<0>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X35Y82.SR      net (fanout=4)        0.388   CG/Output_Clk_cmp_eq0000
    SLICE_X35Y82.CLK     Tsrck                 0.910   CG/Counter<0>
                                                       CG/Counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (2.526ns logic, 1.148ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point CG/Counter_4 (SLICE_X34Y83.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_3 (FF)
  Destination:          CG/Counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_3 to CG/Counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.XQ      Tcko                  0.592   CG/Counter<3>
                                                       CG/Counter_3
    SLICE_X35Y83.F2      net (fanout=4)        1.819   CG/Counter<3>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X34Y83.SR      net (fanout=4)        0.311   CG/Output_Clk_cmp_eq0000
    SLICE_X34Y83.CLK     Tsrck                 0.910   CG/Counter<4>
                                                       CG/Counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (2.527ns logic, 2.130ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_1 (FF)
  Destination:          CG/Counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_1 to CG/Counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.YQ      Tcko                  0.587   CG/Counter<0>
                                                       CG/Counter_1
    SLICE_X35Y83.F1      net (fanout=6)        0.812   CG/Counter<1>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X34Y83.SR      net (fanout=4)        0.311   CG/Output_Clk_cmp_eq0000
    SLICE_X34Y83.CLK     Tsrck                 0.910   CG/Counter<4>
                                                       CG/Counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (2.522ns logic, 1.123ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CG/Counter_0 (FF)
  Destination:          CG/Counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 0.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CG/Counter_0 to CG/Counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.XQ      Tcko                  0.591   CG/Counter<0>
                                                       CG/Counter_0
    SLICE_X35Y83.F3      net (fanout=7)        0.760   CG/Counter<0>
    SLICE_X35Y83.X       Tif5x                 1.025   CG/Output_Clk_cmp_eq0000
                                                       CG/Output_Clk_cmp_eq00001
                                                       CG/Output_Clk_cmp_eq0000_f5
    SLICE_X34Y83.SR      net (fanout=4)        0.311   CG/Output_Clk_cmp_eq0000
    SLICE_X34Y83.CLK     Tsrck                 0.910   CG/Counter<4>
                                                       CG/Counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (2.526ns logic, 1.071ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Input_Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CG/Output_Clk (SLICE_X34Y81.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CG/Output_Clk (FF)
  Destination:          CG/Output_Clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 20.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CG/Output_Clk to CG/Output_Clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.YQ      Tcko                  0.522   CG/Output_Clk1
                                                       CG/Output_Clk
    SLICE_X34Y81.BY      net (fanout=10)       0.421   CG/Output_Clk1
    SLICE_X34Y81.CLK     Tckdi       (-Th)    -0.152   CG/Output_Clk1
                                                       CG/Output_Clk
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.674ns logic, 0.421ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point CG/Counter_0 (SLICE_X35Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CG/Counter_0 (FF)
  Destination:          CG/Counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 20.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CG/Counter_0 to CG/Counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.XQ      Tcko                  0.473   CG/Counter<0>
                                                       CG/Counter_0
    SLICE_X35Y82.BX      net (fanout=7)        0.908   CG/Counter<0>
    SLICE_X35Y82.CLK     Tckdi       (-Th)    -0.093   CG/Counter<0>
                                                       CG/Counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.566ns logic, 0.908ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point CG/Counter_3 (SLICE_X34Y82.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CG/Counter_1 (FF)
  Destination:          CG/Counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Input_Clk_BUFGP rising at 20.000ns
  Destination Clock:    Input_Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CG/Counter_1 to CG/Counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.YQ      Tcko                  0.470   CG/Counter<0>
                                                       CG/Counter_1
    SLICE_X34Y82.F4      net (fanout=6)        0.543   CG/Counter<1>
    SLICE_X34Y82.CLK     Tckf        (-Th)    -0.560   CG/Counter<3>
                                                       CG/Mcount_Counter_xor<3>12
                                                       CG/Counter_3
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (1.030ns logic, 0.543ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Input_Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: CG/Counter<4>/CLK
  Logical resource: CG/Counter_4/CK
  Location pin: SLICE_X34Y83.CLK
  Clock network: Input_Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: CG/Counter<4>/CLK
  Logical resource: CG/Counter_4/CK
  Location pin: SLICE_X34Y83.CLK
  Clock network: Input_Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: CG/Counter<4>/CLK
  Logical resource: CG/Counter_4/CK
  Location pin: SLICE_X34Y83.CLK
  Clock network: Input_Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Input_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Input_Clk      |    4.734|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 50 paths, 0 nets, and 34 connections

Design statistics:
   Minimum period:   4.734ns{1}   (Maximum frequency: 211.238MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 02 17:37:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



