[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of ES8388 production of EVEREST SEMICONDUCTOR from the text: \nLow Power Stereo Audio CODEC \nWith Headphone Amplifier  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 1 ES8388  \n \nGENERAL DESCRIPTION   FEATURES  \n \nES8388 is a high performance, low \npower and low cost audio CODEC. \nIt consists of 2 -ch ADC, 2 -ch DAC, \nmicrophone amplifier, headphone amplifier, digital sound effects, and analog mixing and gain functions.  \n \nThe device uses advanced multi -bit \ndelta- sigma modulation technique \nto convert data between digital and analog. The multi- bit delta -sigma \nmodulator s make the device with \nlow sensitivity to clock jitter and low \nout of band noise.  \n    ADC  \n• 24-bit, 8 kHz to 96 kHz sampling fre quency  \n• 95 dB dynamic range, 95 dB signal to noise ratio, \n-85 dB THD+N  \n• Stereo or mono microphone interface with \nmicrophone amplifier  \n• Auto level control and noise gate  \n• 2-to-1 analog input selection \n• Various analog input mixing and gains  \nDAC  \n• 24-bit, 8 kHz to 9 6 kHz sampling frequency  \n• 96 dB dynamic range, 96 dB signal to noise ratio, \n-83 dB THD+N  \n• 40 mW headphone amplifier, pop noise free  \n• Headphone capless mode  \n• Stereo enhancement  \n• Bass and Treble  \n• Various analog output mixing and gains  \nLow Power  \n• 1.8V to 3.3V operat ion \n• 7 mW playback; 16 mW playback and record  \nSystem  \n• I\n2C or SPI uC interface  \n• 256Fs, 384Fs, USB 12 MHz or 24 MHz  \n• Master or slave serial port  \n• I2S, Left Justified, DSP/PCM Mode  \n \nAPPLICATIONS   ORDERING INFORMATION  \n \n• MID \n• MP3, MP4, PMP \n• Wireless audio \n• Digital camera, camcorder  \n• GPS \n• Bluetooth  \n• Portable audio devices    \nES8388 -40°C ~ +85 °C \nQFN -28 \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 2  \n1 BLOCK DIAGRAM  ................................ ................................ ................................ .............  4 \n2 28-PIN QFN AND PIN DESC RIPTIONS ................................ ................................ ............  5 \n3 TYPICAL APPLICATION CIRCUIT  ................................ ................................ ....................  7 \n4 CLOCK MODES AND SAMPLING FREQUENCIES ................................ .........................  7 \n5 MICRO -CONTROLLER CONFIGURA TION INTERFACE  ................................ .................  9 \n5.1 SPI ..................................................................................................................................... 9 \n5.2 2-wire .............................................................................................................................. 10 \n6 CONFIGURATION REGIST ER DEFINITION  ................................ ................................ ... 11 \n6.1 Chip Control and Power Management ............................................................................ 13 \n6.1.1  Register 0 –  Chip Control 1, Default 0000 01 10 .............................................. 13 \n6.1.2  Register 1 –  Chip Control 2, Default 0101 1100  .............................................. 13 \n6.1.3  Register 2 –  Chip Power Management, Default 1100 0011  ........................... 14 \n6.1.4  Register 3 –  ADC Power Management, Default 1111 1100  ............................ 14 \n6.1.5  Register 4 –  DAC Power Management, Default 1100 0000 ........................... 15 \n6.1.6  Register 5 –  Chip Low Power 1, Default 0000 0000  ....................................... 15 \n6.1.7  Register 6 –  Chip Low Power 2, Default 0000 0000  ....................................... 15 \n6.1.8  Register 7 –  Analog Voltage Management, Default 0111 1100  ..................... 15 \n6.1.9  Register 8 –  Master Mode Control, Default 1000 0000  .................................. 16 \n6.2 ADC Control  ................................................................................................................... 16 \n6.2.1  Register 9 –  ADC Control 1, Default 0000 0000  .............................................. 16 \n6.2.2  Register 10 –  ADC Control  2, Default 0000 0000  ............................................ 17 \n6.2.3  Register 11 – ADC Control 3, Default 0000 0010  ............................................ 17 \n6.2.4  Register 12 –  ADC Control 4, Default 0000 0000  ............................................ 18 \n6.2.5  Register 13 –  ADC Control 5, Default 0000 0110  ............................................ 18 \n6.2.6  Register 14 –  ADC Control 6, Default 0011 0000  ............................................ 19 \n6.2.7  Register 15 –  ADC Control 7, Default 0010 0000  ............................................ 19 \n6.2.8  Register 16 –  ADC Control 8, Default 1100 0000  ............................................ 19 \n6.2.9  Register 17 –  ADC Control 9, Default 1100 0000  ............................................ 20 \n6.2.10  Register 18 –  ADC Control 10, Default 0011 1000  .......................................... 20 \n6.2.11  Register 19 –  ADC Control 11, Default 1011 0000  .......................................... 20 \n6.2.12  Register 20 –  ADC Control 12, Default 0011 0010  .......................................... 21 \n6.2.13  Register 21 –  ADC Control 13, Default 0000 0110  .......................................... 22 \n6.2.14  Register 22 –  ADC Control 14, Default 0000 0000  ......................................... 22 \n6.3 DAC Control  ................................................................................................................... 22 \n6.3.1  Register 23 –  DAC Control 1, Default 0000 0000  ........................................... 22 \n6.3.2  Register 24 –  DAC Control 2, Default 0000 0110  ............................................ 23 \n6.3.3  Register 25 –  DAC Control 3, Default 0010 0010  ........................................... 23 \n6.3.4  Register 26 –  DAC Control 4, Default 1100 0000  ............................................ 24 \n6.3.5  Register 27 –  DAC Control 5, Default 1100 0000  ............................................ 24 \n6.3.6  Register 28 –  DAC Control 6, Default 0000 1000  ........................................... 24 \n6.3.7 Register 29 –  DAC Control 7, Default 0000 0000  ........................................... 24 \n6.3.8  Register 30 –  DAC Control 8, Default 0001 1111  ............................................ 25 \n6.3.9  Register 31 –  DAC Control 9, Default 1111 0111  ............................................. 25 \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 3 6.3.10  Register 32 –  DAC Control 10, Default 1111 1101  .......................................... 25 \n6.3.11  Register 33 –  DAC Control 11, Def ault 1111 1111  ........................................... 25 \n6.3.12  Register 34 –  DAC Control 12, Default 0001 1111  .......................................... 25 \n6.3.13  Register 35 –  DAC Control 13, Default 1111 0111  ........................................... 25 \n6.3.14  Register 36 –  DAC Control 14, Default 1111 1101  .......................................... 25 \n6.3.15  Register 37 –  DAC Control 15, Default 1111 1111  ........................................... 26 \n6.3.16  Register 38 –  DAC Control 16, Default 0000 0000  ......................................... 26 \n6.3.17  Register 39 –  DAC Control 17, Default 0011 1000  .......................................... 26 \n6.3.18  Register 40 –  DAC Control 18, Default 0010 1000  ......................................... 26 \n6.3.19  Register 41 –  DAC Control 19, Default 0010 1000  ......................................... 26 \n6.3.20  Register 42 –  DAC Control 20, Default 0011 1000  .......................................... 26 \n6.3.21  Register 43 –  DAC Control 21, Default 0000 0000  ......................................... 27 \n6.3.22  Register 44 –  DAC Control 22, Default 0000 0000  ......................................... 27 \n6.3.23  Register 45 –  DAC Control 23, Default 0000 0000  ......................................... 27 \n6.3.24  Register 46 – DAC Control 24, Default 0000 0000  ......................................... 27 \n6.3.25  Register 47 –  DAC Control 25, Default 0000 0000  ......................................... 28 \n6.3.26  Register 48 –  DAC Control  26, Default 0000 0000  ......................................... 28 \n6.3.27  Register 49 –  DAC Control 27, Default 0000 0000  ......................................... 28 \n6.3.28  Register 50 –  DAC Control 28, Default 0000 0000  ......................................... 29 \n6.3.29  Register 51 –  DAC Control 29, Default 1010 1010  ......................................... 29 \n6.3.30  Register 52 –  DAC Control 30, Default 1010 1010  ......................................... 29 \n7 Digital Audio Interface  ................................ ................................ ................................ ...... 29 \n8 ELECTRICAL CHARACTER ISTICS ................................ ................................ ................  30 \n8.1 Absolute Ma ximum Ratings  ........................................................................................... 30 \n8.2 Recommended Operating Conditions  ............................................................................. 31 \n8.3 ADC Analog and Filter Characteristics and Specifications  ............................................ 31 \n8.4 DAC Analog and Filter Characteristics and Specifications  ............................................ 31 \n8.5 Power Consumption Characteristics  ............................................................................... 32 \n8.6 Serial Audio Port Switching Specifications  .................................................................... 32 \n8.7 Serial Control Port Switching Specifications  .................................................................. 34 \n9 PACK AGE INFORMATION (UNI T: MM)  ................................ ................................ ..........  35 \n10 CORPOARATION INFORMA TION  ................................ ................................ ..............  36 \n11 IMPORTANT NOTICE AND  DISCLAIMER  ................................ ................................ .. 36 \n \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 4 1 BLOCK DIAGRAM  \n \n                                         \nmic amp  \nADC mux \nALC LIN mux \nLIN1  \nmicL \nmicL+micR  LIN2  \nSE DAC DACL  \nmic amp  \nADC mux \nALC RIN mux \nRIN1  \nmicR  \nmicL+micR  \nSE DAC DACR  mixL  + LIN \nDACL  \nmixR  + RIN \nDACR  mixL  \nmixR  LOUT1  \nROUT1  \nmixL  \nmixR  LOUT2  \nROUT2  DVDD PVDD DGND  AVDD AGND HPVDD HPGND   ADCVREF VREF VMID  \nMCLK  Clock Manager  uC Interface  \nCE CCLK CDATA  Serial Audio Data \n LRCK ASDOUT       DSDIN SCLK  mux \nRIN1  \nRIN2  \nLIN1- RIN1  \nLIN2- RIN2  mux \nLIN1  \nLIN2  \nLIN1- RIN1  \nLIN2- RIN2  \nRIN2  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 5 2 28-PIN QFN AND PIN DESCRIP TIONS  \n \n                                  \nCCLK  \nCDATA  \nCE \nNC \nLIN1  \nRIN1  \nLIN2  \nRIN2  \nVMID  \nADCVREF  \nAGND  \nAVDD  \nHPVD D \nLOUT2  ASDOUT  \nNC \nVREF  \nROUT1  \nLOUT1  \nHPGND  \nROUT2  MCLK  \nDVDD  \nPVDD  \nDGND  \nSCLK  \nDSDIN  \nLRCK  \n8 \n9 \n10 \n11 \n12 13 14 21 20 19 \n18 \n17 16 15 28 27 \n26 \n25 24 23 \n22 \n1 2 3 \n4 \n5 6 7 \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 6 ES8388 is pin and size compatible to WM8988.  \n \nPIN NAME  I/O DESCRIPTION  \n1 MCLK  I Master clock  \n2 DVDD Supply  Digital core supply  \n3 PVDD  Supply  Digital IO supply  \n4 DGND  Supply  Digital ground (return path for both DVDD and PVDD) \n5 SCLK I/O Audio data bit clock  \n6 DSDIN  I DAC audio data  \n7 LRCK  I/O Audio data left and right clock  \n8 ASDO UT O ADC audio data  \n9 NC  No connect  \n10 VREF  O Decoupling capacitor  \n11 ROUT1  O Right output  1 (line or speaker/ headphon e) \n12 LOUT 1 O Left output  1 (line or speaker/ headphone)  \n13 HPGND  Supply  Ground for analog output drivers (LOUT1/2, ROUT1/2)  \n14 ROUT2  O Right output  2 (line or speaker/ headphone)  \n15 LOUT2  O Left output  2 (line or speaker/ headphone)  \n16 HPVDD  Supply  Supply for analog output drivers (LOUT1/2, ROUT1/2)  \n17 AVDD  Supply  Analog supply  \n18 AGND  Supply  Analog ground \n19 ADC VREF  O Decoupling capacitor  \n20 VMID  O Decoupling capacitor  \n21 RIN2  AI Right channel input  2 \n22 LIN2  I Left channel input  2 \n23 RIN1  I Right channel input  1 \n24 LIN1  I Left channel input  1 \n25 NC  No connect  \n26 CE I Control select or device address selection  \n27 CDATA  I/O Control data input  or output  \n28 CCLK  I Control clock input  \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 7 3 TYPICAL APPLICATION CIRCUIT  \n \n4 CLOCK MODES AND SAMP LING FRE QUENCIES  \nAccording to the input serial audio data sampling frequency, the device can \nwork in two speed modes: single speed or double speed. The ranges of the sampling frequency in these two modes are listed in Table 1. The device can work either in master clock mode or slave clock mode.  \n In slave mode, LRCK and SCLK are supplied externally. LRCK and SCLK  \nmust be synchronously derived from the system clock with specific rates. The device can auto detect MCLK/LRCK ratio according to Table 1.  The device \nonly support s the MCLK/LRCK ratios listed in Table 1. The LRCK/SCLK ratio is \nnormally 64.  \n \nTable 1 Slave Mode Sampling Frequencies and MCLK/LRCK Ratio  \nSpeed Mode  Sampling Frequency  MCLK /LRCK Ratio  \nSingle Speed  8kHz – 50kHz  256, 384, 512, 768, 1024  \nDouble Speed 50kHz – 100kHz  128, 192, 256, 384, 512  \n In master mode, LRCK and SCLK are derived internally from MCLK. The available MCLK/LRCK ratios and SCLK/LRCK ratios are listed in Table 2.  \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 8 Table 2 Master Mode Sampling Frequencies and MCLK/LRCK Ratio  \nMCLK  \nCLKDIV2=0  MCLK  \nCLKDIV2=1  ADC Sample Rate  \n(ALRCK)  ADCFsRatio  \n[4:0]  DAC Sample Rate  \n(DLRCK)  DACFsRatio  \n[4:0]  SCLK  \nRatio  \nNormal Mode  \n12.288 MHz  24.576MHz  8 kHz (MCLK/1536)  01010  8 kHz (MCLK/1536)  01010  MCLK/6  \n8 kHz (MCLK/1536)  01010  48 kHz (MCLK/256)  00010  MCLK /4 \n12 kHz (MCLK/1024)  00111  12 kHz (MCLK/1024)  00111  MCLK/4  \n16 kHz (MCLK/768)  00110  16 kHz (MCLK/768)  00110  MCLK/6  \n24 kHz (MCLK/512)  00100  24 kHz (MCLK/512)  00100  MCLK/4  \n32 kHz (MCLK/384)  00011  32 kHz (MCLK/384)  00011  MCLK/6  \n48 kHz (MCLK/256)  00010  8 kHz (MCLK/1536)  01010  MCLK/4  \n48 kHz (MCLK/256)  00010  48 kHz (MCLK/256)  00010  MCLK/4  \n96 kHz (MCLK/128)  00000  96 kHz (MCLK/128)  00000  MCLK/2  \n11.2896 MHz  22.5792MHz  8.0182 kHz (MCLK/1408)  01001  8.0182 kHz (MCLK/1408)  01001  MCLK/4  \n8.0182 kHz (MCLK/1408)  01001  44.1 kHz (MCLK/256)  00010  MCLK/4  \n11.025 kHz (MCLK/1024)  00111  11.025 kHz (MCLK/1024)  00111  MCLK/4  \n22.05 kHz (MCLK/512)  00100  22.05 kHz (MCLK/512)  00100  MCLK/4  \n44.1 kHz (MCLK/256)  00010  8.0182 kHz (MCLK/1408)  01001  MCLK/4  \n44.1 kHz (MCLK/256)  00010  44.1 kHz (MCLK/256)  00010  MCLK/4  \n88.2 kHz (MCLK/128)  00000  88.2 kHz (MCLK/128)  00000  MCLK/2  \n18.432 MHz  36.864MHz  8 kHz (MCLK/2304)  01100  8 kHz (MCLK/2304)  01100  MCLK/6  \n8 kHz (MCLK/2304)  01100  48 kHz (MCLK/384)  00011  MCLK/6  \n12 kHz (MCLK/1536)  01010  12 kHz (MCLK/1536)  01010  MCLK/6  \n16 kHz (MCLK/1152)  01000  16 kHz (MCLK/1152)  01000  MCLK/6  \n24 kHz (MCLK/768)  00110  24 kHz (MCLK/768)  00110  MCLK/6  \n32 kHz (MCLK/576)  00101  32 kHz (MCLK/576)  00101  MCLK/6  \n48 kHz (MCLK/384)  00011  8 kHz (MCLK/2304)  01100  MCLK/6  \n48 kHz (MCLK/384)  00011  48 kHz (MCLK/384)  00011  MCLK/6  \n96 kHz (MCLK/192)  00001  96 kHz (MCLK/192)  00001  MCLK/3  \n16.9344 MHz  33.8688MHz  8.0182 kHz (MCLK/2112)  01011  8.0182 kHz (MCLK/2112)  01011  MCLK/6  \n8.0182 kHz (M CLK/2112)  01011  44.1 kHz (MCLK/384)  00011  MCLK/6  \n11.025 kHz (MCLK/1536)  01010  11.025 kHz (MCLK/1536)  01010  MCLK/6  \n22.05 kHz (MCLK/768)  00110  22.05 kHz (MCLK/768)  00110  MCLK/6  \n44.1 kHz (MCLK/384)  00011  8.0182 kHz (MCLK/2112)  01011  MCLK/6  \n44.1 kHz (MCLK/384)  00011  44.1 kHz (MCLK/384)  00011  MCLK/6  \n88.2 kHz (MCLK/192)  00001  88.2 kHz (MCLK/192)  00001  MCLK/3  \nUSB Mode  \n12 MHz  24MHz  8 kHz (MCLK/1500)  11011  8 kHz (MCLK/1500)  11011  MCLK  \n8 kHz (MCLK/1500)  11011  48 kHz (MCLK/250)  10010  MCLK  \n8.0214 kHz (MCLK/1496)  11010  8.0214 kHz (MCLK/1496)  11010  MCLK  \n8.0214 kHz (MCLK/1496)  11010  44.118 kHz (MCLK/272)  10011  MCLK  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 9 11.0259 kHz \n(MCLK/1088)  11001  11.0259 kHz \n(MCLK/1088)  11001  MCLK  \n12 kHz (MCLK/1000)  11000  12 kHz (MCLK/1000)  11000  MCLK  \n16 kHz (MCLK/750)  10111  16 kHz (MCLK/750)  10111  MCLK  \n22.0588 kHz (MCLK/544)  10110  22.0588 kHz (MCLK/544)  10110  MCLK  \n24 kHz (MCLK/500)  10101  24 kHz (MCLK/500)  10101  MCLK  \n32 kHz (MCLK/375)  10100*  32 kHz (MCLK/375)  10100*  MCLK  \n44.118 kHz (MCLK/272)  10011  8.0214 kHz (MCLK/1496)  11010  MCLK  \n44.118 kHz (MCLK/272)  10011  44.118 kHz (MCLK/272)  10011  MCLK  \n48 kHz (MCLK/250)  10010  8 kHz (MCLK/1500)  11011  MCLK  \n48 kHz (MCLK/250)  10010  48 kHz (MCLK/250)  10010  MCLK  \n88.235 kHz (MCLK/136)  10001  88.235 kHz ( MCLK/136)  10001  MCLK  \n96 kHz (MCLK/125)  10000  96 kHz (MCLK/125)  10000  MCLK  \n \n5 MICRO- CONTROLLER CONFIGURA TION INTERFACE  \nThe device supports standard SPI and 2- wire micro -controller configuration \ninterface. External micro -controller can completely configure the device \nthrough writing to internal configuration registers. Please see section 8 for the \ndetails of configuration register definition.  \n The identical device pins are used to configure either SPI or 2-wire interface. In \nSPI mode, pin CE, CCLK and CDATA  function as SPI_CSn, SPI_CLK and \nSPI_DIN. In 2 -wire mode, pin CE, CCLK and CDATA  function as AD0, SCL and \nSDA.  To select SPI mode, apply high to low transition signal to CE pin . \nOtherwise the device will operate in 2- wire interface mode.  \n5.1 SPI \nES8388 has  a SPI (Serial Peripheral Interface) compliant synchronous serial \nslave controller  inside the chip. It provides the ability to allow the external \nmaster SPI controller to access the internal registers, and thus control the operations of chip. \n All lines on th e SPI bus are unidirectional: The SPI_CLK is generated by the \nmaster controller and is primarily used to synchronize data transfer, the SPI_DIN line carries data from the master to the slave ; SPI_CSn is generated \nby the master to select ES8388.  \n The timing diagram of this interface is given in Figure 1. The high to low \ntransition at SPI_CSn pin indicates the SPI interface selected. Each write procedure contains 3 words, i.e. Chip Address plus R/W bit, internal register address and internal register data. Ev ery word length is fixed at 8 bits. The \ninput SPI_DIN data are sampled at the rising edge of SPI_CLK clock. The \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 10 MSB bit in each word is transferred firstly. The transfer rate can be up to 10M \nbps. \n \nChip Address\n7 bits - 0010000\n0SPI_DIN\nSPI_CLK\nSPI_CSn1R/\nWb\n5 6 7 8 914 15 16 17 22 23RAM\n8 bitsRegister Data\n8 bits\n \n \n5.2 2-wire \nThe device supports  standard 2-wire micro -controller configuration interface. \nExternal micro -controller can completely configure the device through writing \nto internal configuration registers.  \n \n2-wire interface is a bi -directional serial bus that uses a serial data line (SDA ) \nand a serial clock line (SCL) for data transfer. The timing diagram for data transfer of this interface is given in Figure 2 a and Figure 2 b. Data are \ntransmitted synchronously to SCL clock on the SDA line on a byte- by-byte \nbasis. Each bit in a byte is sa mpled during SCL high with MSB bit being \ntransmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the SDA low. The transfer rate of this interface can be up to 400 kbps.  \n A master controller initiates the transmiss ion by sending a “start” signal, which \nis defined as a high- to-low transition at SDA while SCL is high. The first byte \ntransferred is the slave address. It is a seven- bit chip address followed by a \nRW bit. The chip address must be 001000x, where x equals A D0. The RW bit \nindicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte- by-byte basis in the \ndirection specified by the RW bit. The master can terminate the communication by generating a “stop” signal, which is defined as a low -to-high transition at \nSDA while SCL is high.  \n In 2-wire interface mode, the registers can be written and read. The formats of \n“write” and “read” instructions are shown in Table 1 and Table 2. Please note that, to read data from a register, you must set R/W bit to 0 to access the \nregister address and then set R/W to 1 to read data from the register.  \n Figure 1 SPI Configuration Interface Timing Diagram  RAM = Register Address Mapping  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 11 Table 3 Write Data to Register in 2 -wire Interface Mode \n Chip Address  R/W  Register Address   Data to be written   \nstart 001000  AD0 0 ACK RAM  ACK DATA  ACK Stop \n \nFigure 2a 2-wire Write Timing  \n \nTable 4 Read Data from Register in 2 -wire Interface Mode \n Chip Address  R/W  Register Address    \nStart 001000  AD0 0 ACK RAM  ACK  \n Chip Address  R/W  Data to be read    \nStart 001000  AD0 1 ACK Data  NACK  Stop \n \nFigure 2b 2-wire Read Timing  \n \n6 CONFIGURATION REGIST ER DEFINITION  \nSPI and 2- wire configuration interface share the same registers because there \nis only one interface active at any time. There are total  of 53 user \nprogrammable 8- bit registers in this device. These registers control the \noperations of ADC and DAC. External master controller can access these \nregisters by using the slave address specified in RAM (Register Address Map) \nregister as shown in the Table 5.  \n \nTable 5 Bit Cont ent of Register Address Map \n  B7 B6 B5 B4 B3 B2 B1 B0 \nReg. 00  SCPReset LRCM  DACMCLK  SameFs  SeqEn EnRef  VMIDSEL  \nReg. 01    LPVcmMod  LPVrefBuf  PdnAna PdnIbiasgen VrefrLo  PdnVrefbuf  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 12 Reg. 02  adc_DigPDN  dac_DigPDN  adc_stm_rst dac_stm_rst ADCDLL_PDN  DACDLL_PDN  adcVref_PDN  dacVref_PDN  \nReg. 03  PdnAINL  PdnAINR  PdnADCL  PdnADCR  PdnMICB  PdnADCBiasgen  flashLP  int1LP  \nReg. 04  PdnDACL  PdnDACR  LOUT1  ROUT1  LOUT2  ROUT2    \nReg. 05  LPDACL  LPDACR  LPLOUT1   LPLOUT2     \nReg. 06  LPPGA  LPLMIX      LPADCvrp  LPDACvrp  \nReg. 07    VSEL  \nReg. 08  MSC  MCLKDIV2  BCLK_INV  BCLKDIV  \nReg. 09  MicAmpL  MicAmpR  \nReg. 10  LINSEL RINSEL  DSSEL  DSR      \nReg. 11  DS   MONOMIX  TRI  \nReg. 12  DATSEL  ADCLRP  ADCWL ADCFORMAT  \nReg. 13      ADCFsMode  ADCFsRatio  \nReg. 14  ADC_invL ADC_invR ADC_HPF_L  ADC_HPF_R          \nReg. 15  ADCRampRate  ADCSoftRamp   ADCLeR  ADCMute        \nReg. 16  LADCVOL  \nReg. 17  RADCVOL  \nReg. 18  ALCSEL  MAXGAIN  MINGAIN  \nReg. 19  ALCLVL  ALCHLD  \nReg. 20  ALCDCY  ALCATK  \nReg. 21  ALCMODE  ALCZC  TIME_OUT  WIN_SIZE  \nReg. 22  NGTH  NGG  NGAT  \nReg. 23  DACLRSWAP  DACLRP  DACWL DACFORMAT    \nReg. 24      DACFsMode  DACFsRatio  \nReg. 25  DACRampRate  DACSoftRamp   DACLeR  DACMute     \nReg. 26  DACVolumeL (LDACVOL)  \nReg. 27  DACVolumeR (RDACVOL)  \nReg. 28  DeemphasisMode DAC_invL DAC_invR ClickFree        \nReg. 29  ZeroL  ZeroR  Mono  SE Vpp_scale \nReg. 30      Shelving_a[29:24] \nReg. 31  Shelving_a[23:16] \nReg. 32  Shelving_a[15:8] \nReg. 33  Shelving_a[7:0] \nReg. 34      Shelving_b[29:24] \nReg. 35  Shelving_b[23:16] \nReg. 36  Shelving_b[15:8] \nReg. 37  Shelving_b[7:0] \nReg. 38    LMIXSEL  RMIXSEL  \nReg. 39  LD2LO  LI2LO  LI2LOVOL        \nReg. 40        \nReg. 41        \nReg. 42  RD2RO  RI2RO  RI2ROVOL        \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 13 Reg. 43  slrck Lrck_sel  offset_dis,  mclk_dis  Adc_dll_pwd  Dac_dll_pwd       \nReg. 44  offset \nReg. 45    VROI       \nReg. 46    LOUT1VOL  \nReg. 47    ROUT1VOL  \nReg. 48   LOUT2VOL  \nReg. 49    ROUT2VOL  \nReg. 50     \nReg. 51  hpLout1_ref1  hpLout1_ref2        \nReg. 52  spkLout2_ref1  spkLout2_ref2    mixer_ref1  mixer_ref2  MREF1  MREF2  \n \n6.1 Chip Control and Power Management  \n \n6.1.1 Register 0 –  Chip Control 1, Default 0000 0110 \nBit Name  Bit  Description  \nSCPReset  7 0 – normal (default)  \n1 – reset control port register to default  \nLRCM  6 0 – ALRCK disabled when both ADC disabled; DLRCK disabled when both DAC disabled (default)  \n1 – ALRCK and DLRCK disabled when all ADC and DAC disabled  \nDACMC LK 5 0 – when SameFs=1, ADCMCLK is the chip master clock source (default)  \n1 – when SameFs=1, DACMCLK is the chip master clock source  \nSameFs  4 0 – ADC Fs differs from DAC Fs (default)  \n1 – ADC Fs is the same as DAC Fs  \nSeqEn 3 0 – internal power up/down seq uence disable (default)  \n1 – internal power up/down sequence enable  \nEnRef  2 0 – disable reference  \n1 – enable reference (default)  \nVMIDSEL  1:0 00 – Vmid disabled  \n01 – 50 kΩ divider enabled  \n10 – 500 kΩ divider enabled (default)  \n11 – 5 kΩ divider enabled  \n \n6.1.2 Register 1 –  Chip Control 2, Default 01 01 1100 \nBit Name  Bit  Description  \nLPVcmMod  5 0 – normal (default)  \n1 – low power  \nLPVrefBuf  4 0 – normal  \n1 – low power  (default)  \nPdnAna  3 0 – normal  \n1 – entire analog power down (default)  \nPdnIbiasgen  2 0 – normal  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 14 1 – ibiasgen power down (default)  \nVrefLo  1 0 – normal (default)  \n1 – low power  \nPdnVrefbuf  0 0 – normal (default)  \n1 – power  down \n \n6.1.3 Register 2 –  Chip Power Management, Default 1100 0011 \nBit Name  Bit  Description  \nadc_DigPDN  7 0 – normal  \n1 – resets ADC DEM, fi lter and serial data port (default)  \ndac_DigPDN  6 0 – normal  \n1 – resets DAC DSM, DEM, filter and serial data port (default)  \nadc_stm_rst  5 0 – normal  (default)  \n1 – reset ADC state machine to power down state  \ndac_stm_rst  4 0 – normal  (default)  \n1 – reset DAC state machine to power down state  \nADC DLL_PDN  3 0 – normal (default)  \n1 – ADC_DLL power down, stop ADC clock  \nDAC DLL_PDN  2 0 – normal (default)  \n1 – DAC DLL power down, stop DAC clock  \nadcVref_PDN  1 0 – ADC analog reference power up  \n1 – ADC analog reference power down (default)  \ndacVref_PDN  0 0 – DAC analog reference power  up \n1 – DAC analog reference power down (default)  \n \n6.1.4 Register 3 –  ADC Power Management, Default 1111 1100 \nBit Name  Bit  Description  \nPdnAINL  7 0 – normal  \n1 – left analog input power down (default)  \nPdnAINR  6 0 – normal  \n1 – right analog input power down (default)  \nPdnADCL  5 0 – left ADC power up  \n1 – left ADC power down (default)  \nPdnADCR  4 0 – right ADC power up  \n1 – right ADC power down (default)  \nPdnMICB  3 0 – microphone bias power on  \n1 – microphone bias power down (high impedance output, default)  \nPdnADCBiasgen  2 0 – normal  \n1 – power  down  (default)  \nflashLP  1 0 – normal (default)  \n1 – flash ADC low power  \nint1LP  0 0 – normal (default)  \n1 – int1 low power  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 15  \n6.1.5 Register 4 –  DAC Power Management , Default 1100 0000 \nBit Name  Bit  Description  \nPdnDACL  7 0 – left DAC power up  \n1 – left DAC power down (default)  \nPdnDACR  6 0 – right DAC power up  \n1 – right DAC power down (default)  \nLOUT1  5 0 – LOUT1 disabled (default)  \n1 – LOUT1 enabled  \nROUT1  4 0 – ROUT1  disabled (default)  \n1 – ROUT1 enabled  \nLOUT2  3 0 – LOUT2 disabled (default)  \n1 – LOUT2 enabled  \nROUT2  2 0 – ROUT2 disabled (default)  \n1 – ROUT2 enabled  \n \n6.1.6 Register 5 –  Chip Low  Power 1, Default 0000 0000 \nBit Name  Bit  Description  \nLPDACL  7 0 – normal (default ) \n1 – low power  \nLPDACR  6 0 – normal (default)  \n1 – low power  \nLPLOUT1  5 0 – normal (default)  \n1 – low power  \nLPLOUT2  3 0 – normal (default)  \n1 – low power  \n \n6.1.7 Register 6 –  Chip Low  Power 2, Default 0000 0000 \nBit Name  Bit  Description  \nLPPGA 7 0 – normal (default)  \n1 – low power  \nLPLMIX 6 0 – normal (default)  \n1 – low power  \nLPADCvrp  1 0 – normal (default)  \n1 – low power  \nLPDACvrp  0 0 – normal (default)  \n1 – low power  \n \n6.1.8 Register 7 –  Analog Voltage Management, Default 0111 1100 \nBit Name  Bit  Description  \nVSEL  6:0 111110 0 – normal (default)  \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 16 6.1.9 Register 8 –  Master Mode Control, Default 1000 0000 \nBit Name  Bit  Description  \nMSC 7 0 – slave s erial port mode \n1 – master s erial port mode (default)  \nMCLKDIV2  6 0 – MCLK not divide (default)  \n1 – MCLK divide by 2 \nBCLK_INV  5 0 – normal (default)  \n1 – BCLK inverted  \nBCLKDIV  4:0 0000 0 – master mode BCLK generated automatically based on the clock table  (default)  \n00001 – MCLK/1  \n00010 – MCLK/2  \n00011 – MCLK/3  \n00100 – MCLK/4  \n00101 – MCLK/6  \n00110 – MCLK/8  \n00111 – MCLK/9  \n01000 – MCLK/11  \n0100 1 – MCLK/12  \n01010 – MCLK/16  \n01011 – MCLK/18  \n01100 – MCLK/22  \n01101 – MCLK/24  \n01110 – MCLK/33  \n01111  – MCLK/36  \n10000 – MCLK/44  \n10001 – MCLK/48  \n10010 – MCLK/66  \n10011 – MCLK/72  \n10100 – MCLK/5  \n10101 – MCLK/10  \n10110 – MCLK/15  \n10111 – MCLK/17  \n11000 – MCLK/20  \n11001 – MCLK/25  \n11010 – MCLK/30  \n11011  – MCLK/32  \n11100 – MCLK/34  \nOthers  – MCLK/4  \n6.2 ADC Control  \n \n6.2.1 Register 9 –  ADC Control 1, Default 0000 0000 \nBit Name  Bit  Description  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 17 MicAmpL  7:4 Left channel PGA gain \n0000 – 0 dB (default ) \n0001 – +3 dB \n0010 – +6 dB \n0011 – +9 dB \n0100 – +12 dB \n0101 – +15 dB \n0110  – +18 dB \n0111 – +21 dB \n1000 – +24 dB \nMicAmpR  3:0 Right  channel PGA gain \n0000 – 0dB (default ) \n0001 – +3 dB \n0010 – +6 dB \n0011 – +9 dB \n0100 – +12 dB \n0101 – +15 dB \n0110  – +18 dB \n0111 – +21 dB \n1000 – +24 dB \n \n6.2.2 Register 10 –  ADC Control 2, Default 0000 0000 \nBit Name  Bit  Description  \nLINSEL  7:6 Left channel input select  \n00 – LINPUT1 ( default ) \n01 – LINPUT2  \n10 – reserved \n11 – L-R differential (either LINPUT1- RINPUT1 or LINPUT2 -RINPUT2, selected by DS)  \nRINSEL  5:4 Right channel input select  \n00 – RINPUT1 (default ) \n01 – RINPUT2  \n10 – reserved \n11 – R-L differential (either RINPUT1 -LINPUT1 or RINPUT2 -LINPUT2, selected by DS)  \nDSSEL  3 0 – use one DS  Reg11[7] ( default ) \n1 – DSL=Reg11[7], DSR=Reg10[2]  \nDSR  2 Differential input select  \n0 – LINPUT1 -RINPUT1 (default)  \n1 – LINPUT2 -RINPUT2  \n \n6.2.3 Register 11 –  ADC Control 3, Default 0000 00 10 \nBit Name  Bit  Description  \nDS 7 Differential input select  \n0 – LINPUT1 -RINPUT1 (default)  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 18 1 – LINPUT2 -RINPUT2  \nMONOMIX  4:3 00 – stereo (default)  \n01 – analog mono mix t o left ADC  \n10 – analog mono mix to right ADC  \n11 – reserved  \nTRI 2 0 – ASDOUT is ADC normal output (default)  \n1 – ASDOUT tri -stated, ALRC K, DLRC K and SCLK are inputs  \n \n6.2.4 Register 12 –  ADC Control 4, Default 0000 0000 \nBit Name  Bit  Description  \nDATSEL  7:6 00 – left data = left ADC, right data = right ADC  \n01 – left data = left ADC, right data = left ADC  \n10 – left data = right ADC, right data = right ADC  \n11 – left data = right ADC, right data = left ADC  \nADCLRP  5 I2S, left justified or right justified mode:  \n0 – left and right normal polarity  \n1 – left and right invert ed polarity  \nDSP/PCM mode : \n0 – MSB is available on 2nd BCLK rising edge after ALRCK rising edge  \n1 – MSB is available on 1st BCLK rising edge after ALRCK rising edge  \nADCWL  4:2 000 – 24-bit serial audio data word length \n001 – 20-bit serial audio data word length \n010 – 18-bit serial audio data word length \n011 – 16-bit serial audio data word length \n100 – 32-bit serial audio data word length \nADCFORMAT  1:0 00 – I2S serial audio data format  \n01 – left justify  serial audio data format  \n10 – right justify  serial audio data format  \n11 – DSP/PCM  mode serial audio data format  \n \n6.2.5 Register 13 –  ADC Control 5, Default 0000 0110 \nBit Name  Bit  Description  \nADC FsMode  5 0 – single speed mode (default)  \n1 – double speed mode  \nADCFsRatio  4:0 Master mode ADC  MCLK to sampling frequency  ratio \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 19 00000 – 128 \n00001 – 192 \n00010 – 256 \n00011 – 384 \n00100 – 512 \n00101 – 576 \n00110 – 768 (default)  \n00111 – 1024  \n01000 – 1152  \n01001 – 1408  \n01010 – 1536  \n01011 – 2112  \n01100 – 2304  10000 – 125 \n10001 – 136 \n10010 – 250 \n10011 – 272 \n10100 – 375 \n10101 – 500 \n10110 – 544 \n10111 – 750 \n11000 – 1000  \n11001 – 1088  \n11010 – 1496  \n11011 – 1500  \n \nOther – reserved \n \n6.2.6 Register 14 –  ADC Control 6, Default 0011 0000 \nBit Name  Bit  Description  \nADC_invL  \n 7 0 – normal (defaul t) \n1 – left channel polarity inverted  \nADC_invR  \n 6 0 – normal (default)  \n1 – right channel polarity inverted  \nADC_HPF_L 5 0 – disable ADC left channel high pass filter  \n1 – enable ADC left channel high pass filter (default)  \nADC_ HPF_R 4 0 – disable ADC right  channel high pass filter  \n1 – enable ADC right channel high pass filter (default)  \n \n6.2.7 Register 15 –  ADC Control  7, Default 0010  0000 \nBit Name  Bit  Description  \nADCRampRate  7:6 00 – 0.5 dB per 4 LRCK digital volume control ramp rate (default)  \n01 – 0.5 dB per 8 LRCK digital volume control ramp rate \n10 – 0.5 dB per 16 LRCK digital volume control ramp rate  \n11 – 0.5 dB per 32 LRCK digital volume control ramp rate  \nADCSoftRamp  5 0 – disabled digital volume control soft ramp  \n1 – enabled digital volume control soft r amp (default)  \nADCLeR  3 0 – normal (default)  \n1 – both channel gain control is set by ADC left gain control register  \nADCMute  2 0 – normal (default)  \n1 – mute ADC digital output  \n \n6.2.8 Register 16 –  ADC Control 8, Default 1100 0000 \nBit Name  Bit  Description  \nLADC VOL 7:0 Digital volume control attenuates the signal in 0.5 dB incremental from 0 to –96 dB.  \n00000000 – 0 dB \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 20 00000001 – -0.5 dB \n00000010 – -1 dB \n… \n11000000 – -96 dB (default)  \n \n6.2.9 Register 17 –  ADC Control 9, Default 1100 0000 \nBit Name  Bit  Description  \nRADCV OL 7:0 Digital volume control attenuates the signal in 0.5 dB incremental from 0 to –96 dB.  \n00000000 – 0 dB \n00000001 – -0.5 dB \n00000010 – -1 dB \n… 11000000 – -96 dB (default)  \n \n6.2.10 Register 18 –  ADC Control 10, Default 0011 1000 \nBit Name  Bit  Description  \nALCSEL  7:6 00 – ALC off  \n01 – ALC right channel only  \n10 – ALC left channel only  \n11 – ALC stereo \nMAXGAIN  5:3 Set maximum gain of PGA  \n000 – -6.5 dB \n001 – -0.5 dB \n010 – 5.5 dB \n011 – 11.5 dB \n100 – 17.5 dB \n101 – 23.5 dB \n110 – 29.5 dB \n111 – 35.5 dB \nMINGAIN  2:0 Set m inimum gain of PGA  \n000 – -12 dB \n001 – -6 dB \n010 – 0 dB \n011 – +6 dB \n100 – +12 dB \n101 – +18 dB \n110 – +24 dB \n111 – +30 dB \n \n6.2.11 Register 19 –  ADC Control 11, Default 1011 0000 \nBit Name  Bit  Description  \nALCL VL 7:4 ALC target  \n0000 – -16.5 dB \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 21 0001 – -15 dB \n0010 – -13.5 dB \n…… \n0111 – -6 dB \n1000 – -4.5 dB \n1001 – -3 dB \n1010 -1111 – -1.5 dB \nALCHLD 3:0 ALC hold time before gain is increased  \n0000 – 0ms \n0001 – 2.67ms  \n0010 – 5.33ms  \n…… (time doubles with every step)  \n1001 – 0.68s  \n1010 or higher  – 1.36s \n \n6.2.12 Register 20 –  ADC Cont rol 12 , Default 0011 0010 \nBit Name  Bit  Description  \nALCDCY  7:4 ALC decay (gain ramp up) time, A LC mode/ limiter mode:  \n0000 – 410 us/90.8 us \n0001 – 820 us/182us  \n0010 – 1.64 ms/363us  \n…… (time doubles with every step)  \n1001 – 210 ms/46.5  ms \n1010 or higher – 420 ms/93  ms \nALCATK 3:0 ALC attack (gain ramp down) time, A LC mode/ limiter mode:  \n0000 – 104 us/22.7 us \n0001 – 208 us/45.4 us \n0010 – 416 us/90.8 us \n…… (time doubles with very step)  \n1001 – 53.2 ms/11.6 ms \n1010 or higher – 106 ms/23.2 ms \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 22 6.2.13 Register 21 –  ADC Co ntrol 13 , Default 0000 0110 \n \n6.2.14 Register 22 –  ADC Control 1 4, Default 0000 0000 \nBit Name  Bit  Description  \nNGTH  7:3 Noise gate threshold  \n00000 – -76.5 dBFS  \n00001 – -75 dBFS  \n…… \n11110 – -31.5 dBFS  \n11111 – -30 dBFS  \nNGG  2:1 Noise gate type  \nx0 – PGA gain held constant  \n01 – mute ADC output  \n11 – reserved  \nNGAT  0 Noise gate function enable  \n0 – disable  \n1 – enable  \n \n6.3 DAC Control  \n \n6.3.1 Register 23 –  DAC Control 1, Default 0000 0000 \nBit Name  Bit  Description  \nDACLRSWAP  7 0 – normal  \n1 – left and right channel data swap  \nDACLRP  6 I2S, left justified or right justified mode:  \n0 – left and right normal polarity  \n1 – left and right invert ed polarity  Bit Name  Bit  Description  \nALCMODE  7 Determines the ALC mode of operation:  \n0 – ALC mode (Normal Operation)  \n1 – Limiter mode.  \nALCZC  6 ALC uses zero cross detection circuit.  \n0 – disable  (recommended)  \n1 – enable  \nTIME_OUT  5 Zero C ross time out  \n0 – disable (default)  \n1 – enable  \nWIN_SIZE  4:0 Windows size for peak detector ，set the window size to N*16 samples  \n00110 – 96 samples  (default)  \n00111 – 102 samples  \n….. \n11111  – 496 samples  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 23 DSP/PCM mode : \n0 – MSB is availabl e on 2nd BCLK rising edge after ALRCK rising edge  \n1 – MSB is available on 1st BCLK rising edge after ALRCK rising edgeLRCK Polarity  \nDACWL  5:3 000 – 24-bit serial audio data word length \n001 – 20-bit serial audio data word length \n010 – 18-bit serial audio data word length \n011 – 16-bit serial audio data word length \n100 – 32-bit serial audio data word length  \nDACFORMAT  2:1 00 – I2S serial audio data format  \n01 – left justify  serial audio data format  \n10 – right justify  serial audio data format  \n11 – DSP/PCM  mode serial audio data format   \n \n6.3.2 Register 24 –  DAC Control 2, Default 0000 0110 \nBit Name  Bit  Description  \nDAC FsMode  5 0 – single speed mode (default)  \n1 – double speed mode  \nDACFsRatio  4:0 Master mode DAC  MCLK to sampling frequency  ratio \n00000 — 128; \n00001 — 192; \n00010 — 256; \n00011 — 384; \n00100 — 512; \n00101 — 576; \n00110 — 768; (default)  \n00111 — 1024;  \n01000 — 1152;  \n01001 — 1408;  \n01010 — 1536;  \n01011 — 2112;  \n01100 — 2304;  10000 — 125; \n10001 — 136; \n10010 — 250; \n10011 — 272; \n10100 — 375; \n10101 — 500; \n10110 — 544; \n10111 — 750; \n11000 — 1000;  \n11001 — 1088;  \n11010 — 1496;  \n11011 — 1500;  \n \nOther — Reserved.  \n \n6.3.3 Register 25 –  DAC Control 3 , Default 0010  0010 \nBit Name  Bit  Description  \nDACRampRate  7:6 00 – 0.5 dB per 4 LRCK digital volume control ramp rate (default)  \n01 – 0.5 dB per 32 LRCK digital volume control ramp rate  \n10 – 0.5 dB per 64 LRCK digital volume control ramp rate  \n11 – 0.5 dB per 128 LRCK digital volume control ramp rate  \nDACSoftRamp  5 0 – disabled digital volume control soft ramp  \n1 – enabled digital volume c ontrol soft ramp (default)  \nDACLeR  3 0 – normal (default)  \n1 – both channel gain control is set by DAC left gain control register  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 24 DACMute  2 0 – normal (default)  \n1 – mute analog outputs for both channels  \n \n6.3.4 Register 26 –  DAC Control 4, Default 1100 0000 \nBit Name  Bit  Description  \nLDACVOL  7:0 Digital volume control attenuates the signal in 0.5 dB incremental from 0 to –96 dB.  \n00000000 – 0 dB \n00000001 – -0.5 dB \n00000010 – -1 dB \n… \n11000000 – -96 dB (default)  \n \n6.3.5 Register 27 –  DAC Control 5 , Default 1100 0000 \nBit Name  Bit  Description  \nRDACVOL  7:0 Digital volume control attenuates the signal in 0.5 dB incremental from 0 to –96 dB.  \n00000000 – 0 dB \n00000001 – -0.5 dB \n00000010 – -1 dB \n… 11000000 – -96 dB (default)  \n \n6.3.6 Register 28 –  DAC Control 6 , Default 0000 1000 \nBit Na me Bit  Description  \nDeemphasisMode  \n(DEEMP)  7:6 00 – de-emphasis frequency disabled (default)  \n01 – 32 KHz de- emphasis frequency in single speed mode  \n10 – 44.1 KHz de- emphasis frequency in single speed mode  \n11 – 48 KHz de- emphasis frequency in single speed mode  \nDAC_invL  \n 5 0 – normal DAC left channel analog output no phase inversion (default)  \n1 – normal DAC left channel analog output 180 degree phase inversion  \nDAC_invR  4 0 – normal DAC right channel analog output no phase inversion (default)  \n1 – normal DAC  right analog output 180 degree phase inversion  \nClickFree  3 0 – disable digital click free power up and down  \n1 – enable digital click free power up and down (default)  \n \n6.3.7 Register 29 –  DAC Control 7 , Default 0000 0000  \nBit Name  Bit  Description  \nZeroL 7 0 – normal  (default)  \n1 – set L eft Channel DAC  output all zero \nZeroR  6 0 – normal  (default)  \n1 – set Right Channel DAC  output all zero \nMono  5 0 – stereo (default)  \n1– mono (L+R)/2 into DACL and DACR  \nSE 4:2 SE strength  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 25 000 – 0 (default)  \n…… \n111 – 7 \nVpp_scale  1:0 00 – Vpp set at 3.5V (0.7 modulation index) (default)  \n01 – Vpp set at 4.0V  \n10 – Vpp set at 3.0V  \n11 – Vpp set at 2.5V  \n \n6.3.8 Register 30 –  DAC Control 8 , Default 0001 1111 \nBit Name  Bit  Description  \nShelving_a[29:24]  5:0 30-bit a coefficient for shelving fil ter \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.9 Register 31 –  DAC Control 9 , Default 1111 0111 \nBit Name  Bit  Description  \nShelving_a[23:16]  7:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.10 Register 32 –  DAC Control 10, Default 1111 1101 \nBit Name  Bit  Description  \nShelving_a[15:8]  7:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.11 Register 33 –  DAC Control 11 , Default 1111 1111 \nBit Name  Bit  Description  \nShelving_a[7:0]  7:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.12 Register 34 –  DAC Control 12, Default 0001 1111 \nBit Name  Bit  Description  \nShelving_b[29:24]  5:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.13 Register 35 –  DAC Control 13, Default 1111 0111 \nBit Name  Bit  Description  \nShelving_b[23:16]  7:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f,  5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.14 Register 36 –  DAC Control 14, Default 1111 1101 \nBit Name  Bit  Description  \nShelving_b[15:8]  7:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 26 6.3.15 Register 37 –  DAC Control 15, Default 1111 1111 \nBit Name  Bit  Description  \nShelving_b[7:0]  7:0 30-bit a coefficient for shelving filter  \nDefault value is {5'h0f, 5'h1f, 5'h0f, 5'h1f, 5'h0f, 5'h1f}  \n \n6.3.16 Register 38 –  DAC Control 16, Default 0000 0000 \nBit Name  Bit  Description  \nLMIXSEL  5:3 Left input select for output mix  \n000 – LIN1 ( default ) \n001 – LIN2  \n010 – reserved  \n011 – left ADC input (after mic amplifier)  \nRMIXSEL  2:0 Right input select for output mix  \n000 – RIN1 ( default ) \n001 – RIN2  \n010 – reserved  \n011 – right ADC input (after mic amplifier)  \n \n6.3.17 Register 39 –  DAC Control 17, Default 0011 1000 \nBit Name  Bit  Description  \nLD2LO  7 0 – left DAC to left mixer disable (default)  \n1 – left DAC to left mixer enable  \nLI2LO  6 0 – LIN signal to left mixer disable (default)  \n1 – LIN signal to lef t mixer enable  \nLI2LOVOL  5:3 LIN signal to left mixer gain  \n000 – 6 dB \n001 – 3 dB \n010 – 0 dB \n011 – -3 dB \n100 – -6 dB \n101 – -9 dB \n110 – -12 dB  \n111 – -15 dB (default)  \n \n6.3.18 Register 40 –  DAC Control 18, Default 0010  1000 \nBit Name  Bit  Description  \n \n6.3.19 Register 41 –  DAC Control 19, Default 0010  1000 \nBit Name  Bit  Description  \n \n6.3.20 Register 42 –  DAC Control 20, Default 0011 1000 \nBit Name  Bit  Description  \nRD2RO  7 0 – right DAC to right mixer disable (default)  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 27 1 – right DAC to right mixer enable  \nRI2RO  6 0 – RIN signal to r ight mixer disable (default)  \n1 – RIN signal to right mixer enable  \nRI2ROVOL  5:3 RIN signal to right mixer gain \n000 – 6 dB \n001 – 3 dB \n010 – 0 dB \n011 – -3 dB \n100 – -6 dB \n101 – -9 dB \n110 – -12 dB  \n111 – -15 dB (default)  \n \n6.3.21 Register 43 –  DAC Control 21, Default 0000 0000 \nBit Name  Bit  Description  \nslrck 7 0 – DACLRC and ADCLRC separate (default)  \n1 – DACLRC and ADCLRC same  \nlrck_sel  6 Master mode, if slrck = 1 then  \n0 – use DAC LRCK  (default)  \n1 – use ADC LRCK  \noffset_dis  5 0 – disable offset  (default)  \n1 – enable of fset \nmclk_dis  4 0 – normal  (default)  \n1 – disable MCLK input from PAD  \nadc_dll_pwd  3 0 – normal  (default)  \n1 – ADC DLL power down  \ndac_dll_pwd  2 0 – normal  (default)  \n1 – DAC DLL power down  \n \n6.3.22 Register 44 –  DAC Control 22, Default 0000 0000 \nBit Name  Bit  Desc ription  \noffset  7:0 DC offset  \n \n6.3.23 Register 45 –  DAC Control 23, Default 0000 0000 \nBit Name  Bit  Description  \nVROI  4 0 – 1.5k VREF to analog output resistance (default)  \n1 – 40k VREF to analog output resistance  \n \n6.3.24 Register 46 –  DAC Control 24, Default 0000 0000 \nBit Name  Bit  Description  \nLOUT1VOL  5:0 LOUT1 volume \n000000 – -45dB (default)  \n000001 – -43.5dB \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 28 000010 – -42dB  \n… \n011110  – 0dB \n011111  – 1.5dB \n… 100001 – 4.5dB \n \n6.3.25 Register 47 –  DAC Control 25, Default 0000 0000 \nBit Name  Bit  Description  \nROUT1VOL 5:0 ROUT1 vo lume  \n000000 – -45dB (default)  \n000001 – -43.5dB \n000010 – -42dB  \n… 011110  – 0dB \n011111  – 1.5dB \n… 100001 – 4.5dB \n \n6.3.26 Register 48 –  DAC Control 26, Default 0000 0000 \nBit Name  Bit  Description  \nLOUT2VOL  5:0 LOUT2 volume 000000 – -45dB (default)  \n000001 – -43.5dB \n000010 – -42dB  \n… 011110  – 0dB \n011111  – 1.5dB \n… 100001 – 4.5dB \n \n6.3.27 Register 49 –  DAC Control 27, Default 0000 0000 \nBit Name  Bit  Description  \nROUT2VOL 5:0 ROUT2 volume  \n000000 – -45dB (default)  \n000001 – -43.5dB \n000010 – -42dB  \n… 011110  – 0dB \n011111  – 1.5dB \n… \n1000 01 – 4.5dB \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 29 6.3.28 Register 50 –  DAC Control 28, Default 0000 0000 \nBit Name  Bit  Description  \n \n6.3.29 Register 51 –  DAC Control 29, Default 1 010 1010 \nBit Name  Bit  Description  \nhpLout1_ref1  7 Reserved \nhpLout1_ref2  6 Reserved  \n \n6.3.30 Register 52 –  DAC Control 30, Default 1 010 1010 \nBit Name  Bit  Description  \nspkLout2_ref1 7 Reserved  \nspkLout2_ref2 6 Reserved  \nmixer_ref1  3 Reserved  \nmixer_ref2  2 Reserved  \nMREF1  1 Reserved  \nMREF2  0 Reserved  \n \n7 Digital Audio  Interface  \nThe device provides four formats of serial audio data interface  to the input of \nthe DAC or output from the ADC through LRCK,  SCLK and SDIN/SDOUT  pins. \nThe four formats are I2S, left justified, right justified and DSP/PCM mode. DAC \ninput DSDIN is sampled by ES8388 on the rising edge of DSCLK. ADC data is \nout on ASDOUT and changes on the falling edge of ASCLK. The relationship \nof SDATA  (SDIN/SDOUT) , SCLK and LRCK  with the three formats is shown \nthrough Figure 3 to Figure 7.  \n \nn-2n-1n 3211 SCLK\nMSB LSB\nLEFT CHANNELn-2n-1n 3211 SCLK\nMSB LSB\nRIGHT CHANNELSDATA\nSCLK\nLRCK \n \nFigure 3 I2S Serial Audio Data Format Up To 24- bit \n \nn-2n-1n 321\nMSB LSB\nLEFT CHANNELn-2n-1n 321\nMSB LSB\nRIGHT CHANNELSDATA\nSCLK\nLRCK \n \nFigure 4 Left Justified Serial Audio Data Format Up To 24- bit \n \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 30  \nn-2n-1n 321\nMSB LSB\nLEFT CHANNELn-2n-1n 321\nMSB LSB\nRIGHT CHANNELSDATA\nSCLK\nLRCK \n \nFigure 5 Right Justified Serial Audio Data Format Up To 24- bit \n \n \nFigure 6 DSP/PCM  Mode A  \n \n \nFigure 7 DSP/PCM  Mode B  \n \n8 ELECTRICAL CHARACTERISTICS  \n8.1 Absolute Maximum Ratings \nContinuous operation at or beyond these conditions may permanent ly damage \nthe device.  \nPARAMETER  MIN MAX \nAnalog Supply Voltage Level  -0.3V +3.6V \nDigital Supply Voltage Level  -0.3V +3.6V \nInput Voltage range  GND -0.3V VDD+0.3V  \nOperat ing Temperature Range  -40°C +85°C \nStorage Temperature  -65°C +150°C \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 31 8.2 Recommended Operating Conditions  \nPARAMETER  MIN TYP MAX UNIT  \nAnalog Supply Voltage Level  1.7 1.8/3.3 3.6 V \nDigital Supply Voltage Level  1.5 1.8/3.3 3.6 V \nNote 1:  When LRCK is 8 kHz, 1.8V ( ±10%) DVDD is recommended. When LRCK is 8 kHz and \n3.3V (±10%) DVDD is used, then MCLK/LRCK ratio must be 256, and set reg0x35=0xA0, \nreg0x37=0x10 and reg0x39=0x10  \n8.3 ADC Analog and Filter Characteristics and Specifications \nTest conditions are as the followi ng unless otherwise specify:  \nAVDD=+ 3.3V, DVDD=+ 1.8V, AGND=0V, DGND=0V, Ambient \ntemperature=+25°C , Fs=48 KHz, 96 KHz or 192 KHz , MCLK/LRCK=256.  \nPARAMETER  MIN TYP MAX UNIT  \nADC Performance  \nDynamic Range (Note 2) 85 95 98 dB \nTHD+N -88 -85 -75 dB \nChannel Se paration (1KHz)  80 85 90 dB \nSignal to Noise ratio (Note 2) 85 95 98 dB \nInterchannel Gain Mismatch  0.1  dB \nGain Error    ±5 % \nFilter Frequency Response – Single Speed  \nPassband  0  0.4535  Fs \nStopband  0.5465    Fs \nPassband Ripple    ±0.05  dB \nStopband A ttenuation  50   dB \nFilter Frequency Response – Double Speed  \nPassband  0  0.2268  Fs \nStopband  0.4535    Fs \nPassband Ripple    ±0.005  dB \nStopband Attenuation  50   dB \nAnalog Input  \nFull Scale Input Level   AVDD/3.3   Vrms  \nInput Impedance   20  KΩ \nNote 2: The value is measured used A -weighted filter.  \n8.4 DAC Analog and Filter Characteristics and Specifications \nTest conditions are as the following unless otherwise specify:  \nAVDD=+ 3.3V, DVDD=+ 1.8V, AGND=0V, DGND=0V, Ambient \ntemperature=+25°C , Fs=48 KHz, 96 KHz or 192 KHz , MCLK/LRCK=256.  \nPARAMETER  MIN TYP MAX UNIT  \nDAC Performance  \nDynamic Range (Note 3) 83 96 98 dB \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 32 THD+N -85 -83 -75 dB \nChannel Separation (1KHz)  80 85 90 dB \nSignal to Noise ratio (Note 2) 83 96 98 dB \nInterchannel Gain Mismatch   0.05  dB \nFilter Frequency Response – Single Speed  \nPassband  0  0.4535  Fs \nStopband  0.5465    Fs \nPassband Ripple    ±0.05  dB \nStopband Attenuation  40   dB \nFilter Frequency Response – Double Speed  \nPassband  0  0.2268  Fs \nStopband  0.4535    Fs \nPassband Ripple    ±0.005  dB \nStopband Attenuation  40   dB \nDe-emphasis Error at 1 KHz (Single Speed Mode Only)  \nFs = 32KHz  \nFs = 44.1KHz  \nFs = 48KHz    0.002  \n0.013  \n0.0009  dB \nAnalog Output  \nFull Scale Output Level   AVDD/3.3   Vrms  \nNote 3: The value is measured used A -weighted f ilter. \n8.5 Power Consumption Characteristics  \nPARAMETER  MIN TYP MAX UNIT  \nNormal Operation Mode  \nDVDD=1.8V, PVDD=1.8V, AVDD=1.8V:  \nPlay back  \nPlay back and record  \nDVDD=3.3V, PVDD=3.3V, AVDD=3.3V:  \nPlay back  \nPlay back and record    \n7 \n16 \n 31 \n59  mW \nPower Down Mode  \nDVDD=1.8V, PVDD=1.8V, AVDD=1.8V  \nDVDD=3.3V, PVDD=3.3V, AVDD=3.3V   0.3 \n1.9  mW \n8.6 Serial Audio Port Switching Specifications \nPARAMETER  Symbol  MIN MAX UNIT  \nMCLK frequency    51.2 MHz \nMCLK duty cycle   40 60 % \nLRCK frequency    200 KHz \nLRCK duty cycle   40 60 % \nSCLK frequency    26 MHz \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 33 SCLK pulse width low  TSCLKL  15  ns \nSCLK Pulse width high  TSCLKH  15  ns \nSCLK falling to LRCK edge  TSLR –10  10 ns \nSCLK falling to SDOUT valid TSDO 0  ns \nSDIN valid to SCLK rising setup time TSDIS  10  ns \nSCLK rising to SDIN hold time TSDIH  10  ns \n \n \nFigure 8 Serial  Audio Port Timing  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 34 8.7 Serial Control Port Switching Specifications \nPARAMETER  Symbol  MIN MAX UNIT  \nSPI Mode  \nSPI_CLK clock frequency    10 MHz \nSPI_CLK edge to SPI_CSn falling  TSPICS  5  ns \nSPI_CSn High Time Between transmissions  TSPISH  500  ns \nSPI_CSn f alling to SPI_CLK edge  TSPISC  10  ns \nSPI_CLK low time  TSPICL  45  ns \nSPI_CLK high time  TSPICH  45  ns \nSPI_DIN to SPI_CLK rising setup time  TSPIDS  10  ns \nSPI_CLK rising to DATA hold time TSPIDH  15  ns \n2-wire Mode  \nSCL Clock Frequency   FSCL  400 KHz \nBus Free Time Between Transmissions  TTWID  1.3  us \nStart Condition Hold Time  TTWSTH 0.6  us \nClock Low time  TTWCL  1.3  us \nClock High Time  TTWCH  0.4  us \nSetup Time for Repeated Start Condition  TTWSTS  0.6  us \nSDA Hold Time from SCL Falling  TTWDH   900 ns \nSDA Setup time to SCL Rising  TTWDS  100  ns \nRise Time of SCL  TTWR  300  ns \nFall Time SCL  TTWF  300 ns \nSPI_DIN\nSPI_CLK\nSPI_CSn\nTSPICSTSPISCTSPIDSTSPIDH\nTSPICHTSPICL\nTSPISH\n \nS PSDA\nSCLTTWSTS TTWSTH\nTTWCHTTWCLTTWDH TTWDS\nTTWFTTWRSTTWID\n \nFigure 10 Serial  Control Port 2- wire Timing   Figure 9 Serial  Control Port SPI Timing   \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 35 9 PACKAGE INFORMATION  (UNIT: MM)  \n \n \n  \nEverest Semiconductor                                       ES8388  \nRevision 9.0  February  2021  \nLatest datasheet: www.everest -semi.com  or info@everest -semi.com  \n 36 10 CORPOARATION INFORMATION  \nEverest Semiconductor Co., L td. \n苏州工业园区机场路 328号，国际科技园区科技广场 6A，邮编 215028  \nEmail: info@everest -semi.com  \n \n11 IMPORTANT NOTICE AND DISCLAIMER  \n \nEverest Semiconductor publishes reliable technical information about its products. Information contained herein is subject to change without notice. It may be used by a party at their own discretion and risk. Everest Semiconductor disclaims responsibility for any claims, damages, costs, losses, and liabilities arising out of your use of the information. This publication is not to be taken as a license to operate under any existing patents and intellectual properties.  \n \n"}]
!==============================================================================!
### Component Summary: ES8388

**General Description:**
The ES8388 is a low power, high-performance stereo audio codec designed for various audio applications. It integrates a 2-channel Analog-to-Digital Converter (ADC), a 2-channel Digital-to-Analog Converter (DAC), a microphone amplifier, a headphone amplifier, and digital sound effects. The device utilizes advanced multi-bit delta-sigma modulation for efficient data conversion between digital and analog formats.

**Key Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 1.8V to 3.3V
  - Analog Supply Voltage Level: 1.7V to 3.6V
  - Digital Supply Voltage Level: 1.5V to 3.6V

- **Current Ratings:**
  - Power Consumption: 
    - 7 mW during playback at 1.8V
    - 16 mW during playback and record at 1.8V
    - 31 mW during playback at 3.3V
    - 59 mW during playback and record at 3.3V

- **Power Consumption:**
  - Power Down Mode: 0.3 mW at 1.8V, 1.9 mW at 3.3V

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - QFN-28 (28-pin Quad Flat No-lead)

- **Special Features:**
  - 24-bit ADC and DAC with sampling frequencies from 8 kHz to 96 kHz
  - Dynamic range: 95 dB (ADC), 96 dB (DAC)
  - Integrated headphone amplifier with pop noise-free operation
  - Supports I2C and SPI microcontroller interfaces
  - Auto level control and noise gate features
  - Stereo enhancement, bass, and treble controls

- **Moisture Sensitive Level (MSL):**
  - MSL Level: Not specified in the provided text.

### Description of the Component:
The ES8388 is a low-power stereo audio codec that serves as a bridge between digital audio signals and analog outputs. It is designed to provide high-quality audio processing capabilities in a compact form factor, making it suitable for portable audio devices.

### Typical Applications:
The ES8388 is commonly used in various applications, including:
- Multimedia devices such as MP3, MP4, and Portable Media Players (PMP)
- Wireless audio systems
- Digital cameras and camcorders
- GPS devices
- Bluetooth audio devices
- General portable audio applications

This codec is ideal for applications requiring efficient power consumption while maintaining high audio quality, making it a versatile choice for modern electronic audio solutions.