{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 20:23:24 2018 " "Info: Processing started: Fri Jan 05 20:23:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off control_sigch -c control_sigch " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off control_sigch -c control_sigch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "control_sigch EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design control_sigch" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "Warning: No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN0 " "Info: Pin IN0 not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN0 } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT0 " "Info: Pin OUT0 not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { OUT0 } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOP " "Info: Pin NOP not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { NOP } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F_BUS " "Info: Pin F_BUS not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { F_BUS } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_BUS " "Info: Pin FL_BUS not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { FL_BUS } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FR_BUS " "Info: Pin FR_BUS not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { FR_BUS } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FR_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DL " "Info: Pin DL not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { DL } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XL " "Info: Pin XL not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { XL } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Info: Pin M not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { M } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_PC " "Info: Pin IN_PC not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_PC } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_PC " "Info: Pin LD_PC not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { LD_PC } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_IR " "Info: Pin LD_IR not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { LD_IR } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Info: Pin WE not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { WE } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_CZ " "Info: Pin EN_CZ not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { EN_CZ } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { S[0] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 8 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { S[1] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 8 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { S[2] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 8 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { S[3] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 8 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MADD\[0\] " "Info: Pin MADD\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { MADD[0] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 9 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MADD\[1\] " "Info: Pin MADD\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { MADD[1] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 9 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Info: Pin RA\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { RA[0] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 9 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Info: Pin RA\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { RA[1] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 9 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[0\] " "Info: Pin WA\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { WA[0] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 9 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WA\[1\] " "Info: Pin WA\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { WA[1] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 9 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOVB " "Info: Pin MOVB not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { MOVB } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOT0 " "Info: Pin NOT0 not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { NOT0 } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU " "Info: Pin ALU not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { ALU } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOVC " "Info: Pin MOVC not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { MOVC } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOVA " "Info: Pin MOVA not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { MOVA } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHL " "Info: Pin SHL not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { SHL } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHR " "Info: Pin SHR not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { SHR } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JC " "Info: Pin JC not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JC } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP " "Info: Pin JMP not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JMP } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JZ " "Info: Pin JZ not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { JZ } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { JZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SM " "Info: Pin SM not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { SM } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HALT " "Info: Pin HALT not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { HALT } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { C } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { Z } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[4] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[5] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[6] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[7] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[0] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[1] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[2] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IR[3] } } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyan/control_sigch/control_sigch.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 25 21 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 25 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F_BUS 0 " "Info: Pin \"F_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_BUS 0 " "Info: Pin \"FL_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FR_BUS 0 " "Info: Pin \"FR_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DL 0 " "Info: Pin \"DL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XL 0 " "Info: Pin \"XL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M 0 " "Info: Pin \"M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IN_PC 0 " "Info: Pin \"IN_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD_PC 0 " "Info: Pin \"LD_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD_IR 0 " "Info: Pin \"LD_IR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Info: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EN_CZ 0 " "Info: Pin \"EN_CZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MADD\[0\] 0 " "Info: Pin \"MADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MADD\[1\] 0 " "Info: Pin \"MADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[0\] 0 " "Info: Pin \"RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[1\] 0 " "Info: Pin \"RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WA\[0\] 0 " "Info: Pin \"WA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WA\[1\] 0 " "Info: Pin \"WA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 20:23:26 2018 " "Info: Processing ended: Fri Jan 05 20:23:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
