\hypertarget{struct_c_r_c___type_def}{}\section{C\+R\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_c___type_def}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}


C\+RC calculation unit.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{I\+DR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+RC calculation unit. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

C\+RC Control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

C\+RC Data register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}\label{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}} 
\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!I\+DR@{I\+DR}}
\index{I\+DR@{I\+DR}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+DR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+DR}

C\+RC Independent data register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}\label{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}} 
\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x05 \mbox{\Hypertarget{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}} 
\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
