0.7
2020.1
May 27 2020
20:09:33
D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.sim/sim_1/synth/func/xsim/smartnic_sim_func_synth.v,1678459975,verilog,,,,BufferFifoIP_128;BufferFifoIP_128_axis_data_fifo_v2_0_3_top;BufferFifoIP_128_xpm_cdc_sync_rst;BufferFifoIP_128_xpm_counter_updn__parameterized0;BufferFifoIP_128_xpm_counter_updn__parameterized2;BufferFifoIP_128_xpm_counter_updn__parameterized2_0;BufferFifoIP_128_xpm_counter_updn__parameterized3;BufferFifoIP_128_xpm_counter_updn__parameterized3_1;BufferFifoIP_128_xpm_fifo_axis;BufferFifoIP_128_xpm_fifo_base;BufferFifoIP_128_xpm_fifo_reg_bit;BufferFifoIP_128_xpm_fifo_rst;BufferFifoIP_128_xpm_memory_base;BufferFifoIP_512;BufferFifoIP_512__axis_data_fifo_v2_0_3_top;BufferFifoIP_512__xpm_cdc_sync_rst;BufferFifoIP_512__xpm_counter_updn__parameterized0;BufferFifoIP_512__xpm_counter_updn__parameterized2;BufferFifoIP_512__xpm_counter_updn__parameterized2_0;BufferFifoIP_512__xpm_counter_updn__parameterized3;BufferFifoIP_512__xpm_counter_updn__parameterized3_1;BufferFifoIP_512__xpm_fifo_axis;BufferFifoIP_512__xpm_fifo_base;BufferFifoIP_512__xpm_fifo_reg_bit;BufferFifoIP_512__xpm_fifo_rst;BufferFifoIP_512__xpm_memory_base;PackageHandler;REHandler;REHandlerUnit;ReduceAddSync;ReduceAddSync_1;ReduceAddSync_1_0;ReduceAddSync_1_3;ReduceAddSync_1_4;ReduceAddSync_2;ReduceAddSync_3;ReduceOrSync;ReduceXorSync;RxBufferFifo2;RxChksumVerifier;RxConverter;RxHandler;RxPipeline;RxRESearcher;RxRSSHasher;RxStrMatcher;RxStrSearcher;TxBufferFifo2;TxChksumGenerator;TxConverter;TxHandler;TxPipeline;axis_data_fifo_0;axis_data_fifo_0__axis_data_fifo_v2_0_3_top;axis_data_fifo_0__xpm_cdc_sync_rst;axis_data_fifo_0__xpm_counter_updn__parameterized0;axis_data_fifo_0__xpm_counter_updn__parameterized2;axis_data_fifo_0__xpm_counter_updn__parameterized2_0;axis_data_fifo_0__xpm_counter_updn__parameterized3;axis_data_fifo_0__xpm_counter_updn__parameterized3_1;axis_data_fifo_0__xpm_fifo_axis;axis_data_fifo_0__xpm_fifo_base;axis_data_fifo_0__xpm_fifo_reg_bit;axis_data_fifo_0__xpm_fifo_rst;axis_data_fifo_0__xpm_memory_base;glbl;mpsoc_wrapper;qdma_fifo_lut;qdma_fifo_lut__parameterized0;qdma_fifo_lut__parameterized1;qdma_fifo_lut__parameterized2;qdma_stm_c2h_stub;qdma_stm_h2c_stub,,,../../../../../doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl;../../../../../smart_nic.ip_user_files/ipstatic/hdl;../../../../../smart_nic.srcs/sources_1/imports,,,,,
D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_stm_defines.svh,1669641565,verilog,,,,,,,,,,,,
D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/smartnic_sim.sv,1678459343,systemVerilog,,,D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_stm_defines.svh,$unit_smartnic_sim_sv;smartnic_sim,,,../../../../../doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl;../../../../../smart_nic.ip_user_files/ipstatic/hdl;../../../../../smart_nic.srcs/sources_1/imports,,,,,
