#-- Synopsys, Inc.
#-- Project file /home/elicahill/lscc/iCEcube2.2017.08/sbt_backend/Projects/test/test_syn.prj
#project files
add_file -verilog -lib work ../sources_1/new/top.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/mem_video.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/natalius_processor.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/ALU.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/shiftbyte.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/data_path.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/vga_control.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/memram.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/instruction_memory.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/control_unit.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/natalius_8bit_risc.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_natalius_8bit_risc/Sources/hdl/LIFO.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_sc.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_picbuf.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/syncgen_intf.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/pixel_queue.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dctcodes.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/watchdog.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/yuv2rgb.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_addrgen.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/regfile.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/zigzag_table.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/reset.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fifo_size.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mpeg2fpga.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_bilinear.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo144.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/probe.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/syncgen.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_motvec.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo216.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_request.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_addrgen.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/regfile_codes.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_response.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mixer.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/getbits.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_dta.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/modeline.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_codes.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/iquant.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/timescale.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vbuf.v
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_cfu.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_usart.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_cpu.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_gpio.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_dmem.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_alu.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_application_image.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_bootloader_image.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_package.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_wdt.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_wb_interface.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_reg_file.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_control.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_timer.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_sysconfig.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_imem.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_boot_rom.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_neo430/Sources/hdl/neo430_addr_gen.vhd
add_file -vhdl -lib work ../sources_1/imports/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/msp430_vhdl.vhd

#implementation: "test_Implmnt"
impl -add natalius_8bit_risc_base_Implmnt -type fpga

#implementation attributes
set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX8K
set_option -package CT256
set_option -speed_grade 
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Silicon Blue iCE40
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 2
set_option -fixgeneratedclocks 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_format "edif"
project -result_file ./natalius_8bit_risc_base_Implmnt/natalius_8bit_risc_base.edf
project -log_file ./natalius_8bit_risc_base_Implmnt/natalius_8bit_risc_base.srr
impl -active "natalius_8bit_risc_base_Implmnt"
project -run synthesis -clean
