<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="258" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="525" />
   <clocksource preferredWidth="524" />
   <frequency preferredWidth="505" />
  </columns>
 </clocktable>
 <window width="1920" height="1040" x="0" y="0" />
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped,Library/Verification,Project,Library/Qsys Interconnect,Library,Library/Qsys Interconnect/AXI Interface,Library/Verification/Simulation" />
 <hdlexample language="VERILOG" />
</preferences>
