# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/DE2_115.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DE2_115
# -- Compiling architecture structural of DE2_115
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/reset_delay.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reset_Delay
# -- Compiling architecture Arch of Reset_Delay
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/clk_enabler.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_enabler
# -- Compiling architecture behv of clk_enabler
# 
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_ctrl_test
# -- Compiling architecture arch of ram_ctrl_test
# ** Error: (vcom-11) Could not find work.sram_controller.
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(30): (vcom-1195) Cannot find expanded name "work.SRAM_Controller".
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(30): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.btn_debounce_toggle.
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(47): (vcom-1195) Cannot find expanded name "work.btn_debounce_toggle".
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(47): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.btn_debounce_toggle.
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(55): (vcom-1195) Cannot find expanded name "work.btn_debounce_toggle".
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(55): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.btn_debounce_toggle.
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(64): (vcom-1195) Cannot find expanded name "work.btn_debounce_toggle".
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(64): Unknown expanded name.
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(82): (vcom-1272) Length of expected is 19; length of actual is 20.
# 
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/SramCtrl_tb.vhd(100): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/7_segment_display.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SevenSegment
# -- Compiling architecture Behavioral of SevenSegment
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/7_segment_display.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SevenSegment
# -- Compiling architecture Behavioral of SevenSegment
vsim +altera -do Project1_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sevensegment
# vsim +altera -do Project1_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sevensegment 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sevensegment(behavioral)
# do Project1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/DE2_115.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DE2_115
# -- Compiling architecture structural of DE2_115
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/reset_delay.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reset_Delay
# -- Compiling architecture Arch of Reset_Delay
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project1/clk_enabler.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_enabler
# -- Compiling architecture behv of clk_enabler
# 
add wave -position insertpoint  \
sim:/sevensegment/clk \
sim:/sevensegment/reset \
sim:/sevensegment/keypad_input \
sim:/sevensegment/seg_out \
sim:/sevensegment/digit_select \
sim:/sevensegment/address_buffer \
sim:/sevensegment/data_buffer \
sim:/sevensegment/current_digit \
sim:/sevensegment/digit_index \
sim:/sevensegment/display_mode
run
force -freeze sim:/sevensegment/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/sevensegment/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/sevensegment/keypad_input 0011 0
# Value length (4) does not equal array index length (5).
# 
# ** Error: (vsim-4011) Invalid force value: 0011 0.
# 
run
force -freeze sim:/sevensegment/keypad_input 1111 0
# Value length (4) does not equal array index length (5).
# 
# ** Error: (vsim-4011) Invalid force value: 1111 0.
# 
run
force -freeze sim:/sevensegment/keypad_input(0) 0 0
run
force -freeze sim:/sevensegment/keypad_input(4) 0 0
force -freeze sim:/sevensegment/keypad_input(3) 1 0
force -freeze sim:/sevensegment/keypad_input(2) 1 0
force -freeze sim:/sevensegment/keypad_input(1) 1 0
force -freeze sim:/sevensegment/keypad_input(0) 1 0
run
force -freeze sim:/sevensegment/current_digit(3) 0 0
force -freeze sim:/sevensegment/current_digit(2) 0 0
force -freeze sim:/sevensegment/current_digit(0) 1 0
run
force -freeze sim:/sevensegment/reset 0 0
run
