# Async_FIFO_Design
This projects contains Veriolg code and timing analysis of a asynchronous FIFO.
