INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopclr
INFO: [VRFC 10-311] analyzing module flopenclr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoch/Documents/HDL/riscv-fpga/vivado-p/Test/Test.srcs/sim_1/new/tb_rv_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rv_pl_axi
