
byggern43_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  00001658  000016ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001658  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  00800298  00800298  00001784  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001784  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000017e0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000230  00000000  00000000  00001820  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000244f  00000000  00000000  00001a50  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000168f  00000000  00000000  00003e9f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002580  00000000  00000000  0000552e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000524  00000000  00000000  00007ab0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00014ce2  00000000  00000000  00007fd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000fbf  00000000  00000000  0001ccb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  0001dc75  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00004c4e  00000000  00000000  0001de05  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	d4 c2       	rjmp	.+1448   	; 0x5ae <__vector_1>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	d5 c4       	rjmp	.+2474   	; 0xa00 <__vector_21>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	6c c4       	rjmp	.+2264   	; 0x94e <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	93 c1       	rjmp	.+806    	; 0x3a8 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	94 c3       	rjmp	.+1832   	; 0x7c6 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	01 04       	cpc	r0, r1
      e6:	53 04       	cpc	r5, r3
      e8:	53 04       	cpc	r5, r3
      ea:	53 04       	cpc	r5, r3
      ec:	53 04       	cpc	r5, r3
      ee:	53 04       	cpc	r5, r3
      f0:	53 04       	cpc	r5, r3
      f2:	53 04       	cpc	r5, r3
      f4:	01 04       	cpc	r0, r1
      f6:	53 04       	cpc	r5, r3
      f8:	53 04       	cpc	r5, r3
      fa:	53 04       	cpc	r5, r3
      fc:	53 04       	cpc	r5, r3
      fe:	53 04       	cpc	r5, r3
     100:	53 04       	cpc	r5, r3
     102:	53 04       	cpc	r5, r3
     104:	03 04       	cpc	r0, r3
     106:	53 04       	cpc	r5, r3
     108:	53 04       	cpc	r5, r3
     10a:	53 04       	cpc	r5, r3
     10c:	53 04       	cpc	r5, r3
     10e:	53 04       	cpc	r5, r3
     110:	53 04       	cpc	r5, r3
     112:	53 04       	cpc	r5, r3
     114:	53 04       	cpc	r5, r3
     116:	53 04       	cpc	r5, r3
     118:	53 04       	cpc	r5, r3
     11a:	53 04       	cpc	r5, r3
     11c:	53 04       	cpc	r5, r3
     11e:	53 04       	cpc	r5, r3
     120:	53 04       	cpc	r5, r3
     122:	53 04       	cpc	r5, r3
     124:	03 04       	cpc	r0, r3
     126:	53 04       	cpc	r5, r3
     128:	53 04       	cpc	r5, r3
     12a:	53 04       	cpc	r5, r3
     12c:	53 04       	cpc	r5, r3
     12e:	53 04       	cpc	r5, r3
     130:	53 04       	cpc	r5, r3
     132:	53 04       	cpc	r5, r3
     134:	53 04       	cpc	r5, r3
     136:	53 04       	cpc	r5, r3
     138:	53 04       	cpc	r5, r3
     13a:	53 04       	cpc	r5, r3
     13c:	53 04       	cpc	r5, r3
     13e:	53 04       	cpc	r5, r3
     140:	53 04       	cpc	r5, r3
     142:	53 04       	cpc	r5, r3
     144:	4f 04       	cpc	r4, r15
     146:	53 04       	cpc	r5, r3
     148:	53 04       	cpc	r5, r3
     14a:	53 04       	cpc	r5, r3
     14c:	53 04       	cpc	r5, r3
     14e:	53 04       	cpc	r5, r3
     150:	53 04       	cpc	r5, r3
     152:	53 04       	cpc	r5, r3
     154:	2c 04       	cpc	r2, r12
     156:	53 04       	cpc	r5, r3
     158:	53 04       	cpc	r5, r3
     15a:	53 04       	cpc	r5, r3
     15c:	53 04       	cpc	r5, r3
     15e:	53 04       	cpc	r5, r3
     160:	53 04       	cpc	r5, r3
     162:	53 04       	cpc	r5, r3
     164:	53 04       	cpc	r5, r3
     166:	53 04       	cpc	r5, r3
     168:	53 04       	cpc	r5, r3
     16a:	53 04       	cpc	r5, r3
     16c:	53 04       	cpc	r5, r3
     16e:	53 04       	cpc	r5, r3
     170:	53 04       	cpc	r5, r3
     172:	53 04       	cpc	r5, r3
     174:	20 04       	cpc	r2, r0
     176:	53 04       	cpc	r5, r3
     178:	53 04       	cpc	r5, r3
     17a:	53 04       	cpc	r5, r3
     17c:	53 04       	cpc	r5, r3
     17e:	53 04       	cpc	r5, r3
     180:	53 04       	cpc	r5, r3
     182:	53 04       	cpc	r5, r3
     184:	3e 04       	cpc	r3, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e5       	ldi	r30, 0x58	; 88
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 39       	cpi	r26, 0x98	; 152
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e9       	ldi	r26, 0x98	; 152
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a3 3c       	cpi	r26, 0xC3	; 195
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	b1 d3       	rcall	.+1890   	; 0x924 <main>
     1c2:	0c 94 2a 0b 	jmp	0x1654	; 0x1654 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
#include <stdio.h>
#include <avr/interrupt.h>

void adc_init(void)
{
	printf("he");
     1c8:	85 e1       	ldi	r24, 0x15	; 21
     1ca:	92 e0       	ldi	r25, 0x02	; 2
     1cc:	9f 93       	push	r25
     1ce:	8f 93       	push	r24
     1d0:	3f d6       	rcall	.+3198   	; 0xe50 <printf>
	ADMUX |= (1 << REFS0) | (1 << ADLAR) | (1 << ADATE); // AVCC referance and left shifted data, auto trigger
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 66       	ori	r24, 0x60	; 96
     1da:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN) | (1 << ADIE); // adc enable and interupt enable
     1dc:	ea e7       	ldi	r30, 0x7A	; 122
     1de:	f0 e0       	ldi	r31, 0x00	; 0
     1e0:	80 81       	ld	r24, Z
     1e2:	88 68       	ori	r24, 0x88	; 136
     1e4:	80 83       	st	Z, r24
	ADCSRB |= (1 << ADTS1) | (1 << ADTS0); // trrigger on timer 0 overflow
     1e6:	eb e7       	ldi	r30, 0x7B	; 123
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	80 81       	ld	r24, Z
     1ec:	83 60       	ori	r24, 0x03	; 3
     1ee:	80 83       	st	Z, r24
	DIDR0 |= (1 << ADC0D);
     1f0:	ee e7       	ldi	r30, 0x7E	; 126
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
     1f4:	80 81       	ld	r24, Z
     1f6:	81 60       	ori	r24, 0x01	; 1
     1f8:	80 83       	st	Z, r24
	printf("he2");
     1fa:	88 e1       	ldi	r24, 0x18	; 24
     1fc:	92 e0       	ldi	r25, 0x02	; 2
     1fe:	9f 93       	push	r25
     200:	8f 93       	push	r24
     202:	26 d6       	rcall	.+3148   	; 0xe50 <printf>
}
     204:	0f 90       	pop	r0
     206:	0f 90       	pop	r0
     208:	0f 90       	pop	r0
     20a:	0f 90       	pop	r0
     20c:	08 95       	ret

0000020e <can_init>:
	{
		mcp_write(MCP_TXB0D0+i,data->data[i]);
	}
	
	mcp_request_to_send(0); //1
}
     20e:	37 d2       	rcall	.+1134   	; 0x67e <spi_init>
     210:	b5 d1       	rcall	.+874    	; 0x57c <mcp_reset>
     212:	40 e8       	ldi	r20, 0x80	; 128
     214:	6f ef       	ldi	r22, 0xFF	; 255
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	b6 d1       	rcall	.+876    	; 0x586 <mcp_modify_bit>
     21a:	4f ef       	ldi	r20, 0xFF	; 255
     21c:	60 e6       	ldi	r22, 0x60	; 96
     21e:	80 e6       	ldi	r24, 0x60	; 96
     220:	b2 d1       	rcall	.+868    	; 0x586 <mcp_modify_bit>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	61 e0       	ldi	r22, 0x01	; 1
     226:	8b e2       	ldi	r24, 0x2B	; 43
     228:	ae d1       	rcall	.+860    	; 0x586 <mcp_modify_bit>
     22a:	40 e0       	ldi	r20, 0x00	; 0
     22c:	60 ee       	ldi	r22, 0xE0	; 224
     22e:	8f e0       	ldi	r24, 0x0F	; 15
     230:	aa c1       	rjmp	.+852    	; 0x586 <mcp_modify_bit>
     232:	08 95       	ret

00000234 <can_recieve_msg>:

void can_recieve_msg(can_data_t* data){
     234:	0f 93       	push	r16
     236:	1f 93       	push	r17
     238:	cf 93       	push	r28
     23a:	8c 01       	movw	r16, r24
	
	if (mcp_read(MCP_CANINTF) & 0x01){
     23c:	8c e2       	ldi	r24, 0x2C	; 44
     23e:	91 d1       	rcall	.+802    	; 0x562 <mcp_read>
     240:	80 ff       	sbrs	r24, 0
     242:	26 c0       	rjmp	.+76     	; 0x290 <can_recieve_msg+0x5c>
		//printf("VALID MESSAGE \n\r");
		uint8_t idhigh = mcp_read(MCP_RXB0SIDH);
     244:	81 e6       	ldi	r24, 0x61	; 97
     246:	8d d1       	rcall	.+794    	; 0x562 <mcp_read>
     248:	c8 2f       	mov	r28, r24
		uint8_t idlow = mcp_read(MCP_RXB0SIDL);
     24a:	82 e6       	ldi	r24, 0x62	; 98
     24c:	8a d1       	rcall	.+788    	; 0x562 <mcp_read>
     24e:	cc 0f       	add	r28, r28
		data->id = (idhigh << 3)|(idlow >> 5);
     250:	cc 0f       	add	r28, r28
     252:	cc 0f       	add	r28, r28
     254:	82 95       	swap	r24
     256:	86 95       	lsr	r24
     258:	87 70       	andi	r24, 0x07	; 7
     25a:	8c 2b       	or	r24, r28
     25c:	f8 01       	movw	r30, r16
     25e:	80 83       	st	Z, r24
		
		data->length = mcp_read(MCP_RXB0DLC) & 0x0f;
     260:	85 e6       	ldi	r24, 0x65	; 101
     262:	7f d1       	rcall	.+766    	; 0x562 <mcp_read>
     264:	8f 70       	andi	r24, 0x0F	; 15
     266:	f8 01       	movw	r30, r16
     268:	81 83       	std	Z+1, r24	; 0x01
     26a:	88 23       	and	r24, r24
		
		for (uint8_t i = 0; i < data->length; i++)
     26c:	69 f0       	breq	.+26     	; 0x288 <can_recieve_msg+0x54>
     26e:	c0 e0       	ldi	r28, 0x00	; 0
		{
			data->data[i] = mcp_read(MCP_RXB0D0+i);
     270:	86 e6       	ldi	r24, 0x66	; 102
     272:	8c 0f       	add	r24, r28
     274:	76 d1       	rcall	.+748    	; 0x562 <mcp_read>
     276:	f8 01       	movw	r30, r16
     278:	ec 0f       	add	r30, r28
     27a:	f1 1d       	adc	r31, r1
     27c:	82 83       	std	Z+2, r24	; 0x02
     27e:	cf 5f       	subi	r28, 0xFF	; 255
		uint8_t idlow = mcp_read(MCP_RXB0SIDL);
		data->id = (idhigh << 3)|(idlow >> 5);
		
		data->length = mcp_read(MCP_RXB0DLC) & 0x0f;
		
		for (uint8_t i = 0; i < data->length; i++)
     280:	f8 01       	movw	r30, r16
     282:	81 81       	ldd	r24, Z+1	; 0x01
     284:	c8 17       	cp	r28, r24
     286:	a0 f3       	brcs	.-24     	; 0x270 <can_recieve_msg+0x3c>
		{
			data->data[i] = mcp_read(MCP_RXB0D0+i);
		}
		mcp_modify_bit(MCP_CANINTF, 0b01, 0);
     288:	40 e0       	ldi	r20, 0x00	; 0
     28a:	61 e0       	ldi	r22, 0x01	; 1
     28c:	8c e2       	ldi	r24, 0x2C	; 44
     28e:	7b d1       	rcall	.+758    	; 0x586 <mcp_modify_bit>
     290:	cf 91       	pop	r28
	}
     292:	1f 91       	pop	r17
     294:	0f 91       	pop	r16
     296:	08 95       	ret

00000298 <encoder_read_data>:
     298:	e2 e0       	ldi	r30, 0x02	; 2
	printf("\n\n\rcalibration done, max left value: %i, max right value: %i\n\r",max_left_pos,max_right_pos);
}

void print_pos(void){
	printf("%i\n\r",pos);
}
     29a:	f1 e0       	ldi	r31, 0x01	; 1
     29c:	80 81       	ld	r24, Z
     29e:	87 7d       	andi	r24, 0xD7	; 215
     2a0:	80 83       	st	Z, r24
     2a2:	8f ee       	ldi	r24, 0xEF	; 239
     2a4:	90 e0       	ldi	r25, 0x00	; 0
     2a6:	01 97       	sbiw	r24, 0x01	; 1
     2a8:	f1 f7       	brne	.-4      	; 0x2a6 <encoder_read_data+0xe>
     2aa:	00 c0       	rjmp	.+0      	; 0x2ac <encoder_read_data+0x14>
     2ac:	00 00       	nop
     2ae:	a6 e0       	ldi	r26, 0x06	; 6
     2b0:	b1 e0       	ldi	r27, 0x01	; 1
     2b2:	2c 91       	ld	r18, X
     2b4:	80 81       	ld	r24, Z
     2b6:	88 60       	ori	r24, 0x08	; 8
     2b8:	80 83       	st	Z, r24
     2ba:	8f ee       	ldi	r24, 0xEF	; 239
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	01 97       	sbiw	r24, 0x01	; 1
     2c0:	f1 f7       	brne	.-4      	; 0x2be <encoder_read_data+0x26>
     2c2:	00 c0       	rjmp	.+0      	; 0x2c4 <encoder_read_data+0x2c>
     2c4:	00 00       	nop
     2c6:	8c 91       	ld	r24, X
     2c8:	90 81       	ld	r25, Z
     2ca:	90 62       	ori	r25, 0x20	; 32
     2cc:	90 83       	st	Z, r25
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	92 2b       	or	r25, r18
     2d2:	08 95       	ret

000002d4 <encoder_calibrate>:
     2d4:	cf 93       	push	r28
     2d6:	df 93       	push	r29
     2d8:	c1 e9       	ldi	r28, 0x91	; 145
     2da:	d0 e0       	ldi	r29, 0x00	; 0
     2dc:	88 81       	ld	r24, Y
     2de:	8a 7f       	andi	r24, 0xFA	; 250
     2e0:	88 83       	st	Y, r24
     2e2:	6a e5       	ldi	r22, 0x5A	; 90
     2e4:	81 e0       	ldi	r24, 0x01	; 1
     2e6:	b4 d1       	rcall	.+872    	; 0x650 <motor_Direction>
     2e8:	2f ef       	ldi	r18, 0xFF	; 255
     2ea:	83 ed       	ldi	r24, 0xD3	; 211
     2ec:	90 e3       	ldi	r25, 0x30	; 48
     2ee:	21 50       	subi	r18, 0x01	; 1
     2f0:	80 40       	sbci	r24, 0x00	; 0
     2f2:	90 40       	sbci	r25, 0x00	; 0
     2f4:	e1 f7       	brne	.-8      	; 0x2ee <encoder_calibrate+0x1a>
     2f6:	00 c0       	rjmp	.+0      	; 0x2f8 <encoder_calibrate+0x24>
     2f8:	00 00       	nop
     2fa:	6a e5       	ldi	r22, 0x5A	; 90
     2fc:	80 e0       	ldi	r24, 0x00	; 0
     2fe:	a8 d1       	rcall	.+848    	; 0x650 <motor_Direction>
     300:	2f ef       	ldi	r18, 0xFF	; 255
     302:	83 ed       	ldi	r24, 0xD3	; 211
     304:	90 e3       	ldi	r25, 0x30	; 48
     306:	21 50       	subi	r18, 0x01	; 1
     308:	80 40       	sbci	r24, 0x00	; 0
     30a:	90 40       	sbci	r25, 0x00	; 0
     30c:	e1 f7       	brne	.-8      	; 0x306 <encoder_calibrate+0x32>
     30e:	00 c0       	rjmp	.+0      	; 0x310 <encoder_calibrate+0x3c>
     310:	00 00       	nop
     312:	6a e5       	ldi	r22, 0x5A	; 90
     314:	82 e0       	ldi	r24, 0x02	; 2
     316:	9c d1       	rcall	.+824    	; 0x650 <motor_Direction>
     318:	2f ef       	ldi	r18, 0xFF	; 255
     31a:	81 ee       	ldi	r24, 0xE1	; 225
     31c:	94 e0       	ldi	r25, 0x04	; 4
     31e:	21 50       	subi	r18, 0x01	; 1
     320:	80 40       	sbci	r24, 0x00	; 0
     322:	90 40       	sbci	r25, 0x00	; 0
     324:	e1 f7       	brne	.-8      	; 0x31e <encoder_calibrate+0x4a>
     326:	00 c0       	rjmp	.+0      	; 0x328 <encoder_calibrate+0x54>
     328:	00 00       	nop
     32a:	b6 df       	rcall	.-148    	; 0x298 <encoder_read_data>
     32c:	90 93 9f 02 	sts	0x029F, r25	; 0x80029f <max_left_pos+0x1>
     330:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <max_left_pos>
     334:	64 e6       	ldi	r22, 0x64	; 100
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	8b d1       	rcall	.+790    	; 0x650 <motor_Direction>
     33a:	2f ef       	ldi	r18, 0xFF	; 255
     33c:	83 ed       	ldi	r24, 0xD3	; 211
     33e:	90 e3       	ldi	r25, 0x30	; 48
     340:	21 50       	subi	r18, 0x01	; 1
     342:	80 40       	sbci	r24, 0x00	; 0
     344:	90 40       	sbci	r25, 0x00	; 0
     346:	e1 f7       	brne	.-8      	; 0x340 <encoder_calibrate+0x6c>
     348:	00 c0       	rjmp	.+0      	; 0x34a <encoder_calibrate+0x76>
     34a:	00 00       	nop
     34c:	60 e0       	ldi	r22, 0x00	; 0
     34e:	82 e0       	ldi	r24, 0x02	; 2
     350:	7f d1       	rcall	.+766    	; 0x650 <motor_Direction>
     352:	2f ef       	ldi	r18, 0xFF	; 255
     354:	81 ee       	ldi	r24, 0xE1	; 225
     356:	94 e0       	ldi	r25, 0x04	; 4
     358:	21 50       	subi	r18, 0x01	; 1
     35a:	80 40       	sbci	r24, 0x00	; 0
     35c:	90 40       	sbci	r25, 0x00	; 0
     35e:	e1 f7       	brne	.-8      	; 0x358 <encoder_calibrate+0x84>
     360:	00 c0       	rjmp	.+0      	; 0x362 <encoder_calibrate+0x8e>
     362:	00 00       	nop
     364:	99 df       	rcall	.-206    	; 0x298 <encoder_read_data>
     366:	90 93 9d 02 	sts	0x029D, r25	; 0x80029d <max_right_pos+0x1>
     36a:	80 93 9c 02 	sts	0x029C, r24	; 0x80029c <max_right_pos>
     36e:	88 81       	ld	r24, Y
     370:	85 60       	ori	r24, 0x05	; 5
     372:	88 83       	st	Y, r24
     374:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <max_right_pos+0x1>
     378:	8f 93       	push	r24
     37a:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <max_right_pos>
     37e:	8f 93       	push	r24
     380:	80 91 9f 02 	lds	r24, 0x029F	; 0x80029f <max_left_pos+0x1>
     384:	8f 93       	push	r24
     386:	80 91 9e 02 	lds	r24, 0x029E	; 0x80029e <max_left_pos>
     38a:	8f 93       	push	r24
     38c:	8c e1       	ldi	r24, 0x1C	; 28
     38e:	92 e0       	ldi	r25, 0x02	; 2
     390:	9f 93       	push	r25
     392:	8f 93       	push	r24
     394:	5d d5       	rcall	.+2746   	; 0xe50 <printf>
     396:	0f 90       	pop	r0
     398:	0f 90       	pop	r0
     39a:	0f 90       	pop	r0
     39c:	0f 90       	pop	r0
     39e:	0f 90       	pop	r0
     3a0:	0f 90       	pop	r0
     3a2:	df 91       	pop	r29
     3a4:	cf 91       	pop	r28
     3a6:	08 95       	ret

000003a8 <__vector_32>:


can_data_t data;
ISR(TIMER3_COMPA_vect){
     3a8:	1f 92       	push	r1
     3aa:	0f 92       	push	r0
     3ac:	0f b6       	in	r0, 0x3f	; 63
     3ae:	0f 92       	push	r0
     3b0:	11 24       	eor	r1, r1
     3b2:	0b b6       	in	r0, 0x3b	; 59
     3b4:	0f 92       	push	r0
     3b6:	cf 92       	push	r12
     3b8:	df 92       	push	r13
     3ba:	ef 92       	push	r14
     3bc:	ff 92       	push	r15
     3be:	2f 93       	push	r18
     3c0:	3f 93       	push	r19
     3c2:	4f 93       	push	r20
     3c4:	5f 93       	push	r21
     3c6:	6f 93       	push	r22
     3c8:	7f 93       	push	r23
     3ca:	8f 93       	push	r24
     3cc:	9f 93       	push	r25
     3ce:	af 93       	push	r26
     3d0:	bf 93       	push	r27
     3d2:	cf 93       	push	r28
     3d4:	df 93       	push	r29
     3d6:	ef 93       	push	r30
     3d8:	ff 93       	push	r31
	can_recieve_msg(&data);
     3da:	8d ea       	ldi	r24, 0xAD	; 173
     3dc:	92 e0       	ldi	r25, 0x02	; 2
     3de:	2a df       	rcall	.-428    	; 0x234 <can_recieve_msg>
	if (data.id != 0)
     3e0:	80 91 ad 02 	lds	r24, 0x02AD	; 0x8002ad <data>
     3e4:	88 23       	and	r24, r24
     3e6:	71 f0       	breq	.+28     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
	{
		timer_1_set_top(data.data[0]);
     3e8:	cd ea       	ldi	r28, 0xAD	; 173
     3ea:	d2 e0       	ldi	r29, 0x02	; 2
     3ec:	8a 81       	ldd	r24, Y+2	; 0x02
     3ee:	90 e0       	ldi	r25, 0x00	; 0
     3f0:	97 d1       	rcall	.+814    	; 0x720 <timer_1_set_top>
		slider_pos = 255 - data.data[1];
     3f2:	2b 81       	ldd	r18, Y+3	; 0x03
     3f4:	8f ef       	ldi	r24, 0xFF	; 255
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	82 1b       	sub	r24, r18
     3fa:	91 09       	sbc	r25, r1
     3fc:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <slider_pos+0x1>
     400:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <slider_pos>
	}
	
	pos = encoder_read_data();
     404:	49 df       	rcall	.-366    	; 0x298 <encoder_read_data>
     406:	fc 01       	movw	r30, r24
     408:	90 93 a1 02 	sts	0x02A1, r25	; 0x8002a1 <pos+0x1>
     40c:	80 93 a0 02 	sts	0x02A0, r24	; 0x8002a0 <pos>
	int16_t difference = abs(max_left_pos - max_right_pos);
	int16_t scaled_slider_ref = (difference/255)*slider_pos;
	int16_t error = 0;
	if (abs(scaled_slider_ref - pos)<50){
     410:	20 91 9e 02 	lds	r18, 0x029E	; 0x80029e <max_left_pos>
     414:	30 91 9f 02 	lds	r19, 0x029F	; 0x80029f <max_left_pos+0x1>
     418:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <max_right_pos>
     41c:	90 91 9d 02 	lds	r25, 0x029D	; 0x80029d <max_right_pos+0x1>
     420:	28 1b       	sub	r18, r24
     422:	39 0b       	sbc	r19, r25
     424:	c9 01       	movw	r24, r18
     426:	99 23       	and	r25, r25
     428:	24 f4       	brge	.+8      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     42a:	88 27       	eor	r24, r24
     42c:	99 27       	eor	r25, r25
     42e:	82 1b       	sub	r24, r18
     430:	93 0b       	sbc	r25, r19
     432:	6f ef       	ldi	r22, 0xFF	; 255
     434:	70 e0       	ldi	r23, 0x00	; 0
     436:	84 d4       	rcall	.+2312   	; 0xd40 <__divmodhi4>
     438:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <slider_pos>
     43c:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <slider_pos+0x1>
     440:	68 9f       	mul	r22, r24
     442:	e0 01       	movw	r28, r0
     444:	69 9f       	mul	r22, r25
     446:	d0 0d       	add	r29, r0
     448:	78 9f       	mul	r23, r24
     44a:	d0 0d       	add	r29, r0
     44c:	11 24       	eor	r1, r1
     44e:	ce 1b       	sub	r28, r30
     450:	df 0b       	sbc	r29, r31
     452:	ce 01       	movw	r24, r28
     454:	c1 96       	adiw	r24, 0x31	; 49
     456:	83 36       	cpi	r24, 0x63	; 99
     458:	91 05       	cpc	r25, r1
     45a:	58 f4       	brcc	.+22     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
		error = 0;
		integral = 0;
     45c:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
     460:	10 92 99 02 	sts	0x0299, r1	; 0x800299 <__data_end+0x1>
     464:	10 92 9a 02 	sts	0x029A, r1	; 0x80029a <__data_end+0x2>
     468:	10 92 9b 02 	sts	0x029B, r1	; 0x80029b <__data_end+0x3>
	pos = encoder_read_data();
	int16_t difference = abs(max_left_pos - max_right_pos);
	int16_t scaled_slider_ref = (difference/255)*slider_pos;
	int16_t error = 0;
	if (abs(scaled_slider_ref - pos)<50){
		error = 0;
     46c:	c0 e0       	ldi	r28, 0x00	; 0
     46e:	d0 e0       	ldi	r29, 0x00	; 0
     470:	22 c0       	rjmp	.+68     	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
		integral = 0;
	}else{
		error = scaled_slider_ref - pos;
		integral = integral + error*dt;
     472:	be 01       	movw	r22, r28
     474:	0d 2e       	mov	r0, r29
     476:	00 0c       	add	r0, r0
     478:	88 0b       	sbc	r24, r24
     47a:	99 0b       	sbc	r25, r25
     47c:	72 d3       	rcall	.+1764   	; 0xb62 <__floatsisf>
     47e:	20 91 0e 02 	lds	r18, 0x020E	; 0x80020e <dt>
     482:	30 91 0f 02 	lds	r19, 0x020F	; 0x80020f <dt+0x1>
     486:	40 91 10 02 	lds	r20, 0x0210	; 0x800210 <dt+0x2>
     48a:	50 91 11 02 	lds	r21, 0x0211	; 0x800211 <dt+0x3>
     48e:	f5 d3       	rcall	.+2026   	; 0xc7a <__mulsf3>
     490:	9b 01       	movw	r18, r22
     492:	ac 01       	movw	r20, r24
     494:	60 91 98 02 	lds	r22, 0x0298	; 0x800298 <__data_end>
     498:	70 91 99 02 	lds	r23, 0x0299	; 0x800299 <__data_end+0x1>
     49c:	80 91 9a 02 	lds	r24, 0x029A	; 0x80029a <__data_end+0x2>
     4a0:	90 91 9b 02 	lds	r25, 0x029B	; 0x80029b <__data_end+0x3>
     4a4:	c7 d2       	rcall	.+1422   	; 0xa34 <__addsf3>
     4a6:	60 93 98 02 	sts	0x0298, r22	; 0x800298 <__data_end>
     4aa:	70 93 99 02 	sts	0x0299, r23	; 0x800299 <__data_end+0x1>
     4ae:	80 93 9a 02 	sts	0x029A, r24	; 0x80029a <__data_end+0x2>
     4b2:	90 93 9b 02 	sts	0x029B, r25	; 0x80029b <__data_end+0x3>
	}
	
	
	
	int16_t power_signed = Kp*error + Ki*integral;
     4b6:	20 91 98 02 	lds	r18, 0x0298	; 0x800298 <__data_end>
     4ba:	30 91 99 02 	lds	r19, 0x0299	; 0x800299 <__data_end+0x1>
     4be:	40 91 9a 02 	lds	r20, 0x029A	; 0x80029a <__data_end+0x2>
     4c2:	50 91 9b 02 	lds	r21, 0x029B	; 0x80029b <__data_end+0x3>
     4c6:	60 91 06 02 	lds	r22, 0x0206	; 0x800206 <Ki>
     4ca:	70 91 07 02 	lds	r23, 0x0207	; 0x800207 <Ki+0x1>
     4ce:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <Ki+0x2>
     4d2:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <Ki+0x3>
     4d6:	d1 d3       	rcall	.+1954   	; 0xc7a <__mulsf3>
     4d8:	6b 01       	movw	r12, r22
     4da:	7c 01       	movw	r14, r24
     4dc:	be 01       	movw	r22, r28
     4de:	dd 0f       	add	r29, r29
     4e0:	88 0b       	sbc	r24, r24
     4e2:	99 0b       	sbc	r25, r25
     4e4:	3e d3       	rcall	.+1660   	; 0xb62 <__floatsisf>
     4e6:	20 91 0a 02 	lds	r18, 0x020A	; 0x80020a <Kp>
     4ea:	30 91 0b 02 	lds	r19, 0x020B	; 0x80020b <Kp+0x1>
     4ee:	40 91 0c 02 	lds	r20, 0x020C	; 0x80020c <Kp+0x2>
     4f2:	50 91 0d 02 	lds	r21, 0x020D	; 0x80020d <Kp+0x3>
     4f6:	c1 d3       	rcall	.+1922   	; 0xc7a <__mulsf3>
     4f8:	9b 01       	movw	r18, r22
     4fa:	ac 01       	movw	r20, r24
     4fc:	c7 01       	movw	r24, r14
     4fe:	b6 01       	movw	r22, r12
     500:	99 d2       	rcall	.+1330   	; 0xa34 <__addsf3>
     502:	fc d2       	rcall	.+1528   	; 0xafc <__fixsfsi>
	uint16_t power= 0;
	
	if (power_signed > 0){
     504:	16 16       	cp	r1, r22
     506:	17 06       	cpc	r1, r23
     508:	3c f4       	brge	.+14     	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
		if(power_signed < 150){
     50a:	66 39       	cpi	r22, 0x96	; 150
     50c:	71 05       	cpc	r23, r1
     50e:	0c f0       	brlt	.+2      	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
			power = power_signed;
		}else{
			power = 150;
     510:	66 e9       	ldi	r22, 0x96	; 150
		}
		motor_Direction(LEFT,power);		
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	9d d0       	rcall	.+314    	; 0x650 <motor_Direction>
     516:	0c c0       	rjmp	.+24     	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
	}else{
		if(power_signed > -150){
     518:	6b 36       	cpi	r22, 0x6B	; 107
     51a:	4f ef       	ldi	r20, 0xFF	; 255
     51c:	74 07       	cpc	r23, r20
     51e:	24 f0       	brlt	.+8      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
			power = -power_signed;
     520:	71 95       	neg	r23
     522:	61 95       	neg	r22
     524:	71 09       	sbc	r23, r1
     526:	02 c0       	rjmp	.+4      	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
		}else{
			power = 150;
     528:	66 e9       	ldi	r22, 0x96	; 150
     52a:	70 e0       	ldi	r23, 0x00	; 0
		}
		motor_Direction(RIGHT,power);
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	90 d0       	rcall	.+288    	; 0x650 <motor_Direction>
     530:	ff 91       	pop	r31
	} 
	
	//printf("%i  %u\n\r",error, power); 
}
     532:	ef 91       	pop	r30
     534:	df 91       	pop	r29
     536:	cf 91       	pop	r28
     538:	bf 91       	pop	r27
     53a:	af 91       	pop	r26
     53c:	9f 91       	pop	r25
     53e:	8f 91       	pop	r24
     540:	7f 91       	pop	r23
     542:	6f 91       	pop	r22
     544:	5f 91       	pop	r21
     546:	4f 91       	pop	r20
     548:	3f 91       	pop	r19
     54a:	2f 91       	pop	r18
     54c:	ff 90       	pop	r15
     54e:	ef 90       	pop	r14
     550:	df 90       	pop	r13
     552:	cf 90       	pop	r12
     554:	0f 90       	pop	r0
     556:	0b be       	out	0x3b, r0	; 59
     558:	0f 90       	pop	r0
     55a:	0f be       	out	0x3f, r0	; 63
     55c:	0f 90       	pop	r0
     55e:	1f 90       	pop	r1
     560:	18 95       	reti

00000562 <mcp_read>:
     562:	cf 93       	push	r28

void mcp_request_to_send(uint8_t buffer){
	slave_enable();
	spi_write(0x80 | (1<< buffer));
	slave_deselect();
}
     564:	c8 2f       	mov	r28, r24
     566:	9f d0       	rcall	.+318    	; 0x6a6 <slave_enable>
     568:	83 e0       	ldi	r24, 0x03	; 3
     56a:	91 d0       	rcall	.+290    	; 0x68e <spi_write>
     56c:	8c 2f       	mov	r24, r28
     56e:	8f d0       	rcall	.+286    	; 0x68e <spi_write>
     570:	93 d0       	rcall	.+294    	; 0x698 <spi_read>
     572:	c8 2f       	mov	r28, r24
     574:	9a d0       	rcall	.+308    	; 0x6aa <slave_deselect>
     576:	8c 2f       	mov	r24, r28
     578:	cf 91       	pop	r28
     57a:	08 95       	ret

0000057c <mcp_reset>:
     57c:	94 d0       	rcall	.+296    	; 0x6a6 <slave_enable>
     57e:	80 ec       	ldi	r24, 0xC0	; 192
     580:	86 d0       	rcall	.+268    	; 0x68e <spi_write>
     582:	93 c0       	rjmp	.+294    	; 0x6aa <slave_deselect>
     584:	08 95       	ret

00000586 <mcp_modify_bit>:
     586:	1f 93       	push	r17
     588:	cf 93       	push	r28
     58a:	df 93       	push	r29
     58c:	18 2f       	mov	r17, r24
     58e:	d6 2f       	mov	r29, r22
     590:	c4 2f       	mov	r28, r20
     592:	89 d0       	rcall	.+274    	; 0x6a6 <slave_enable>
     594:	85 e0       	ldi	r24, 0x05	; 5
     596:	7b d0       	rcall	.+246    	; 0x68e <spi_write>
     598:	81 2f       	mov	r24, r17
     59a:	79 d0       	rcall	.+242    	; 0x68e <spi_write>
     59c:	8d 2f       	mov	r24, r29
     59e:	77 d0       	rcall	.+238    	; 0x68e <spi_write>
     5a0:	8c 2f       	mov	r24, r28
     5a2:	75 d0       	rcall	.+234    	; 0x68e <spi_write>
     5a4:	82 d0       	rcall	.+260    	; 0x6aa <slave_deselect>
     5a6:	df 91       	pop	r29
     5a8:	cf 91       	pop	r28
     5aa:	1f 91       	pop	r17
     5ac:	08 95       	ret

000005ae <__vector_1>:



ISR(INT0_vect){
     5ae:	1f 92       	push	r1
     5b0:	0f 92       	push	r0
     5b2:	0f b6       	in	r0, 0x3f	; 63
     5b4:	0f 92       	push	r0
     5b6:	11 24       	eor	r1, r1
}
     5b8:	0f 90       	pop	r0
     5ba:	0f be       	out	0x3f, r0	; 63
     5bc:	0f 90       	pop	r0
     5be:	1f 90       	pop	r1
     5c0:	18 95       	reti

000005c2 <motor_reset>:
{	
	
	
}
void motor_reset(void){
	PORTH &= ~(1 << PINH6);
     5c2:	e2 e0       	ldi	r30, 0x02	; 2
     5c4:	f1 e0       	ldi	r31, 0x01	; 1
     5c6:	80 81       	ld	r24, Z
     5c8:	8f 7b       	andi	r24, 0xBF	; 191
     5ca:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5cc:	8f e1       	ldi	r24, 0x1F	; 31
     5ce:	93 e0       	ldi	r25, 0x03	; 3
     5d0:	01 97       	sbiw	r24, 0x01	; 1
     5d2:	f1 f7       	brne	.-4      	; 0x5d0 <motor_reset+0xe>
     5d4:	00 c0       	rjmp	.+0      	; 0x5d6 <motor_reset+0x14>
     5d6:	00 00       	nop
	_delay_us(200);
	PORTH |= (1 << PINH6);
     5d8:	80 81       	ld	r24, Z
     5da:	80 64       	ori	r24, 0x40	; 64
     5dc:	80 83       	st	Z, r24
     5de:	08 95       	ret

000005e0 <motor_init>:
#include <util/delay.h>
#include <stdio.h>
#include <avr/io.h>

void motor_init(void){
	DDRH |= (1 << DDH1)| (1 << DDH4)| (1 << DDH5) |(1 << DDH6) | (1 << DDH3) ;
     5e0:	e1 e0       	ldi	r30, 0x01	; 1
     5e2:	f1 e0       	ldi	r31, 0x01	; 1
     5e4:	80 81       	ld	r24, Z
     5e6:	8a 67       	ori	r24, 0x7A	; 122
     5e8:	80 83       	st	Z, r24
	PORTH |= (1 << PINH4);
     5ea:	e2 e0       	ldi	r30, 0x02	; 2
     5ec:	f1 e0       	ldi	r31, 0x01	; 1
     5ee:	80 81       	ld	r24, Z
     5f0:	80 61       	ori	r24, 0x10	; 16
     5f2:	80 83       	st	Z, r24
	DDRD |= ((1 << DDD0) | (1 << DDD1));
     5f4:	8a b1       	in	r24, 0x0a	; 10
     5f6:	83 60       	ori	r24, 0x03	; 3
     5f8:	8a b9       	out	0x0a, r24	; 10
	motor_reset();
     5fa:	e3 df       	rcall	.-58     	; 0x5c2 <motor_reset>
	DDRK = 0x00;
     5fc:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
	TWI_Master_Initialise();
     600:	b4 c0       	rjmp	.+360    	; 0x76a <TWI_Master_Initialise>
     602:	08 95       	ret

00000604 <DAC_send>:
		DAC_send(0);
	}
}


void DAC_send(uint8_t data) {
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	00 d0       	rcall	.+0      	; 0x60a <DAC_send+0x6>
     60a:	cd b7       	in	r28, 0x3d	; 61
     60c:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     60e:	9e e5       	ldi	r25, 0x5E	; 94
     610:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     612:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     614:	8b 83       	std	Y+3, r24	; 0x03
	
	uint8_t a = TWI_Start_Transceiver_With_Data(message, 3);
     616:	63 e0       	ldi	r22, 0x03	; 3
     618:	ce 01       	movw	r24, r28
     61a:	01 96       	adiw	r24, 0x01	; 1
     61c:	b0 d0       	rcall	.+352    	; 0x77e <TWI_Start_Transceiver_With_Data>
     61e:	e7 ec       	ldi	r30, 0xC7	; 199
     620:	f0 e0       	ldi	r31, 0x00	; 0
     622:	31 97       	sbiw	r30, 0x01	; 1
     624:	f1 f7       	brne	.-4      	; 0x622 <DAC_send+0x1e>
     626:	00 c0       	rjmp	.+0      	; 0x628 <DAC_send+0x24>
     628:	00 00       	nop
	_delay_us(50);
	if (a != 0xf8)
     62a:	88 3f       	cpi	r24, 0xF8	; 248
     62c:	59 f0       	breq	.+22     	; 0x644 <DAC_send+0x40>
	{
		printf("err = 0x%x\n\r",a);
     62e:	1f 92       	push	r1
     630:	8f 93       	push	r24
     632:	8b e5       	ldi	r24, 0x5B	; 91
     634:	92 e0       	ldi	r25, 0x02	; 2
     636:	9f 93       	push	r25
     638:	8f 93       	push	r24
     63a:	0a d4       	rcall	.+2068   	; 0xe50 <printf>
     63c:	0f 90       	pop	r0
     63e:	0f 90       	pop	r0
     640:	0f 90       	pop	r0
     642:	0f 90       	pop	r0
	}
     644:	0f 90       	pop	r0
     646:	0f 90       	pop	r0
     648:	0f 90       	pop	r0
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	08 95       	ret

00000650 <motor_Direction>:
	_delay_us(200);
	PORTH |= (1 << PINH6);
}
void motor_Direction(uint8_t dir,uint8_t speed)
{
	if(dir == LEFT){
     650:	81 11       	cpse	r24, r1
     652:	08 c0       	rjmp	.+16     	; 0x664 <motor_Direction+0x14>
		PORTH &= ~(1 << PINH1);
     654:	e2 e0       	ldi	r30, 0x02	; 2
     656:	f1 e0       	ldi	r31, 0x01	; 1
     658:	80 81       	ld	r24, Z
     65a:	8d 7f       	andi	r24, 0xFD	; 253
     65c:	80 83       	st	Z, r24
		DAC_send(speed);
     65e:	86 2f       	mov	r24, r22
     660:	d1 cf       	rjmp	.-94     	; 0x604 <DAC_send>
     662:	08 95       	ret
	}
	else if(dir == RIGHT){
     664:	81 30       	cpi	r24, 0x01	; 1
     666:	41 f4       	brne	.+16     	; 0x678 <motor_Direction+0x28>
		PORTH |= (1 << PINH1);
     668:	e2 e0       	ldi	r30, 0x02	; 2
     66a:	f1 e0       	ldi	r31, 0x01	; 1
     66c:	80 81       	ld	r24, Z
     66e:	82 60       	ori	r24, 0x02	; 2
     670:	80 83       	st	Z, r24
		DAC_send(speed);
     672:	86 2f       	mov	r24, r22
     674:	c7 cf       	rjmp	.-114    	; 0x604 <DAC_send>
     676:	08 95       	ret
	}else{
		DAC_send(0);
     678:	80 e0       	ldi	r24, 0x00	; 0
     67a:	c4 cf       	rjmp	.-120    	; 0x604 <DAC_send>
     67c:	08 95       	ret

0000067e <spi_init>:
#include <avr/io.h>
#include <stdio.h>
#include "spi.h"

void spi_init(void){
	DDRB |= (1 << PINB0)|(1 << PINB7)|(1 << PINB2)|(1 << PINB1); // setting ss, mosi and sck as output
     67e:	84 b1       	in	r24, 0x04	; 4
     680:	87 68       	ori	r24, 0x87	; 135
     682:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PINB3);	// setting miso as input
     684:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1 << SPR0); // enable SPI and selectiong master mode
     686:	8c b5       	in	r24, 0x2c	; 44
     688:	81 65       	ori	r24, 0x51	; 81
     68a:	8c bd       	out	0x2c, r24	; 44
     68c:	08 95       	ret

0000068e <spi_write>:
}
	
void spi_write(uint8_t data){
	SPDR = data;
     68e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     690:	0d b4       	in	r0, 0x2d	; 45
     692:	07 fe       	sbrs	r0, 7
     694:	fd cf       	rjmp	.-6      	; 0x690 <spi_write+0x2>
}
     696:	08 95       	ret

00000698 <spi_read>:

uint8_t spi_read(void){
	SPDR = 0xaa;
     698:	8a ea       	ldi	r24, 0xAA	; 170
     69a:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     69c:	0d b4       	in	r0, 0x2d	; 45
     69e:	07 fe       	sbrs	r0, 7
     6a0:	fd cf       	rjmp	.-6      	; 0x69c <spi_read+0x4>
	return SPDR;
     6a2:	8e b5       	in	r24, 0x2e	; 46
}
     6a4:	08 95       	ret

000006a6 <slave_enable>:

void slave_enable(void){
	PORTB &= ~(1 << PINB7);
     6a6:	2f 98       	cbi	0x05, 7	; 5
     6a8:	08 95       	ret

000006aa <slave_deselect>:
}

void slave_deselect(void){
	PORTB |= (1 << PINB7);
     6aa:	2f 9a       	sbi	0x05, 7	; 5
     6ac:	08 95       	ret

000006ae <timer_init>:
#include "timer.h"
#include <stdio.h>

void timer_init(void){	
	//Timer 0:
	TCCR0A |= (1 << WGM01);
     6ae:	84 b5       	in	r24, 0x24	; 36
     6b0:	82 60       	ori	r24, 0x02	; 2
     6b2:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1 << CS02) | (1 << CS00);
     6b4:	85 b5       	in	r24, 0x25	; 37
     6b6:	85 60       	ori	r24, 0x05	; 5
     6b8:	85 bd       	out	0x25, r24	; 37
	OCR0A = 127;
     6ba:	8f e7       	ldi	r24, 0x7F	; 127
     6bc:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1 << OCIE0A);
     6be:	ee e6       	ldi	r30, 0x6E	; 110
     6c0:	f0 e0       	ldi	r31, 0x00	; 0
     6c2:	80 81       	ld	r24, Z
     6c4:	82 60       	ori	r24, 0x02	; 2
     6c6:	80 83       	st	Z, r24
	///TCCR0B = (1 << CS02) |(0 << CS01) | (0 << CS00); //set clock prescaler to 16MHz/256 = 62.5kHz (PWM frequency = 244.1Hz)
	//OCR0B = 128; //sets the desired pulse width (0-255)
	//DDRG |= (1 << PG5); // Set pin 4 (PG5) as output
	
	//Timer 1: clear OC1A (channel A) on compare match, use fast PWM, OCR used as TOP, prescaler to 8
	TCCR1A |= (1 << COM1A1) | (1 << WGM11) /*| (1 << WGM10)*/;
     6c8:	e0 e8       	ldi	r30, 0x80	; 128
     6ca:	f0 e0       	ldi	r31, 0x00	; 0
     6cc:	80 81       	ld	r24, Z
     6ce:	82 68       	ori	r24, 0x82	; 130
     6d0:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS10) | (1 << CS11);
     6d2:	e1 e8       	ldi	r30, 0x81	; 129
     6d4:	f0 e0       	ldi	r31, 0x00	; 0
     6d6:	80 81       	ld	r24, Z
     6d8:	8b 61       	ori	r24, 0x1B	; 27
     6da:	80 83       	st	Z, r24
	ICR1 = 5000;
     6dc:	88 e8       	ldi	r24, 0x88	; 136
     6de:	93 e1       	ldi	r25, 0x13	; 19
     6e0:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     6e4:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	OCR1A = 300;
     6e8:	8c e2       	ldi	r24, 0x2C	; 44
     6ea:	91 e0       	ldi	r25, 0x01	; 1
     6ec:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     6f0:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
	
	//timer 2:
	TCCR3A |= (1 << WGM31);
     6f4:	e0 e9       	ldi	r30, 0x90	; 144
     6f6:	f0 e0       	ldi	r31, 0x00	; 0
     6f8:	80 81       	ld	r24, Z
     6fa:	82 60       	ori	r24, 0x02	; 2
     6fc:	80 83       	st	Z, r24
	TCCR3B |= (1 << CS02)|(1 << CS30);
     6fe:	e1 e9       	ldi	r30, 0x91	; 145
     700:	f0 e0       	ldi	r31, 0x00	; 0
     702:	80 81       	ld	r24, Z
     704:	85 60       	ori	r24, 0x05	; 5
     706:	80 83       	st	Z, r24
	OCR3A = 250;
     708:	8a ef       	ldi	r24, 0xFA	; 250
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     710:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
	TIMSK3 |= (1 << OCIE3A);
     714:	e1 e7       	ldi	r30, 0x71	; 113
     716:	f0 e0       	ldi	r31, 0x00	; 0
     718:	80 81       	ld	r24, Z
     71a:	82 60       	ori	r24, 0x02	; 2
     71c:	80 83       	st	Z, r24
     71e:	08 95       	ret

00000720 <timer_1_set_top>:
}

void timer_1_set_top(uint16_t top_val){
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((255-top_val)*10*25)/(214))+(225);
     720:	46 e0       	ldi	r20, 0x06	; 6
     722:	9c 01       	movw	r18, r24
     724:	42 9f       	mul	r20, r18
     726:	c0 01       	movw	r24, r0
     728:	43 9f       	mul	r20, r19
     72a:	90 0d       	add	r25, r0
     72c:	92 1b       	sub	r25, r18
     72e:	11 24       	eor	r1, r1
     730:	9c 01       	movw	r18, r24
     732:	2a 5f       	subi	r18, 0xFA	; 250
     734:	36 40       	sbci	r19, 0x06	; 6
     736:	36 95       	lsr	r19
     738:	27 95       	ror	r18
     73a:	a9 ec       	ldi	r26, 0xC9	; 201
     73c:	b4 e0       	ldi	r27, 0x04	; 4
     73e:	1b d3       	rcall	.+1590   	; 0xd76 <__umulhisi3>
     740:	96 95       	lsr	r25
     742:	87 95       	ror	r24
     744:	8f 51       	subi	r24, 0x1F	; 31
     746:	9f 4f       	sbci	r25, 0xFF	; 255
	//printf("%u   \r",x);
	if (x <= 225)
     748:	82 3e       	cpi	r24, 0xE2	; 226
     74a:	91 05       	cpc	r25, r1
     74c:	38 f0       	brcs	.+14     	; 0x75c <timer_1_set_top+0x3c>
	{
		x = 225;
	}else if (x >= 520)
     74e:	88 30       	cpi	r24, 0x08	; 8
     750:	32 e0       	ldi	r19, 0x02	; 2
     752:	93 07       	cpc	r25, r19
     754:	28 f0       	brcs	.+10     	; 0x760 <timer_1_set_top+0x40>
	{
		x = 520;
     756:	88 e0       	ldi	r24, 0x08	; 8
     758:	92 e0       	ldi	r25, 0x02	; 2
     75a:	02 c0       	rjmp	.+4      	; 0x760 <timer_1_set_top+0x40>
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((255-top_val)*10*25)/(214))+(225);
	//printf("%u   \r",x);
	if (x <= 225)
	{
		x = 225;
     75c:	81 ee       	ldi	r24, 0xE1	; 225
     75e:	90 e0       	ldi	r25, 0x00	; 0
	}else if (x >= 520)
	{
		x = 520;
	}
	
	OCR1A = x;
     760:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     764:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     768:	08 95       	ret

0000076a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     76a:	8c e0       	ldi	r24, 0x0C	; 12
     76c:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     770:	8f ef       	ldi	r24, 0xFF	; 255
     772:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     776:	84 e0       	ldi	r24, 0x04	; 4
     778:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     77c:	08 95       	ret

0000077e <TWI_Start_Transceiver_With_Data>:
     77e:	dc 01       	movw	r26, r24
     780:	ec eb       	ldi	r30, 0xBC	; 188
     782:	f0 e0       	ldi	r31, 0x00	; 0
     784:	90 81       	ld	r25, Z
     786:	90 fd       	sbrc	r25, 0
     788:	fd cf       	rjmp	.-6      	; 0x784 <TWI_Start_Transceiver_With_Data+0x6>
     78a:	60 93 a4 02 	sts	0x02A4, r22	; 0x8002a4 <TWI_msgSize>
     78e:	8c 91       	ld	r24, X
     790:	80 93 a5 02 	sts	0x02A5, r24	; 0x8002a5 <TWI_buf>
     794:	80 fd       	sbrc	r24, 0
     796:	0c c0       	rjmp	.+24     	; 0x7b0 <TWI_Start_Transceiver_With_Data+0x32>
     798:	62 30       	cpi	r22, 0x02	; 2
     79a:	50 f0       	brcs	.+20     	; 0x7b0 <TWI_Start_Transceiver_With_Data+0x32>
     79c:	fd 01       	movw	r30, r26
     79e:	31 96       	adiw	r30, 0x01	; 1
     7a0:	a6 ea       	ldi	r26, 0xA6	; 166
     7a2:	b2 e0       	ldi	r27, 0x02	; 2
     7a4:	81 e0       	ldi	r24, 0x01	; 1
     7a6:	91 91       	ld	r25, Z+
     7a8:	9d 93       	st	X+, r25
     7aa:	8f 5f       	subi	r24, 0xFF	; 255
     7ac:	68 13       	cpse	r22, r24
     7ae:	fb cf       	rjmp	.-10     	; 0x7a6 <TWI_Start_Transceiver_With_Data+0x28>
     7b0:	10 92 a3 02 	sts	0x02A3, r1	; 0x8002a3 <TWI_statusReg>
     7b4:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <TWI_state>
     7b8:	98 ef       	ldi	r25, 0xF8	; 248
     7ba:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <TWI_state>
     7be:	95 ea       	ldi	r25, 0xA5	; 165
     7c0:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     7c4:	08 95       	ret

000007c6 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     7c6:	1f 92       	push	r1
     7c8:	0f 92       	push	r0
     7ca:	0f b6       	in	r0, 0x3f	; 63
     7cc:	0f 92       	push	r0
     7ce:	11 24       	eor	r1, r1
     7d0:	0b b6       	in	r0, 0x3b	; 59
     7d2:	0f 92       	push	r0
     7d4:	2f 93       	push	r18
     7d6:	3f 93       	push	r19
     7d8:	8f 93       	push	r24
     7da:	9f 93       	push	r25
     7dc:	af 93       	push	r26
     7de:	bf 93       	push	r27
     7e0:	ef 93       	push	r30
     7e2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     7e4:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     7e8:	8e 2f       	mov	r24, r30
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	fc 01       	movw	r30, r24
     7ee:	38 97       	sbiw	r30, 0x08	; 8
     7f0:	e1 35       	cpi	r30, 0x51	; 81
     7f2:	f1 05       	cpc	r31, r1
     7f4:	08 f0       	brcs	.+2      	; 0x7f8 <__vector_39+0x32>
     7f6:	57 c0       	rjmp	.+174    	; 0x8a6 <__vector_39+0xe0>
     7f8:	88 27       	eor	r24, r24
     7fa:	ee 58       	subi	r30, 0x8E	; 142
     7fc:	ff 4f       	sbci	r31, 0xFF	; 255
     7fe:	8f 4f       	sbci	r24, 0xFF	; 255
     800:	b2 c2       	rjmp	.+1380   	; 0xd66 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     802:	10 92 a2 02 	sts	0x02A2, r1	; 0x8002a2 <TWI_bufPtr.1673>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     806:	e0 91 a2 02 	lds	r30, 0x02A2	; 0x8002a2 <TWI_bufPtr.1673>
     80a:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <TWI_msgSize>
     80e:	e8 17       	cp	r30, r24
     810:	70 f4       	brcc	.+28     	; 0x82e <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     812:	81 e0       	ldi	r24, 0x01	; 1
     814:	8e 0f       	add	r24, r30
     816:	80 93 a2 02 	sts	0x02A2, r24	; 0x8002a2 <TWI_bufPtr.1673>
     81a:	f0 e0       	ldi	r31, 0x00	; 0
     81c:	eb 55       	subi	r30, 0x5B	; 91
     81e:	fd 4f       	sbci	r31, 0xFD	; 253
     820:	80 81       	ld	r24, Z
     822:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     826:	85 e8       	ldi	r24, 0x85	; 133
     828:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     82c:	43 c0       	rjmp	.+134    	; 0x8b4 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     82e:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <TWI_statusReg>
     832:	81 60       	ori	r24, 0x01	; 1
     834:	80 93 a3 02 	sts	0x02A3, r24	; 0x8002a3 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     838:	84 e9       	ldi	r24, 0x94	; 148
     83a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     83e:	3a c0       	rjmp	.+116    	; 0x8b4 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     840:	e0 91 a2 02 	lds	r30, 0x02A2	; 0x8002a2 <TWI_bufPtr.1673>
     844:	81 e0       	ldi	r24, 0x01	; 1
     846:	8e 0f       	add	r24, r30
     848:	80 93 a2 02 	sts	0x02A2, r24	; 0x8002a2 <TWI_bufPtr.1673>
     84c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     850:	f0 e0       	ldi	r31, 0x00	; 0
     852:	eb 55       	subi	r30, 0x5B	; 91
     854:	fd 4f       	sbci	r31, 0xFD	; 253
     856:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     858:	20 91 a2 02 	lds	r18, 0x02A2	; 0x8002a2 <TWI_bufPtr.1673>
     85c:	30 e0       	ldi	r19, 0x00	; 0
     85e:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <TWI_msgSize>
     862:	90 e0       	ldi	r25, 0x00	; 0
     864:	01 97       	sbiw	r24, 0x01	; 1
     866:	28 17       	cp	r18, r24
     868:	39 07       	cpc	r19, r25
     86a:	24 f4       	brge	.+8      	; 0x874 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     86c:	85 ec       	ldi	r24, 0xC5	; 197
     86e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     872:	20 c0       	rjmp	.+64     	; 0x8b4 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     874:	85 e8       	ldi	r24, 0x85	; 133
     876:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     87a:	1c c0       	rjmp	.+56     	; 0x8b4 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     87c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     880:	e0 91 a2 02 	lds	r30, 0x02A2	; 0x8002a2 <TWI_bufPtr.1673>
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	eb 55       	subi	r30, 0x5B	; 91
     888:	fd 4f       	sbci	r31, 0xFD	; 253
     88a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     88c:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <TWI_statusReg>
     890:	81 60       	ori	r24, 0x01	; 1
     892:	80 93 a3 02 	sts	0x02A3, r24	; 0x8002a3 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     896:	84 e9       	ldi	r24, 0x94	; 148
     898:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     89c:	0b c0       	rjmp	.+22     	; 0x8b4 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     89e:	85 ea       	ldi	r24, 0xA5	; 165
     8a0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8a4:	07 c0       	rjmp	.+14     	; 0x8b4 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8a6:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     8aa:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8ae:	84 e0       	ldi	r24, 0x04	; 4
     8b0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8b4:	ff 91       	pop	r31
     8b6:	ef 91       	pop	r30
     8b8:	bf 91       	pop	r27
     8ba:	af 91       	pop	r26
     8bc:	9f 91       	pop	r25
     8be:	8f 91       	pop	r24
     8c0:	3f 91       	pop	r19
     8c2:	2f 91       	pop	r18
     8c4:	0f 90       	pop	r0
     8c6:	0b be       	out	0x3b, r0	; 59
     8c8:	0f 90       	pop	r0
     8ca:	0f be       	out	0x3f, r0	; 63
     8cc:	0f 90       	pop	r0
     8ce:	1f 90       	pop	r1
     8d0:	18 95       	reti

000008d2 <USART_Transmit>:
// USART driver

// USART transmit
int USART_Transmit(char data, FILE *f){
	/*Wait for empty transmit buffer*/
	while(!(UCSR0A & (1<<UDRE0)));
     8d2:	e0 ec       	ldi	r30, 0xC0	; 192
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	90 81       	ld	r25, Z
     8d8:	95 ff       	sbrs	r25, 5
     8da:	fd cf       	rjmp	.-6      	; 0x8d6 <USART_Transmit+0x4>
	/* Put data into buffer, sends the data*/
	UDR0 = data;
     8dc:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     8e0:	80 e0       	ldi	r24, 0x00	; 0
     8e2:	90 e0       	ldi	r25, 0x00	; 0
     8e4:	08 95       	ret

000008e6 <USART_Receive>:

int USART_Receive(FILE* f){
	/* Wait for data to be received*/
	while(!(UCSR0A & (1<<RXC0)));
     8e6:	e0 ec       	ldi	r30, 0xC0	; 192
     8e8:	f0 e0       	ldi	r31, 0x00	; 0
     8ea:	80 81       	ld	r24, Z
     8ec:	88 23       	and	r24, r24
     8ee:	ec f7       	brge	.-6      	; 0x8ea <USART_Receive+0x4>
	/* Get and return received data from buffer*/
	return UDR0;
     8f0:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
}
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	08 95       	ret

000008f8 <USART_init>:
// USART init
int USART_init(unsigned int ubrr){
	UBRR0H = (unsigned char)(ubrr >> 8);
     8f8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) ubrr;
     8fc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	/*Enable receiver and transmitter and receive interrupt*/
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<< RXCIE0);
     900:	88 e9       	ldi	r24, 0x98	; 152
     902:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	/*Set frame format: 8data, 2 stop bit*/
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     906:	8e e0       	ldi	r24, 0x0E	; 14
     908:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	usart = fdevopen(&USART_Transmit, &USART_Receive);
     90c:	63 e7       	ldi	r22, 0x73	; 115
     90e:	74 e0       	ldi	r23, 0x04	; 4
     910:	89 e6       	ldi	r24, 0x69	; 105
     912:	94 e0       	ldi	r25, 0x04	; 4
     914:	53 d2       	rcall	.+1190   	; 0xdbc <fdevopen>
     916:	90 93 b8 02 	sts	0x02B8, r25	; 0x8002b8 <usart+0x1>
     91a:	80 93 b7 02 	sts	0x02B7, r24	; 0x8002b7 <usart>
	
	return 0;
}
     91e:	80 e0       	ldi	r24, 0x00	; 0
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	08 95       	ret

00000924 <main>:
#include <avr/io.h>
#include <avr/interrupt.h>

int main (void)
{
	USART_init(MYUBRR);
     924:	87 e6       	ldi	r24, 0x67	; 103
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	e7 df       	rcall	.-50     	; 0x8f8 <USART_init>
	
	can_init();
     92a:	71 dc       	rcall	.-1822   	; 0x20e <can_init>
     92c:	88 e6       	ldi	r24, 0x68	; 104

	printf("\n\n\n\n\n begin!!! \n\r");
     92e:	92 e0       	ldi	r25, 0x02	; 2
     930:	9f 93       	push	r25
     932:	8f 93       	push	r24
     934:	8d d2       	rcall	.+1306   	; 0xe50 <printf>
	DDRB |= (1 << PINB5);
     936:	25 9a       	sbi	0x04, 5	; 4
	timer_init();
     938:	ba de       	rcall	.-652    	; 0x6ae <timer_init>
	adc_init();
     93a:	46 dc       	rcall	.-1908   	; 0x1c8 <adc_init>
	
	timer_1_set_top(125);
     93c:	8d e7       	ldi	r24, 0x7D	; 125
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	ef de       	rcall	.-546    	; 0x720 <timer_1_set_top>
	motor_init();
     942:	4e de       	rcall	.-868    	; 0x5e0 <motor_init>
     944:	78 94       	sei
	sei();
     946:	c6 dc       	rcall	.-1652   	; 0x2d4 <encoder_calibrate>
	encoder_calibrate();
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	ff cf       	rjmp	.-2      	; 0x94c <main+0x28>

0000094e <__vector_29>:
     94e:	1f 92       	push	r1
     950:	0f 92       	push	r0
/*
void game_over(void){
	
}*/
uint32_t score = 0;
ISR(ADC_vect){
     952:	0f b6       	in	r0, 0x3f	; 63
     954:	0f 92       	push	r0
     956:	11 24       	eor	r1, r1
     958:	0b b6       	in	r0, 0x3b	; 59
     95a:	0f 92       	push	r0
     95c:	2f 93       	push	r18
     95e:	3f 93       	push	r19
     960:	4f 93       	push	r20
     962:	5f 93       	push	r21
     964:	6f 93       	push	r22
     966:	7f 93       	push	r23
     968:	8f 93       	push	r24
     96a:	9f 93       	push	r25
     96c:	af 93       	push	r26
     96e:	bf 93       	push	r27
     970:	ef 93       	push	r30
     972:	ff 93       	push	r31
	uint8_t val = ADCH;
     974:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	if(val < 70){
     978:	86 34       	cpi	r24, 0x46	; 70
     97a:	e0 f4       	brcc	.+56     	; 0x9b4 <__vector_29+0x66>
	//game_over();
	printf("\r val =  %d  score = %d   \n\r", val, score);
     97c:	90 91 ac 02 	lds	r25, 0x02AC	; 0x8002ac <score+0x3>
     980:	9f 93       	push	r25
     982:	90 91 ab 02 	lds	r25, 0x02AB	; 0x8002ab <score+0x2>
     986:	9f 93       	push	r25
     988:	90 91 aa 02 	lds	r25, 0x02AA	; 0x8002aa <score+0x1>
     98c:	9f 93       	push	r25
     98e:	90 91 a9 02 	lds	r25, 0x02A9	; 0x8002a9 <score>
     992:	9f 93       	push	r25
     994:	1f 92       	push	r1
     996:	8f 93       	push	r24
     998:	8a e7       	ldi	r24, 0x7A	; 122
     99a:	92 e0       	ldi	r25, 0x02	; 2
     99c:	9f 93       	push	r25
     99e:	8f 93       	push	r24
     9a0:	57 d2       	rcall	.+1198   	; 0xe50 <printf>
     9a2:	8d b7       	in	r24, 0x3d	; 61
     9a4:	9e b7       	in	r25, 0x3e	; 62
     9a6:	08 96       	adiw	r24, 0x08	; 8
     9a8:	0f b6       	in	r0, 0x3f	; 63
     9aa:	f8 94       	cli
     9ac:	9e bf       	out	0x3e, r25	; 62
     9ae:	0f be       	out	0x3f, r0	; 63
     9b0:	8d bf       	out	0x3d, r24	; 61
     9b2:	13 c0       	rjmp	.+38     	; 0x9da <__vector_29+0x8c>
	}
	else{
		score += 1;
     9b4:	80 91 a9 02 	lds	r24, 0x02A9	; 0x8002a9 <score>
     9b8:	90 91 aa 02 	lds	r25, 0x02AA	; 0x8002aa <score+0x1>
     9bc:	a0 91 ab 02 	lds	r26, 0x02AB	; 0x8002ab <score+0x2>
     9c0:	b0 91 ac 02 	lds	r27, 0x02AC	; 0x8002ac <score+0x3>
     9c4:	01 96       	adiw	r24, 0x01	; 1
     9c6:	a1 1d       	adc	r26, r1
     9c8:	b1 1d       	adc	r27, r1
     9ca:	80 93 a9 02 	sts	0x02A9, r24	; 0x8002a9 <score>
     9ce:	90 93 aa 02 	sts	0x02AA, r25	; 0x8002aa <score+0x1>
     9d2:	a0 93 ab 02 	sts	0x02AB, r26	; 0x8002ab <score+0x2>
     9d6:	b0 93 ac 02 	sts	0x02AC, r27	; 0x8002ac <score+0x3>
	/*if(score >= 1000)
	{
		
		score = 0;
	}*/
}
     9da:	ff 91       	pop	r31
     9dc:	ef 91       	pop	r30
     9de:	bf 91       	pop	r27
     9e0:	af 91       	pop	r26
     9e2:	9f 91       	pop	r25
     9e4:	8f 91       	pop	r24
     9e6:	7f 91       	pop	r23
     9e8:	6f 91       	pop	r22
     9ea:	5f 91       	pop	r21
     9ec:	4f 91       	pop	r20
     9ee:	3f 91       	pop	r19
     9f0:	2f 91       	pop	r18
     9f2:	0f 90       	pop	r0
     9f4:	0b be       	out	0x3b, r0	; 59
     9f6:	0f 90       	pop	r0
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	0f 90       	pop	r0
     9fc:	1f 90       	pop	r1
     9fe:	18 95       	reti

00000a00 <__vector_21>:

ISR(TIMER0_COMPA_vect){
     a00:	1f 92       	push	r1
     a02:	0f 92       	push	r0
     a04:	0f b6       	in	r0, 0x3f	; 63
     a06:	0f 92       	push	r0
     a08:	11 24       	eor	r1, r1
     a0a:	0b b6       	in	r0, 0x3b	; 59
     a0c:	0f 92       	push	r0
     a0e:	8f 93       	push	r24
     a10:	ef 93       	push	r30
     a12:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
     a14:	ea e7       	ldi	r30, 0x7A	; 122
     a16:	f0 e0       	ldi	r31, 0x00	; 0
     a18:	80 81       	ld	r24, Z
     a1a:	80 64       	ori	r24, 0x40	; 64
     a1c:	80 83       	st	Z, r24
}
     a1e:	ff 91       	pop	r31
     a20:	ef 91       	pop	r30
     a22:	8f 91       	pop	r24
     a24:	0f 90       	pop	r0
     a26:	0b be       	out	0x3b, r0	; 59
     a28:	0f 90       	pop	r0
     a2a:	0f be       	out	0x3f, r0	; 63
     a2c:	0f 90       	pop	r0
     a2e:	1f 90       	pop	r1
     a30:	18 95       	reti

00000a32 <__subsf3>:
     a32:	50 58       	subi	r21, 0x80	; 128

00000a34 <__addsf3>:
     a34:	bb 27       	eor	r27, r27
     a36:	aa 27       	eor	r26, r26
     a38:	0e d0       	rcall	.+28     	; 0xa56 <__addsf3x>
     a3a:	e5 c0       	rjmp	.+458    	; 0xc06 <__fp_round>
     a3c:	d6 d0       	rcall	.+428    	; 0xbea <__fp_pscA>
     a3e:	30 f0       	brcs	.+12     	; 0xa4c <__addsf3+0x18>
     a40:	db d0       	rcall	.+438    	; 0xbf8 <__fp_pscB>
     a42:	20 f0       	brcs	.+8      	; 0xa4c <__addsf3+0x18>
     a44:	31 f4       	brne	.+12     	; 0xa52 <__addsf3+0x1e>
     a46:	9f 3f       	cpi	r25, 0xFF	; 255
     a48:	11 f4       	brne	.+4      	; 0xa4e <__addsf3+0x1a>
     a4a:	1e f4       	brtc	.+6      	; 0xa52 <__addsf3+0x1e>
     a4c:	cb c0       	rjmp	.+406    	; 0xbe4 <__fp_nan>
     a4e:	0e f4       	brtc	.+2      	; 0xa52 <__addsf3+0x1e>
     a50:	e0 95       	com	r30
     a52:	e7 fb       	bst	r30, 7
     a54:	c1 c0       	rjmp	.+386    	; 0xbd8 <__fp_inf>

00000a56 <__addsf3x>:
     a56:	e9 2f       	mov	r30, r25
     a58:	e7 d0       	rcall	.+462    	; 0xc28 <__fp_split3>
     a5a:	80 f3       	brcs	.-32     	; 0xa3c <__addsf3+0x8>
     a5c:	ba 17       	cp	r27, r26
     a5e:	62 07       	cpc	r22, r18
     a60:	73 07       	cpc	r23, r19
     a62:	84 07       	cpc	r24, r20
     a64:	95 07       	cpc	r25, r21
     a66:	18 f0       	brcs	.+6      	; 0xa6e <__addsf3x+0x18>
     a68:	71 f4       	brne	.+28     	; 0xa86 <__addsf3x+0x30>
     a6a:	9e f5       	brtc	.+102    	; 0xad2 <__addsf3x+0x7c>
     a6c:	ff c0       	rjmp	.+510    	; 0xc6c <__fp_zero>
     a6e:	0e f4       	brtc	.+2      	; 0xa72 <__addsf3x+0x1c>
     a70:	e0 95       	com	r30
     a72:	0b 2e       	mov	r0, r27
     a74:	ba 2f       	mov	r27, r26
     a76:	a0 2d       	mov	r26, r0
     a78:	0b 01       	movw	r0, r22
     a7a:	b9 01       	movw	r22, r18
     a7c:	90 01       	movw	r18, r0
     a7e:	0c 01       	movw	r0, r24
     a80:	ca 01       	movw	r24, r20
     a82:	a0 01       	movw	r20, r0
     a84:	11 24       	eor	r1, r1
     a86:	ff 27       	eor	r31, r31
     a88:	59 1b       	sub	r21, r25
     a8a:	99 f0       	breq	.+38     	; 0xab2 <__addsf3x+0x5c>
     a8c:	59 3f       	cpi	r21, 0xF9	; 249
     a8e:	50 f4       	brcc	.+20     	; 0xaa4 <__addsf3x+0x4e>
     a90:	50 3e       	cpi	r21, 0xE0	; 224
     a92:	68 f1       	brcs	.+90     	; 0xaee <__addsf3x+0x98>
     a94:	1a 16       	cp	r1, r26
     a96:	f0 40       	sbci	r31, 0x00	; 0
     a98:	a2 2f       	mov	r26, r18
     a9a:	23 2f       	mov	r18, r19
     a9c:	34 2f       	mov	r19, r20
     a9e:	44 27       	eor	r20, r20
     aa0:	58 5f       	subi	r21, 0xF8	; 248
     aa2:	f3 cf       	rjmp	.-26     	; 0xa8a <__addsf3x+0x34>
     aa4:	46 95       	lsr	r20
     aa6:	37 95       	ror	r19
     aa8:	27 95       	ror	r18
     aaa:	a7 95       	ror	r26
     aac:	f0 40       	sbci	r31, 0x00	; 0
     aae:	53 95       	inc	r21
     ab0:	c9 f7       	brne	.-14     	; 0xaa4 <__addsf3x+0x4e>
     ab2:	7e f4       	brtc	.+30     	; 0xad2 <__addsf3x+0x7c>
     ab4:	1f 16       	cp	r1, r31
     ab6:	ba 0b       	sbc	r27, r26
     ab8:	62 0b       	sbc	r22, r18
     aba:	73 0b       	sbc	r23, r19
     abc:	84 0b       	sbc	r24, r20
     abe:	ba f0       	brmi	.+46     	; 0xaee <__addsf3x+0x98>
     ac0:	91 50       	subi	r25, 0x01	; 1
     ac2:	a1 f0       	breq	.+40     	; 0xaec <__addsf3x+0x96>
     ac4:	ff 0f       	add	r31, r31
     ac6:	bb 1f       	adc	r27, r27
     ac8:	66 1f       	adc	r22, r22
     aca:	77 1f       	adc	r23, r23
     acc:	88 1f       	adc	r24, r24
     ace:	c2 f7       	brpl	.-16     	; 0xac0 <__addsf3x+0x6a>
     ad0:	0e c0       	rjmp	.+28     	; 0xaee <__addsf3x+0x98>
     ad2:	ba 0f       	add	r27, r26
     ad4:	62 1f       	adc	r22, r18
     ad6:	73 1f       	adc	r23, r19
     ad8:	84 1f       	adc	r24, r20
     ada:	48 f4       	brcc	.+18     	; 0xaee <__addsf3x+0x98>
     adc:	87 95       	ror	r24
     ade:	77 95       	ror	r23
     ae0:	67 95       	ror	r22
     ae2:	b7 95       	ror	r27
     ae4:	f7 95       	ror	r31
     ae6:	9e 3f       	cpi	r25, 0xFE	; 254
     ae8:	08 f0       	brcs	.+2      	; 0xaec <__addsf3x+0x96>
     aea:	b3 cf       	rjmp	.-154    	; 0xa52 <__addsf3+0x1e>
     aec:	93 95       	inc	r25
     aee:	88 0f       	add	r24, r24
     af0:	08 f0       	brcs	.+2      	; 0xaf4 <__addsf3x+0x9e>
     af2:	99 27       	eor	r25, r25
     af4:	ee 0f       	add	r30, r30
     af6:	97 95       	ror	r25
     af8:	87 95       	ror	r24
     afa:	08 95       	ret

00000afc <__fixsfsi>:
     afc:	04 d0       	rcall	.+8      	; 0xb06 <__fixunssfsi>
     afe:	68 94       	set
     b00:	b1 11       	cpse	r27, r1
     b02:	b5 c0       	rjmp	.+362    	; 0xc6e <__fp_szero>
     b04:	08 95       	ret

00000b06 <__fixunssfsi>:
     b06:	98 d0       	rcall	.+304    	; 0xc38 <__fp_splitA>
     b08:	88 f0       	brcs	.+34     	; 0xb2c <__fixunssfsi+0x26>
     b0a:	9f 57       	subi	r25, 0x7F	; 127
     b0c:	90 f0       	brcs	.+36     	; 0xb32 <__fixunssfsi+0x2c>
     b0e:	b9 2f       	mov	r27, r25
     b10:	99 27       	eor	r25, r25
     b12:	b7 51       	subi	r27, 0x17	; 23
     b14:	a0 f0       	brcs	.+40     	; 0xb3e <__fixunssfsi+0x38>
     b16:	d1 f0       	breq	.+52     	; 0xb4c <__fixunssfsi+0x46>
     b18:	66 0f       	add	r22, r22
     b1a:	77 1f       	adc	r23, r23
     b1c:	88 1f       	adc	r24, r24
     b1e:	99 1f       	adc	r25, r25
     b20:	1a f0       	brmi	.+6      	; 0xb28 <__fixunssfsi+0x22>
     b22:	ba 95       	dec	r27
     b24:	c9 f7       	brne	.-14     	; 0xb18 <__fixunssfsi+0x12>
     b26:	12 c0       	rjmp	.+36     	; 0xb4c <__fixunssfsi+0x46>
     b28:	b1 30       	cpi	r27, 0x01	; 1
     b2a:	81 f0       	breq	.+32     	; 0xb4c <__fixunssfsi+0x46>
     b2c:	9f d0       	rcall	.+318    	; 0xc6c <__fp_zero>
     b2e:	b1 e0       	ldi	r27, 0x01	; 1
     b30:	08 95       	ret
     b32:	9c c0       	rjmp	.+312    	; 0xc6c <__fp_zero>
     b34:	67 2f       	mov	r22, r23
     b36:	78 2f       	mov	r23, r24
     b38:	88 27       	eor	r24, r24
     b3a:	b8 5f       	subi	r27, 0xF8	; 248
     b3c:	39 f0       	breq	.+14     	; 0xb4c <__fixunssfsi+0x46>
     b3e:	b9 3f       	cpi	r27, 0xF9	; 249
     b40:	cc f3       	brlt	.-14     	; 0xb34 <__fixunssfsi+0x2e>
     b42:	86 95       	lsr	r24
     b44:	77 95       	ror	r23
     b46:	67 95       	ror	r22
     b48:	b3 95       	inc	r27
     b4a:	d9 f7       	brne	.-10     	; 0xb42 <__fixunssfsi+0x3c>
     b4c:	3e f4       	brtc	.+14     	; 0xb5c <__fixunssfsi+0x56>
     b4e:	90 95       	com	r25
     b50:	80 95       	com	r24
     b52:	70 95       	com	r23
     b54:	61 95       	neg	r22
     b56:	7f 4f       	sbci	r23, 0xFF	; 255
     b58:	8f 4f       	sbci	r24, 0xFF	; 255
     b5a:	9f 4f       	sbci	r25, 0xFF	; 255
     b5c:	08 95       	ret

00000b5e <__floatunsisf>:
     b5e:	e8 94       	clt
     b60:	09 c0       	rjmp	.+18     	; 0xb74 <__floatsisf+0x12>

00000b62 <__floatsisf>:
     b62:	97 fb       	bst	r25, 7
     b64:	3e f4       	brtc	.+14     	; 0xb74 <__floatsisf+0x12>
     b66:	90 95       	com	r25
     b68:	80 95       	com	r24
     b6a:	70 95       	com	r23
     b6c:	61 95       	neg	r22
     b6e:	7f 4f       	sbci	r23, 0xFF	; 255
     b70:	8f 4f       	sbci	r24, 0xFF	; 255
     b72:	9f 4f       	sbci	r25, 0xFF	; 255
     b74:	99 23       	and	r25, r25
     b76:	a9 f0       	breq	.+42     	; 0xba2 <__floatsisf+0x40>
     b78:	f9 2f       	mov	r31, r25
     b7a:	96 e9       	ldi	r25, 0x96	; 150
     b7c:	bb 27       	eor	r27, r27
     b7e:	93 95       	inc	r25
     b80:	f6 95       	lsr	r31
     b82:	87 95       	ror	r24
     b84:	77 95       	ror	r23
     b86:	67 95       	ror	r22
     b88:	b7 95       	ror	r27
     b8a:	f1 11       	cpse	r31, r1
     b8c:	f8 cf       	rjmp	.-16     	; 0xb7e <__floatsisf+0x1c>
     b8e:	fa f4       	brpl	.+62     	; 0xbce <__floatsisf+0x6c>
     b90:	bb 0f       	add	r27, r27
     b92:	11 f4       	brne	.+4      	; 0xb98 <__floatsisf+0x36>
     b94:	60 ff       	sbrs	r22, 0
     b96:	1b c0       	rjmp	.+54     	; 0xbce <__floatsisf+0x6c>
     b98:	6f 5f       	subi	r22, 0xFF	; 255
     b9a:	7f 4f       	sbci	r23, 0xFF	; 255
     b9c:	8f 4f       	sbci	r24, 0xFF	; 255
     b9e:	9f 4f       	sbci	r25, 0xFF	; 255
     ba0:	16 c0       	rjmp	.+44     	; 0xbce <__floatsisf+0x6c>
     ba2:	88 23       	and	r24, r24
     ba4:	11 f0       	breq	.+4      	; 0xbaa <__floatsisf+0x48>
     ba6:	96 e9       	ldi	r25, 0x96	; 150
     ba8:	11 c0       	rjmp	.+34     	; 0xbcc <__floatsisf+0x6a>
     baa:	77 23       	and	r23, r23
     bac:	21 f0       	breq	.+8      	; 0xbb6 <__floatsisf+0x54>
     bae:	9e e8       	ldi	r25, 0x8E	; 142
     bb0:	87 2f       	mov	r24, r23
     bb2:	76 2f       	mov	r23, r22
     bb4:	05 c0       	rjmp	.+10     	; 0xbc0 <__floatsisf+0x5e>
     bb6:	66 23       	and	r22, r22
     bb8:	71 f0       	breq	.+28     	; 0xbd6 <__floatsisf+0x74>
     bba:	96 e8       	ldi	r25, 0x86	; 134
     bbc:	86 2f       	mov	r24, r22
     bbe:	70 e0       	ldi	r23, 0x00	; 0
     bc0:	60 e0       	ldi	r22, 0x00	; 0
     bc2:	2a f0       	brmi	.+10     	; 0xbce <__floatsisf+0x6c>
     bc4:	9a 95       	dec	r25
     bc6:	66 0f       	add	r22, r22
     bc8:	77 1f       	adc	r23, r23
     bca:	88 1f       	adc	r24, r24
     bcc:	da f7       	brpl	.-10     	; 0xbc4 <__floatsisf+0x62>
     bce:	88 0f       	add	r24, r24
     bd0:	96 95       	lsr	r25
     bd2:	87 95       	ror	r24
     bd4:	97 f9       	bld	r25, 7
     bd6:	08 95       	ret

00000bd8 <__fp_inf>:
     bd8:	97 f9       	bld	r25, 7
     bda:	9f 67       	ori	r25, 0x7F	; 127
     bdc:	80 e8       	ldi	r24, 0x80	; 128
     bde:	70 e0       	ldi	r23, 0x00	; 0
     be0:	60 e0       	ldi	r22, 0x00	; 0
     be2:	08 95       	ret

00000be4 <__fp_nan>:
     be4:	9f ef       	ldi	r25, 0xFF	; 255
     be6:	80 ec       	ldi	r24, 0xC0	; 192
     be8:	08 95       	ret

00000bea <__fp_pscA>:
     bea:	00 24       	eor	r0, r0
     bec:	0a 94       	dec	r0
     bee:	16 16       	cp	r1, r22
     bf0:	17 06       	cpc	r1, r23
     bf2:	18 06       	cpc	r1, r24
     bf4:	09 06       	cpc	r0, r25
     bf6:	08 95       	ret

00000bf8 <__fp_pscB>:
     bf8:	00 24       	eor	r0, r0
     bfa:	0a 94       	dec	r0
     bfc:	12 16       	cp	r1, r18
     bfe:	13 06       	cpc	r1, r19
     c00:	14 06       	cpc	r1, r20
     c02:	05 06       	cpc	r0, r21
     c04:	08 95       	ret

00000c06 <__fp_round>:
     c06:	09 2e       	mov	r0, r25
     c08:	03 94       	inc	r0
     c0a:	00 0c       	add	r0, r0
     c0c:	11 f4       	brne	.+4      	; 0xc12 <__fp_round+0xc>
     c0e:	88 23       	and	r24, r24
     c10:	52 f0       	brmi	.+20     	; 0xc26 <__fp_round+0x20>
     c12:	bb 0f       	add	r27, r27
     c14:	40 f4       	brcc	.+16     	; 0xc26 <__fp_round+0x20>
     c16:	bf 2b       	or	r27, r31
     c18:	11 f4       	brne	.+4      	; 0xc1e <__fp_round+0x18>
     c1a:	60 ff       	sbrs	r22, 0
     c1c:	04 c0       	rjmp	.+8      	; 0xc26 <__fp_round+0x20>
     c1e:	6f 5f       	subi	r22, 0xFF	; 255
     c20:	7f 4f       	sbci	r23, 0xFF	; 255
     c22:	8f 4f       	sbci	r24, 0xFF	; 255
     c24:	9f 4f       	sbci	r25, 0xFF	; 255
     c26:	08 95       	ret

00000c28 <__fp_split3>:
     c28:	57 fd       	sbrc	r21, 7
     c2a:	90 58       	subi	r25, 0x80	; 128
     c2c:	44 0f       	add	r20, r20
     c2e:	55 1f       	adc	r21, r21
     c30:	59 f0       	breq	.+22     	; 0xc48 <__fp_splitA+0x10>
     c32:	5f 3f       	cpi	r21, 0xFF	; 255
     c34:	71 f0       	breq	.+28     	; 0xc52 <__fp_splitA+0x1a>
     c36:	47 95       	ror	r20

00000c38 <__fp_splitA>:
     c38:	88 0f       	add	r24, r24
     c3a:	97 fb       	bst	r25, 7
     c3c:	99 1f       	adc	r25, r25
     c3e:	61 f0       	breq	.+24     	; 0xc58 <__fp_splitA+0x20>
     c40:	9f 3f       	cpi	r25, 0xFF	; 255
     c42:	79 f0       	breq	.+30     	; 0xc62 <__fp_splitA+0x2a>
     c44:	87 95       	ror	r24
     c46:	08 95       	ret
     c48:	12 16       	cp	r1, r18
     c4a:	13 06       	cpc	r1, r19
     c4c:	14 06       	cpc	r1, r20
     c4e:	55 1f       	adc	r21, r21
     c50:	f2 cf       	rjmp	.-28     	; 0xc36 <__fp_split3+0xe>
     c52:	46 95       	lsr	r20
     c54:	f1 df       	rcall	.-30     	; 0xc38 <__fp_splitA>
     c56:	08 c0       	rjmp	.+16     	; 0xc68 <__fp_splitA+0x30>
     c58:	16 16       	cp	r1, r22
     c5a:	17 06       	cpc	r1, r23
     c5c:	18 06       	cpc	r1, r24
     c5e:	99 1f       	adc	r25, r25
     c60:	f1 cf       	rjmp	.-30     	; 0xc44 <__fp_splitA+0xc>
     c62:	86 95       	lsr	r24
     c64:	71 05       	cpc	r23, r1
     c66:	61 05       	cpc	r22, r1
     c68:	08 94       	sec
     c6a:	08 95       	ret

00000c6c <__fp_zero>:
     c6c:	e8 94       	clt

00000c6e <__fp_szero>:
     c6e:	bb 27       	eor	r27, r27
     c70:	66 27       	eor	r22, r22
     c72:	77 27       	eor	r23, r23
     c74:	cb 01       	movw	r24, r22
     c76:	97 f9       	bld	r25, 7
     c78:	08 95       	ret

00000c7a <__mulsf3>:
     c7a:	0b d0       	rcall	.+22     	; 0xc92 <__mulsf3x>
     c7c:	c4 cf       	rjmp	.-120    	; 0xc06 <__fp_round>
     c7e:	b5 df       	rcall	.-150    	; 0xbea <__fp_pscA>
     c80:	28 f0       	brcs	.+10     	; 0xc8c <__mulsf3+0x12>
     c82:	ba df       	rcall	.-140    	; 0xbf8 <__fp_pscB>
     c84:	18 f0       	brcs	.+6      	; 0xc8c <__mulsf3+0x12>
     c86:	95 23       	and	r25, r21
     c88:	09 f0       	breq	.+2      	; 0xc8c <__mulsf3+0x12>
     c8a:	a6 cf       	rjmp	.-180    	; 0xbd8 <__fp_inf>
     c8c:	ab cf       	rjmp	.-170    	; 0xbe4 <__fp_nan>
     c8e:	11 24       	eor	r1, r1
     c90:	ee cf       	rjmp	.-36     	; 0xc6e <__fp_szero>

00000c92 <__mulsf3x>:
     c92:	ca df       	rcall	.-108    	; 0xc28 <__fp_split3>
     c94:	a0 f3       	brcs	.-24     	; 0xc7e <__mulsf3+0x4>

00000c96 <__mulsf3_pse>:
     c96:	95 9f       	mul	r25, r21
     c98:	d1 f3       	breq	.-12     	; 0xc8e <__mulsf3+0x14>
     c9a:	95 0f       	add	r25, r21
     c9c:	50 e0       	ldi	r21, 0x00	; 0
     c9e:	55 1f       	adc	r21, r21
     ca0:	62 9f       	mul	r22, r18
     ca2:	f0 01       	movw	r30, r0
     ca4:	72 9f       	mul	r23, r18
     ca6:	bb 27       	eor	r27, r27
     ca8:	f0 0d       	add	r31, r0
     caa:	b1 1d       	adc	r27, r1
     cac:	63 9f       	mul	r22, r19
     cae:	aa 27       	eor	r26, r26
     cb0:	f0 0d       	add	r31, r0
     cb2:	b1 1d       	adc	r27, r1
     cb4:	aa 1f       	adc	r26, r26
     cb6:	64 9f       	mul	r22, r20
     cb8:	66 27       	eor	r22, r22
     cba:	b0 0d       	add	r27, r0
     cbc:	a1 1d       	adc	r26, r1
     cbe:	66 1f       	adc	r22, r22
     cc0:	82 9f       	mul	r24, r18
     cc2:	22 27       	eor	r18, r18
     cc4:	b0 0d       	add	r27, r0
     cc6:	a1 1d       	adc	r26, r1
     cc8:	62 1f       	adc	r22, r18
     cca:	73 9f       	mul	r23, r19
     ccc:	b0 0d       	add	r27, r0
     cce:	a1 1d       	adc	r26, r1
     cd0:	62 1f       	adc	r22, r18
     cd2:	83 9f       	mul	r24, r19
     cd4:	a0 0d       	add	r26, r0
     cd6:	61 1d       	adc	r22, r1
     cd8:	22 1f       	adc	r18, r18
     cda:	74 9f       	mul	r23, r20
     cdc:	33 27       	eor	r19, r19
     cde:	a0 0d       	add	r26, r0
     ce0:	61 1d       	adc	r22, r1
     ce2:	23 1f       	adc	r18, r19
     ce4:	84 9f       	mul	r24, r20
     ce6:	60 0d       	add	r22, r0
     ce8:	21 1d       	adc	r18, r1
     cea:	82 2f       	mov	r24, r18
     cec:	76 2f       	mov	r23, r22
     cee:	6a 2f       	mov	r22, r26
     cf0:	11 24       	eor	r1, r1
     cf2:	9f 57       	subi	r25, 0x7F	; 127
     cf4:	50 40       	sbci	r21, 0x00	; 0
     cf6:	8a f0       	brmi	.+34     	; 0xd1a <__mulsf3_pse+0x84>
     cf8:	e1 f0       	breq	.+56     	; 0xd32 <__mulsf3_pse+0x9c>
     cfa:	88 23       	and	r24, r24
     cfc:	4a f0       	brmi	.+18     	; 0xd10 <__mulsf3_pse+0x7a>
     cfe:	ee 0f       	add	r30, r30
     d00:	ff 1f       	adc	r31, r31
     d02:	bb 1f       	adc	r27, r27
     d04:	66 1f       	adc	r22, r22
     d06:	77 1f       	adc	r23, r23
     d08:	88 1f       	adc	r24, r24
     d0a:	91 50       	subi	r25, 0x01	; 1
     d0c:	50 40       	sbci	r21, 0x00	; 0
     d0e:	a9 f7       	brne	.-22     	; 0xcfa <__mulsf3_pse+0x64>
     d10:	9e 3f       	cpi	r25, 0xFE	; 254
     d12:	51 05       	cpc	r21, r1
     d14:	70 f0       	brcs	.+28     	; 0xd32 <__mulsf3_pse+0x9c>
     d16:	60 cf       	rjmp	.-320    	; 0xbd8 <__fp_inf>
     d18:	aa cf       	rjmp	.-172    	; 0xc6e <__fp_szero>
     d1a:	5f 3f       	cpi	r21, 0xFF	; 255
     d1c:	ec f3       	brlt	.-6      	; 0xd18 <__mulsf3_pse+0x82>
     d1e:	98 3e       	cpi	r25, 0xE8	; 232
     d20:	dc f3       	brlt	.-10     	; 0xd18 <__mulsf3_pse+0x82>
     d22:	86 95       	lsr	r24
     d24:	77 95       	ror	r23
     d26:	67 95       	ror	r22
     d28:	b7 95       	ror	r27
     d2a:	f7 95       	ror	r31
     d2c:	e7 95       	ror	r30
     d2e:	9f 5f       	subi	r25, 0xFF	; 255
     d30:	c1 f7       	brne	.-16     	; 0xd22 <__mulsf3_pse+0x8c>
     d32:	fe 2b       	or	r31, r30
     d34:	88 0f       	add	r24, r24
     d36:	91 1d       	adc	r25, r1
     d38:	96 95       	lsr	r25
     d3a:	87 95       	ror	r24
     d3c:	97 f9       	bld	r25, 7
     d3e:	08 95       	ret

00000d40 <__divmodhi4>:
     d40:	97 fb       	bst	r25, 7
     d42:	07 2e       	mov	r0, r23
     d44:	16 f4       	brtc	.+4      	; 0xd4a <__divmodhi4+0xa>
     d46:	00 94       	com	r0
     d48:	06 d0       	rcall	.+12     	; 0xd56 <__divmodhi4_neg1>
     d4a:	77 fd       	sbrc	r23, 7
     d4c:	08 d0       	rcall	.+16     	; 0xd5e <__divmodhi4_neg2>
     d4e:	22 d0       	rcall	.+68     	; 0xd94 <__udivmodhi4>
     d50:	07 fc       	sbrc	r0, 7
     d52:	05 d0       	rcall	.+10     	; 0xd5e <__divmodhi4_neg2>
     d54:	3e f4       	brtc	.+14     	; 0xd64 <__divmodhi4_exit>

00000d56 <__divmodhi4_neg1>:
     d56:	90 95       	com	r25
     d58:	81 95       	neg	r24
     d5a:	9f 4f       	sbci	r25, 0xFF	; 255
     d5c:	08 95       	ret

00000d5e <__divmodhi4_neg2>:
     d5e:	70 95       	com	r23
     d60:	61 95       	neg	r22
     d62:	7f 4f       	sbci	r23, 0xFF	; 255

00000d64 <__divmodhi4_exit>:
     d64:	08 95       	ret

00000d66 <__tablejump2__>:
     d66:	ee 0f       	add	r30, r30
     d68:	ff 1f       	adc	r31, r31
     d6a:	88 1f       	adc	r24, r24
     d6c:	8b bf       	out	0x3b, r24	; 59
     d6e:	07 90       	elpm	r0, Z+
     d70:	f6 91       	elpm	r31, Z
     d72:	e0 2d       	mov	r30, r0
     d74:	19 94       	eijmp

00000d76 <__umulhisi3>:
     d76:	a2 9f       	mul	r26, r18
     d78:	b0 01       	movw	r22, r0
     d7a:	b3 9f       	mul	r27, r19
     d7c:	c0 01       	movw	r24, r0
     d7e:	a3 9f       	mul	r26, r19
     d80:	70 0d       	add	r23, r0
     d82:	81 1d       	adc	r24, r1
     d84:	11 24       	eor	r1, r1
     d86:	91 1d       	adc	r25, r1
     d88:	b2 9f       	mul	r27, r18
     d8a:	70 0d       	add	r23, r0
     d8c:	81 1d       	adc	r24, r1
     d8e:	11 24       	eor	r1, r1
     d90:	91 1d       	adc	r25, r1
     d92:	08 95       	ret

00000d94 <__udivmodhi4>:
     d94:	aa 1b       	sub	r26, r26
     d96:	bb 1b       	sub	r27, r27
     d98:	51 e1       	ldi	r21, 0x11	; 17
     d9a:	07 c0       	rjmp	.+14     	; 0xdaa <__udivmodhi4_ep>

00000d9c <__udivmodhi4_loop>:
     d9c:	aa 1f       	adc	r26, r26
     d9e:	bb 1f       	adc	r27, r27
     da0:	a6 17       	cp	r26, r22
     da2:	b7 07       	cpc	r27, r23
     da4:	10 f0       	brcs	.+4      	; 0xdaa <__udivmodhi4_ep>
     da6:	a6 1b       	sub	r26, r22
     da8:	b7 0b       	sbc	r27, r23

00000daa <__udivmodhi4_ep>:
     daa:	88 1f       	adc	r24, r24
     dac:	99 1f       	adc	r25, r25
     dae:	5a 95       	dec	r21
     db0:	a9 f7       	brne	.-22     	; 0xd9c <__udivmodhi4_loop>
     db2:	80 95       	com	r24
     db4:	90 95       	com	r25
     db6:	bc 01       	movw	r22, r24
     db8:	cd 01       	movw	r24, r26
     dba:	08 95       	ret

00000dbc <fdevopen>:
     dbc:	0f 93       	push	r16
     dbe:	1f 93       	push	r17
     dc0:	cf 93       	push	r28
     dc2:	df 93       	push	r29
     dc4:	00 97       	sbiw	r24, 0x00	; 0
     dc6:	31 f4       	brne	.+12     	; 0xdd4 <fdevopen+0x18>
     dc8:	61 15       	cp	r22, r1
     dca:	71 05       	cpc	r23, r1
     dcc:	19 f4       	brne	.+6      	; 0xdd4 <fdevopen+0x18>
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	90 e0       	ldi	r25, 0x00	; 0
     dd2:	39 c0       	rjmp	.+114    	; 0xe46 <fdevopen+0x8a>
     dd4:	8b 01       	movw	r16, r22
     dd6:	ec 01       	movw	r28, r24
     dd8:	6e e0       	ldi	r22, 0x0E	; 14
     dda:	70 e0       	ldi	r23, 0x00	; 0
     ddc:	81 e0       	ldi	r24, 0x01	; 1
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	47 d2       	rcall	.+1166   	; 0x1270 <calloc>
     de2:	fc 01       	movw	r30, r24
     de4:	89 2b       	or	r24, r25
     de6:	99 f3       	breq	.-26     	; 0xdce <fdevopen+0x12>
     de8:	80 e8       	ldi	r24, 0x80	; 128
     dea:	83 83       	std	Z+3, r24	; 0x03
     dec:	01 15       	cp	r16, r1
     dee:	11 05       	cpc	r17, r1
     df0:	71 f0       	breq	.+28     	; 0xe0e <fdevopen+0x52>
     df2:	13 87       	std	Z+11, r17	; 0x0b
     df4:	02 87       	std	Z+10, r16	; 0x0a
     df6:	81 e8       	ldi	r24, 0x81	; 129
     df8:	83 83       	std	Z+3, r24	; 0x03
     dfa:	80 91 b9 02 	lds	r24, 0x02B9	; 0x8002b9 <__iob>
     dfe:	90 91 ba 02 	lds	r25, 0x02BA	; 0x8002ba <__iob+0x1>
     e02:	89 2b       	or	r24, r25
     e04:	21 f4       	brne	.+8      	; 0xe0e <fdevopen+0x52>
     e06:	f0 93 ba 02 	sts	0x02BA, r31	; 0x8002ba <__iob+0x1>
     e0a:	e0 93 b9 02 	sts	0x02B9, r30	; 0x8002b9 <__iob>
     e0e:	20 97       	sbiw	r28, 0x00	; 0
     e10:	c9 f0       	breq	.+50     	; 0xe44 <fdevopen+0x88>
     e12:	d1 87       	std	Z+9, r29	; 0x09
     e14:	c0 87       	std	Z+8, r28	; 0x08
     e16:	83 81       	ldd	r24, Z+3	; 0x03
     e18:	82 60       	ori	r24, 0x02	; 2
     e1a:	83 83       	std	Z+3, r24	; 0x03
     e1c:	80 91 bb 02 	lds	r24, 0x02BB	; 0x8002bb <__iob+0x2>
     e20:	90 91 bc 02 	lds	r25, 0x02BC	; 0x8002bc <__iob+0x3>
     e24:	89 2b       	or	r24, r25
     e26:	71 f4       	brne	.+28     	; 0xe44 <fdevopen+0x88>
     e28:	f0 93 bc 02 	sts	0x02BC, r31	; 0x8002bc <__iob+0x3>
     e2c:	e0 93 bb 02 	sts	0x02BB, r30	; 0x8002bb <__iob+0x2>
     e30:	80 91 bd 02 	lds	r24, 0x02BD	; 0x8002bd <__iob+0x4>
     e34:	90 91 be 02 	lds	r25, 0x02BE	; 0x8002be <__iob+0x5>
     e38:	89 2b       	or	r24, r25
     e3a:	21 f4       	brne	.+8      	; 0xe44 <fdevopen+0x88>
     e3c:	f0 93 be 02 	sts	0x02BE, r31	; 0x8002be <__iob+0x5>
     e40:	e0 93 bd 02 	sts	0x02BD, r30	; 0x8002bd <__iob+0x4>
     e44:	cf 01       	movw	r24, r30
     e46:	df 91       	pop	r29
     e48:	cf 91       	pop	r28
     e4a:	1f 91       	pop	r17
     e4c:	0f 91       	pop	r16
     e4e:	08 95       	ret

00000e50 <printf>:
     e50:	cf 93       	push	r28
     e52:	df 93       	push	r29
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
     e58:	ae 01       	movw	r20, r28
     e5a:	4a 5f       	subi	r20, 0xFA	; 250
     e5c:	5f 4f       	sbci	r21, 0xFF	; 255
     e5e:	fa 01       	movw	r30, r20
     e60:	61 91       	ld	r22, Z+
     e62:	71 91       	ld	r23, Z+
     e64:	af 01       	movw	r20, r30
     e66:	80 91 bb 02 	lds	r24, 0x02BB	; 0x8002bb <__iob+0x2>
     e6a:	90 91 bc 02 	lds	r25, 0x02BC	; 0x8002bc <__iob+0x3>
     e6e:	03 d0       	rcall	.+6      	; 0xe76 <vfprintf>
     e70:	df 91       	pop	r29
     e72:	cf 91       	pop	r28
     e74:	08 95       	ret

00000e76 <vfprintf>:
     e76:	2f 92       	push	r2
     e78:	3f 92       	push	r3
     e7a:	4f 92       	push	r4
     e7c:	5f 92       	push	r5
     e7e:	6f 92       	push	r6
     e80:	7f 92       	push	r7
     e82:	8f 92       	push	r8
     e84:	9f 92       	push	r9
     e86:	af 92       	push	r10
     e88:	bf 92       	push	r11
     e8a:	cf 92       	push	r12
     e8c:	df 92       	push	r13
     e8e:	ef 92       	push	r14
     e90:	ff 92       	push	r15
     e92:	0f 93       	push	r16
     e94:	1f 93       	push	r17
     e96:	cf 93       	push	r28
     e98:	df 93       	push	r29
     e9a:	cd b7       	in	r28, 0x3d	; 61
     e9c:	de b7       	in	r29, 0x3e	; 62
     e9e:	2b 97       	sbiw	r28, 0x0b	; 11
     ea0:	0f b6       	in	r0, 0x3f	; 63
     ea2:	f8 94       	cli
     ea4:	de bf       	out	0x3e, r29	; 62
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	cd bf       	out	0x3d, r28	; 61
     eaa:	6c 01       	movw	r12, r24
     eac:	7b 01       	movw	r14, r22
     eae:	8a 01       	movw	r16, r20
     eb0:	fc 01       	movw	r30, r24
     eb2:	17 82       	std	Z+7, r1	; 0x07
     eb4:	16 82       	std	Z+6, r1	; 0x06
     eb6:	83 81       	ldd	r24, Z+3	; 0x03
     eb8:	81 ff       	sbrs	r24, 1
     eba:	bf c1       	rjmp	.+894    	; 0x123a <vfprintf+0x3c4>
     ebc:	ce 01       	movw	r24, r28
     ebe:	01 96       	adiw	r24, 0x01	; 1
     ec0:	3c 01       	movw	r6, r24
     ec2:	f6 01       	movw	r30, r12
     ec4:	93 81       	ldd	r25, Z+3	; 0x03
     ec6:	f7 01       	movw	r30, r14
     ec8:	93 fd       	sbrc	r25, 3
     eca:	85 91       	lpm	r24, Z+
     ecc:	93 ff       	sbrs	r25, 3
     ece:	81 91       	ld	r24, Z+
     ed0:	7f 01       	movw	r14, r30
     ed2:	88 23       	and	r24, r24
     ed4:	09 f4       	brne	.+2      	; 0xed8 <vfprintf+0x62>
     ed6:	ad c1       	rjmp	.+858    	; 0x1232 <vfprintf+0x3bc>
     ed8:	85 32       	cpi	r24, 0x25	; 37
     eda:	39 f4       	brne	.+14     	; 0xeea <vfprintf+0x74>
     edc:	93 fd       	sbrc	r25, 3
     ede:	85 91       	lpm	r24, Z+
     ee0:	93 ff       	sbrs	r25, 3
     ee2:	81 91       	ld	r24, Z+
     ee4:	7f 01       	movw	r14, r30
     ee6:	85 32       	cpi	r24, 0x25	; 37
     ee8:	21 f4       	brne	.+8      	; 0xef2 <vfprintf+0x7c>
     eea:	b6 01       	movw	r22, r12
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	18 d3       	rcall	.+1584   	; 0x1520 <fputc>
     ef0:	e8 cf       	rjmp	.-48     	; 0xec2 <vfprintf+0x4c>
     ef2:	91 2c       	mov	r9, r1
     ef4:	21 2c       	mov	r2, r1
     ef6:	31 2c       	mov	r3, r1
     ef8:	ff e1       	ldi	r31, 0x1F	; 31
     efa:	f3 15       	cp	r31, r3
     efc:	d8 f0       	brcs	.+54     	; 0xf34 <vfprintf+0xbe>
     efe:	8b 32       	cpi	r24, 0x2B	; 43
     f00:	79 f0       	breq	.+30     	; 0xf20 <vfprintf+0xaa>
     f02:	38 f4       	brcc	.+14     	; 0xf12 <vfprintf+0x9c>
     f04:	80 32       	cpi	r24, 0x20	; 32
     f06:	79 f0       	breq	.+30     	; 0xf26 <vfprintf+0xb0>
     f08:	83 32       	cpi	r24, 0x23	; 35
     f0a:	a1 f4       	brne	.+40     	; 0xf34 <vfprintf+0xbe>
     f0c:	23 2d       	mov	r18, r3
     f0e:	20 61       	ori	r18, 0x10	; 16
     f10:	1d c0       	rjmp	.+58     	; 0xf4c <vfprintf+0xd6>
     f12:	8d 32       	cpi	r24, 0x2D	; 45
     f14:	61 f0       	breq	.+24     	; 0xf2e <vfprintf+0xb8>
     f16:	80 33       	cpi	r24, 0x30	; 48
     f18:	69 f4       	brne	.+26     	; 0xf34 <vfprintf+0xbe>
     f1a:	23 2d       	mov	r18, r3
     f1c:	21 60       	ori	r18, 0x01	; 1
     f1e:	16 c0       	rjmp	.+44     	; 0xf4c <vfprintf+0xd6>
     f20:	83 2d       	mov	r24, r3
     f22:	82 60       	ori	r24, 0x02	; 2
     f24:	38 2e       	mov	r3, r24
     f26:	e3 2d       	mov	r30, r3
     f28:	e4 60       	ori	r30, 0x04	; 4
     f2a:	3e 2e       	mov	r3, r30
     f2c:	2a c0       	rjmp	.+84     	; 0xf82 <vfprintf+0x10c>
     f2e:	f3 2d       	mov	r31, r3
     f30:	f8 60       	ori	r31, 0x08	; 8
     f32:	1d c0       	rjmp	.+58     	; 0xf6e <vfprintf+0xf8>
     f34:	37 fc       	sbrc	r3, 7
     f36:	2d c0       	rjmp	.+90     	; 0xf92 <vfprintf+0x11c>
     f38:	20 ed       	ldi	r18, 0xD0	; 208
     f3a:	28 0f       	add	r18, r24
     f3c:	2a 30       	cpi	r18, 0x0A	; 10
     f3e:	40 f0       	brcs	.+16     	; 0xf50 <vfprintf+0xda>
     f40:	8e 32       	cpi	r24, 0x2E	; 46
     f42:	b9 f4       	brne	.+46     	; 0xf72 <vfprintf+0xfc>
     f44:	36 fc       	sbrc	r3, 6
     f46:	75 c1       	rjmp	.+746    	; 0x1232 <vfprintf+0x3bc>
     f48:	23 2d       	mov	r18, r3
     f4a:	20 64       	ori	r18, 0x40	; 64
     f4c:	32 2e       	mov	r3, r18
     f4e:	19 c0       	rjmp	.+50     	; 0xf82 <vfprintf+0x10c>
     f50:	36 fe       	sbrs	r3, 6
     f52:	06 c0       	rjmp	.+12     	; 0xf60 <vfprintf+0xea>
     f54:	8a e0       	ldi	r24, 0x0A	; 10
     f56:	98 9e       	mul	r9, r24
     f58:	20 0d       	add	r18, r0
     f5a:	11 24       	eor	r1, r1
     f5c:	92 2e       	mov	r9, r18
     f5e:	11 c0       	rjmp	.+34     	; 0xf82 <vfprintf+0x10c>
     f60:	ea e0       	ldi	r30, 0x0A	; 10
     f62:	2e 9e       	mul	r2, r30
     f64:	20 0d       	add	r18, r0
     f66:	11 24       	eor	r1, r1
     f68:	22 2e       	mov	r2, r18
     f6a:	f3 2d       	mov	r31, r3
     f6c:	f0 62       	ori	r31, 0x20	; 32
     f6e:	3f 2e       	mov	r3, r31
     f70:	08 c0       	rjmp	.+16     	; 0xf82 <vfprintf+0x10c>
     f72:	8c 36       	cpi	r24, 0x6C	; 108
     f74:	21 f4       	brne	.+8      	; 0xf7e <vfprintf+0x108>
     f76:	83 2d       	mov	r24, r3
     f78:	80 68       	ori	r24, 0x80	; 128
     f7a:	38 2e       	mov	r3, r24
     f7c:	02 c0       	rjmp	.+4      	; 0xf82 <vfprintf+0x10c>
     f7e:	88 36       	cpi	r24, 0x68	; 104
     f80:	41 f4       	brne	.+16     	; 0xf92 <vfprintf+0x11c>
     f82:	f7 01       	movw	r30, r14
     f84:	93 fd       	sbrc	r25, 3
     f86:	85 91       	lpm	r24, Z+
     f88:	93 ff       	sbrs	r25, 3
     f8a:	81 91       	ld	r24, Z+
     f8c:	7f 01       	movw	r14, r30
     f8e:	81 11       	cpse	r24, r1
     f90:	b3 cf       	rjmp	.-154    	; 0xef8 <vfprintf+0x82>
     f92:	98 2f       	mov	r25, r24
     f94:	9f 7d       	andi	r25, 0xDF	; 223
     f96:	95 54       	subi	r25, 0x45	; 69
     f98:	93 30       	cpi	r25, 0x03	; 3
     f9a:	28 f4       	brcc	.+10     	; 0xfa6 <vfprintf+0x130>
     f9c:	0c 5f       	subi	r16, 0xFC	; 252
     f9e:	1f 4f       	sbci	r17, 0xFF	; 255
     fa0:	9f e3       	ldi	r25, 0x3F	; 63
     fa2:	99 83       	std	Y+1, r25	; 0x01
     fa4:	0d c0       	rjmp	.+26     	; 0xfc0 <vfprintf+0x14a>
     fa6:	83 36       	cpi	r24, 0x63	; 99
     fa8:	31 f0       	breq	.+12     	; 0xfb6 <vfprintf+0x140>
     faa:	83 37       	cpi	r24, 0x73	; 115
     fac:	71 f0       	breq	.+28     	; 0xfca <vfprintf+0x154>
     fae:	83 35       	cpi	r24, 0x53	; 83
     fb0:	09 f0       	breq	.+2      	; 0xfb4 <vfprintf+0x13e>
     fb2:	55 c0       	rjmp	.+170    	; 0x105e <vfprintf+0x1e8>
     fb4:	20 c0       	rjmp	.+64     	; 0xff6 <vfprintf+0x180>
     fb6:	f8 01       	movw	r30, r16
     fb8:	80 81       	ld	r24, Z
     fba:	89 83       	std	Y+1, r24	; 0x01
     fbc:	0e 5f       	subi	r16, 0xFE	; 254
     fbe:	1f 4f       	sbci	r17, 0xFF	; 255
     fc0:	88 24       	eor	r8, r8
     fc2:	83 94       	inc	r8
     fc4:	91 2c       	mov	r9, r1
     fc6:	53 01       	movw	r10, r6
     fc8:	12 c0       	rjmp	.+36     	; 0xfee <vfprintf+0x178>
     fca:	28 01       	movw	r4, r16
     fcc:	f2 e0       	ldi	r31, 0x02	; 2
     fce:	4f 0e       	add	r4, r31
     fd0:	51 1c       	adc	r5, r1
     fd2:	f8 01       	movw	r30, r16
     fd4:	a0 80       	ld	r10, Z
     fd6:	b1 80       	ldd	r11, Z+1	; 0x01
     fd8:	36 fe       	sbrs	r3, 6
     fda:	03 c0       	rjmp	.+6      	; 0xfe2 <vfprintf+0x16c>
     fdc:	69 2d       	mov	r22, r9
     fde:	70 e0       	ldi	r23, 0x00	; 0
     fe0:	02 c0       	rjmp	.+4      	; 0xfe6 <vfprintf+0x170>
     fe2:	6f ef       	ldi	r22, 0xFF	; 255
     fe4:	7f ef       	ldi	r23, 0xFF	; 255
     fe6:	c5 01       	movw	r24, r10
     fe8:	90 d2       	rcall	.+1312   	; 0x150a <strnlen>
     fea:	4c 01       	movw	r8, r24
     fec:	82 01       	movw	r16, r4
     fee:	f3 2d       	mov	r31, r3
     ff0:	ff 77       	andi	r31, 0x7F	; 127
     ff2:	3f 2e       	mov	r3, r31
     ff4:	15 c0       	rjmp	.+42     	; 0x1020 <vfprintf+0x1aa>
     ff6:	28 01       	movw	r4, r16
     ff8:	22 e0       	ldi	r18, 0x02	; 2
     ffa:	42 0e       	add	r4, r18
     ffc:	51 1c       	adc	r5, r1
     ffe:	f8 01       	movw	r30, r16
    1000:	a0 80       	ld	r10, Z
    1002:	b1 80       	ldd	r11, Z+1	; 0x01
    1004:	36 fe       	sbrs	r3, 6
    1006:	03 c0       	rjmp	.+6      	; 0x100e <vfprintf+0x198>
    1008:	69 2d       	mov	r22, r9
    100a:	70 e0       	ldi	r23, 0x00	; 0
    100c:	02 c0       	rjmp	.+4      	; 0x1012 <vfprintf+0x19c>
    100e:	6f ef       	ldi	r22, 0xFF	; 255
    1010:	7f ef       	ldi	r23, 0xFF	; 255
    1012:	c5 01       	movw	r24, r10
    1014:	68 d2       	rcall	.+1232   	; 0x14e6 <strnlen_P>
    1016:	4c 01       	movw	r8, r24
    1018:	f3 2d       	mov	r31, r3
    101a:	f0 68       	ori	r31, 0x80	; 128
    101c:	3f 2e       	mov	r3, r31
    101e:	82 01       	movw	r16, r4
    1020:	33 fc       	sbrc	r3, 3
    1022:	19 c0       	rjmp	.+50     	; 0x1056 <vfprintf+0x1e0>
    1024:	82 2d       	mov	r24, r2
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	88 16       	cp	r8, r24
    102a:	99 06       	cpc	r9, r25
    102c:	a0 f4       	brcc	.+40     	; 0x1056 <vfprintf+0x1e0>
    102e:	b6 01       	movw	r22, r12
    1030:	80 e2       	ldi	r24, 0x20	; 32
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	75 d2       	rcall	.+1258   	; 0x1520 <fputc>
    1036:	2a 94       	dec	r2
    1038:	f5 cf       	rjmp	.-22     	; 0x1024 <vfprintf+0x1ae>
    103a:	f5 01       	movw	r30, r10
    103c:	37 fc       	sbrc	r3, 7
    103e:	85 91       	lpm	r24, Z+
    1040:	37 fe       	sbrs	r3, 7
    1042:	81 91       	ld	r24, Z+
    1044:	5f 01       	movw	r10, r30
    1046:	b6 01       	movw	r22, r12
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	6a d2       	rcall	.+1236   	; 0x1520 <fputc>
    104c:	21 10       	cpse	r2, r1
    104e:	2a 94       	dec	r2
    1050:	21 e0       	ldi	r18, 0x01	; 1
    1052:	82 1a       	sub	r8, r18
    1054:	91 08       	sbc	r9, r1
    1056:	81 14       	cp	r8, r1
    1058:	91 04       	cpc	r9, r1
    105a:	79 f7       	brne	.-34     	; 0x103a <vfprintf+0x1c4>
    105c:	e1 c0       	rjmp	.+450    	; 0x1220 <vfprintf+0x3aa>
    105e:	84 36       	cpi	r24, 0x64	; 100
    1060:	11 f0       	breq	.+4      	; 0x1066 <vfprintf+0x1f0>
    1062:	89 36       	cpi	r24, 0x69	; 105
    1064:	39 f5       	brne	.+78     	; 0x10b4 <vfprintf+0x23e>
    1066:	f8 01       	movw	r30, r16
    1068:	37 fe       	sbrs	r3, 7
    106a:	07 c0       	rjmp	.+14     	; 0x107a <vfprintf+0x204>
    106c:	60 81       	ld	r22, Z
    106e:	71 81       	ldd	r23, Z+1	; 0x01
    1070:	82 81       	ldd	r24, Z+2	; 0x02
    1072:	93 81       	ldd	r25, Z+3	; 0x03
    1074:	0c 5f       	subi	r16, 0xFC	; 252
    1076:	1f 4f       	sbci	r17, 0xFF	; 255
    1078:	08 c0       	rjmp	.+16     	; 0x108a <vfprintf+0x214>
    107a:	60 81       	ld	r22, Z
    107c:	71 81       	ldd	r23, Z+1	; 0x01
    107e:	07 2e       	mov	r0, r23
    1080:	00 0c       	add	r0, r0
    1082:	88 0b       	sbc	r24, r24
    1084:	99 0b       	sbc	r25, r25
    1086:	0e 5f       	subi	r16, 0xFE	; 254
    1088:	1f 4f       	sbci	r17, 0xFF	; 255
    108a:	f3 2d       	mov	r31, r3
    108c:	ff 76       	andi	r31, 0x6F	; 111
    108e:	3f 2e       	mov	r3, r31
    1090:	97 ff       	sbrs	r25, 7
    1092:	09 c0       	rjmp	.+18     	; 0x10a6 <vfprintf+0x230>
    1094:	90 95       	com	r25
    1096:	80 95       	com	r24
    1098:	70 95       	com	r23
    109a:	61 95       	neg	r22
    109c:	7f 4f       	sbci	r23, 0xFF	; 255
    109e:	8f 4f       	sbci	r24, 0xFF	; 255
    10a0:	9f 4f       	sbci	r25, 0xFF	; 255
    10a2:	f0 68       	ori	r31, 0x80	; 128
    10a4:	3f 2e       	mov	r3, r31
    10a6:	2a e0       	ldi	r18, 0x0A	; 10
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	a3 01       	movw	r20, r6
    10ac:	75 d2       	rcall	.+1258   	; 0x1598 <__ultoa_invert>
    10ae:	88 2e       	mov	r8, r24
    10b0:	86 18       	sub	r8, r6
    10b2:	44 c0       	rjmp	.+136    	; 0x113c <vfprintf+0x2c6>
    10b4:	85 37       	cpi	r24, 0x75	; 117
    10b6:	31 f4       	brne	.+12     	; 0x10c4 <vfprintf+0x24e>
    10b8:	23 2d       	mov	r18, r3
    10ba:	2f 7e       	andi	r18, 0xEF	; 239
    10bc:	b2 2e       	mov	r11, r18
    10be:	2a e0       	ldi	r18, 0x0A	; 10
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	25 c0       	rjmp	.+74     	; 0x110e <vfprintf+0x298>
    10c4:	93 2d       	mov	r25, r3
    10c6:	99 7f       	andi	r25, 0xF9	; 249
    10c8:	b9 2e       	mov	r11, r25
    10ca:	8f 36       	cpi	r24, 0x6F	; 111
    10cc:	c1 f0       	breq	.+48     	; 0x10fe <vfprintf+0x288>
    10ce:	18 f4       	brcc	.+6      	; 0x10d6 <vfprintf+0x260>
    10d0:	88 35       	cpi	r24, 0x58	; 88
    10d2:	79 f0       	breq	.+30     	; 0x10f2 <vfprintf+0x27c>
    10d4:	ae c0       	rjmp	.+348    	; 0x1232 <vfprintf+0x3bc>
    10d6:	80 37       	cpi	r24, 0x70	; 112
    10d8:	19 f0       	breq	.+6      	; 0x10e0 <vfprintf+0x26a>
    10da:	88 37       	cpi	r24, 0x78	; 120
    10dc:	21 f0       	breq	.+8      	; 0x10e6 <vfprintf+0x270>
    10de:	a9 c0       	rjmp	.+338    	; 0x1232 <vfprintf+0x3bc>
    10e0:	e9 2f       	mov	r30, r25
    10e2:	e0 61       	ori	r30, 0x10	; 16
    10e4:	be 2e       	mov	r11, r30
    10e6:	b4 fe       	sbrs	r11, 4
    10e8:	0d c0       	rjmp	.+26     	; 0x1104 <vfprintf+0x28e>
    10ea:	fb 2d       	mov	r31, r11
    10ec:	f4 60       	ori	r31, 0x04	; 4
    10ee:	bf 2e       	mov	r11, r31
    10f0:	09 c0       	rjmp	.+18     	; 0x1104 <vfprintf+0x28e>
    10f2:	34 fe       	sbrs	r3, 4
    10f4:	0a c0       	rjmp	.+20     	; 0x110a <vfprintf+0x294>
    10f6:	29 2f       	mov	r18, r25
    10f8:	26 60       	ori	r18, 0x06	; 6
    10fa:	b2 2e       	mov	r11, r18
    10fc:	06 c0       	rjmp	.+12     	; 0x110a <vfprintf+0x294>
    10fe:	28 e0       	ldi	r18, 0x08	; 8
    1100:	30 e0       	ldi	r19, 0x00	; 0
    1102:	05 c0       	rjmp	.+10     	; 0x110e <vfprintf+0x298>
    1104:	20 e1       	ldi	r18, 0x10	; 16
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	02 c0       	rjmp	.+4      	; 0x110e <vfprintf+0x298>
    110a:	20 e1       	ldi	r18, 0x10	; 16
    110c:	32 e0       	ldi	r19, 0x02	; 2
    110e:	f8 01       	movw	r30, r16
    1110:	b7 fe       	sbrs	r11, 7
    1112:	07 c0       	rjmp	.+14     	; 0x1122 <vfprintf+0x2ac>
    1114:	60 81       	ld	r22, Z
    1116:	71 81       	ldd	r23, Z+1	; 0x01
    1118:	82 81       	ldd	r24, Z+2	; 0x02
    111a:	93 81       	ldd	r25, Z+3	; 0x03
    111c:	0c 5f       	subi	r16, 0xFC	; 252
    111e:	1f 4f       	sbci	r17, 0xFF	; 255
    1120:	06 c0       	rjmp	.+12     	; 0x112e <vfprintf+0x2b8>
    1122:	60 81       	ld	r22, Z
    1124:	71 81       	ldd	r23, Z+1	; 0x01
    1126:	80 e0       	ldi	r24, 0x00	; 0
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	0e 5f       	subi	r16, 0xFE	; 254
    112c:	1f 4f       	sbci	r17, 0xFF	; 255
    112e:	a3 01       	movw	r20, r6
    1130:	33 d2       	rcall	.+1126   	; 0x1598 <__ultoa_invert>
    1132:	88 2e       	mov	r8, r24
    1134:	86 18       	sub	r8, r6
    1136:	fb 2d       	mov	r31, r11
    1138:	ff 77       	andi	r31, 0x7F	; 127
    113a:	3f 2e       	mov	r3, r31
    113c:	36 fe       	sbrs	r3, 6
    113e:	0d c0       	rjmp	.+26     	; 0x115a <vfprintf+0x2e4>
    1140:	23 2d       	mov	r18, r3
    1142:	2e 7f       	andi	r18, 0xFE	; 254
    1144:	a2 2e       	mov	r10, r18
    1146:	89 14       	cp	r8, r9
    1148:	58 f4       	brcc	.+22     	; 0x1160 <vfprintf+0x2ea>
    114a:	34 fe       	sbrs	r3, 4
    114c:	0b c0       	rjmp	.+22     	; 0x1164 <vfprintf+0x2ee>
    114e:	32 fc       	sbrc	r3, 2
    1150:	09 c0       	rjmp	.+18     	; 0x1164 <vfprintf+0x2ee>
    1152:	83 2d       	mov	r24, r3
    1154:	8e 7e       	andi	r24, 0xEE	; 238
    1156:	a8 2e       	mov	r10, r24
    1158:	05 c0       	rjmp	.+10     	; 0x1164 <vfprintf+0x2ee>
    115a:	b8 2c       	mov	r11, r8
    115c:	a3 2c       	mov	r10, r3
    115e:	03 c0       	rjmp	.+6      	; 0x1166 <vfprintf+0x2f0>
    1160:	b8 2c       	mov	r11, r8
    1162:	01 c0       	rjmp	.+2      	; 0x1166 <vfprintf+0x2f0>
    1164:	b9 2c       	mov	r11, r9
    1166:	a4 fe       	sbrs	r10, 4
    1168:	0f c0       	rjmp	.+30     	; 0x1188 <vfprintf+0x312>
    116a:	fe 01       	movw	r30, r28
    116c:	e8 0d       	add	r30, r8
    116e:	f1 1d       	adc	r31, r1
    1170:	80 81       	ld	r24, Z
    1172:	80 33       	cpi	r24, 0x30	; 48
    1174:	21 f4       	brne	.+8      	; 0x117e <vfprintf+0x308>
    1176:	9a 2d       	mov	r25, r10
    1178:	99 7e       	andi	r25, 0xE9	; 233
    117a:	a9 2e       	mov	r10, r25
    117c:	09 c0       	rjmp	.+18     	; 0x1190 <vfprintf+0x31a>
    117e:	a2 fe       	sbrs	r10, 2
    1180:	06 c0       	rjmp	.+12     	; 0x118e <vfprintf+0x318>
    1182:	b3 94       	inc	r11
    1184:	b3 94       	inc	r11
    1186:	04 c0       	rjmp	.+8      	; 0x1190 <vfprintf+0x31a>
    1188:	8a 2d       	mov	r24, r10
    118a:	86 78       	andi	r24, 0x86	; 134
    118c:	09 f0       	breq	.+2      	; 0x1190 <vfprintf+0x31a>
    118e:	b3 94       	inc	r11
    1190:	a3 fc       	sbrc	r10, 3
    1192:	10 c0       	rjmp	.+32     	; 0x11b4 <vfprintf+0x33e>
    1194:	a0 fe       	sbrs	r10, 0
    1196:	06 c0       	rjmp	.+12     	; 0x11a4 <vfprintf+0x32e>
    1198:	b2 14       	cp	r11, r2
    119a:	80 f4       	brcc	.+32     	; 0x11bc <vfprintf+0x346>
    119c:	28 0c       	add	r2, r8
    119e:	92 2c       	mov	r9, r2
    11a0:	9b 18       	sub	r9, r11
    11a2:	0d c0       	rjmp	.+26     	; 0x11be <vfprintf+0x348>
    11a4:	b2 14       	cp	r11, r2
    11a6:	58 f4       	brcc	.+22     	; 0x11be <vfprintf+0x348>
    11a8:	b6 01       	movw	r22, r12
    11aa:	80 e2       	ldi	r24, 0x20	; 32
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	b8 d1       	rcall	.+880    	; 0x1520 <fputc>
    11b0:	b3 94       	inc	r11
    11b2:	f8 cf       	rjmp	.-16     	; 0x11a4 <vfprintf+0x32e>
    11b4:	b2 14       	cp	r11, r2
    11b6:	18 f4       	brcc	.+6      	; 0x11be <vfprintf+0x348>
    11b8:	2b 18       	sub	r2, r11
    11ba:	02 c0       	rjmp	.+4      	; 0x11c0 <vfprintf+0x34a>
    11bc:	98 2c       	mov	r9, r8
    11be:	21 2c       	mov	r2, r1
    11c0:	a4 fe       	sbrs	r10, 4
    11c2:	0f c0       	rjmp	.+30     	; 0x11e2 <vfprintf+0x36c>
    11c4:	b6 01       	movw	r22, r12
    11c6:	80 e3       	ldi	r24, 0x30	; 48
    11c8:	90 e0       	ldi	r25, 0x00	; 0
    11ca:	aa d1       	rcall	.+852    	; 0x1520 <fputc>
    11cc:	a2 fe       	sbrs	r10, 2
    11ce:	16 c0       	rjmp	.+44     	; 0x11fc <vfprintf+0x386>
    11d0:	a1 fc       	sbrc	r10, 1
    11d2:	03 c0       	rjmp	.+6      	; 0x11da <vfprintf+0x364>
    11d4:	88 e7       	ldi	r24, 0x78	; 120
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	02 c0       	rjmp	.+4      	; 0x11de <vfprintf+0x368>
    11da:	88 e5       	ldi	r24, 0x58	; 88
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	b6 01       	movw	r22, r12
    11e0:	0c c0       	rjmp	.+24     	; 0x11fa <vfprintf+0x384>
    11e2:	8a 2d       	mov	r24, r10
    11e4:	86 78       	andi	r24, 0x86	; 134
    11e6:	51 f0       	breq	.+20     	; 0x11fc <vfprintf+0x386>
    11e8:	a1 fe       	sbrs	r10, 1
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <vfprintf+0x37a>
    11ec:	8b e2       	ldi	r24, 0x2B	; 43
    11ee:	01 c0       	rjmp	.+2      	; 0x11f2 <vfprintf+0x37c>
    11f0:	80 e2       	ldi	r24, 0x20	; 32
    11f2:	a7 fc       	sbrc	r10, 7
    11f4:	8d e2       	ldi	r24, 0x2D	; 45
    11f6:	b6 01       	movw	r22, r12
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	92 d1       	rcall	.+804    	; 0x1520 <fputc>
    11fc:	89 14       	cp	r8, r9
    11fe:	30 f4       	brcc	.+12     	; 0x120c <vfprintf+0x396>
    1200:	b6 01       	movw	r22, r12
    1202:	80 e3       	ldi	r24, 0x30	; 48
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	8c d1       	rcall	.+792    	; 0x1520 <fputc>
    1208:	9a 94       	dec	r9
    120a:	f8 cf       	rjmp	.-16     	; 0x11fc <vfprintf+0x386>
    120c:	8a 94       	dec	r8
    120e:	f3 01       	movw	r30, r6
    1210:	e8 0d       	add	r30, r8
    1212:	f1 1d       	adc	r31, r1
    1214:	80 81       	ld	r24, Z
    1216:	b6 01       	movw	r22, r12
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	82 d1       	rcall	.+772    	; 0x1520 <fputc>
    121c:	81 10       	cpse	r8, r1
    121e:	f6 cf       	rjmp	.-20     	; 0x120c <vfprintf+0x396>
    1220:	22 20       	and	r2, r2
    1222:	09 f4       	brne	.+2      	; 0x1226 <vfprintf+0x3b0>
    1224:	4e ce       	rjmp	.-868    	; 0xec2 <vfprintf+0x4c>
    1226:	b6 01       	movw	r22, r12
    1228:	80 e2       	ldi	r24, 0x20	; 32
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	79 d1       	rcall	.+754    	; 0x1520 <fputc>
    122e:	2a 94       	dec	r2
    1230:	f7 cf       	rjmp	.-18     	; 0x1220 <vfprintf+0x3aa>
    1232:	f6 01       	movw	r30, r12
    1234:	86 81       	ldd	r24, Z+6	; 0x06
    1236:	97 81       	ldd	r25, Z+7	; 0x07
    1238:	02 c0       	rjmp	.+4      	; 0x123e <vfprintf+0x3c8>
    123a:	8f ef       	ldi	r24, 0xFF	; 255
    123c:	9f ef       	ldi	r25, 0xFF	; 255
    123e:	2b 96       	adiw	r28, 0x0b	; 11
    1240:	0f b6       	in	r0, 0x3f	; 63
    1242:	f8 94       	cli
    1244:	de bf       	out	0x3e, r29	; 62
    1246:	0f be       	out	0x3f, r0	; 63
    1248:	cd bf       	out	0x3d, r28	; 61
    124a:	df 91       	pop	r29
    124c:	cf 91       	pop	r28
    124e:	1f 91       	pop	r17
    1250:	0f 91       	pop	r16
    1252:	ff 90       	pop	r15
    1254:	ef 90       	pop	r14
    1256:	df 90       	pop	r13
    1258:	cf 90       	pop	r12
    125a:	bf 90       	pop	r11
    125c:	af 90       	pop	r10
    125e:	9f 90       	pop	r9
    1260:	8f 90       	pop	r8
    1262:	7f 90       	pop	r7
    1264:	6f 90       	pop	r6
    1266:	5f 90       	pop	r5
    1268:	4f 90       	pop	r4
    126a:	3f 90       	pop	r3
    126c:	2f 90       	pop	r2
    126e:	08 95       	ret

00001270 <calloc>:
    1270:	0f 93       	push	r16
    1272:	1f 93       	push	r17
    1274:	cf 93       	push	r28
    1276:	df 93       	push	r29
    1278:	86 9f       	mul	r24, r22
    127a:	80 01       	movw	r16, r0
    127c:	87 9f       	mul	r24, r23
    127e:	10 0d       	add	r17, r0
    1280:	96 9f       	mul	r25, r22
    1282:	10 0d       	add	r17, r0
    1284:	11 24       	eor	r1, r1
    1286:	c8 01       	movw	r24, r16
    1288:	0d d0       	rcall	.+26     	; 0x12a4 <malloc>
    128a:	ec 01       	movw	r28, r24
    128c:	00 97       	sbiw	r24, 0x00	; 0
    128e:	21 f0       	breq	.+8      	; 0x1298 <calloc+0x28>
    1290:	a8 01       	movw	r20, r16
    1292:	60 e0       	ldi	r22, 0x00	; 0
    1294:	70 e0       	ldi	r23, 0x00	; 0
    1296:	32 d1       	rcall	.+612    	; 0x14fc <memset>
    1298:	ce 01       	movw	r24, r28
    129a:	df 91       	pop	r29
    129c:	cf 91       	pop	r28
    129e:	1f 91       	pop	r17
    12a0:	0f 91       	pop	r16
    12a2:	08 95       	ret

000012a4 <malloc>:
    12a4:	0f 93       	push	r16
    12a6:	1f 93       	push	r17
    12a8:	cf 93       	push	r28
    12aa:	df 93       	push	r29
    12ac:	82 30       	cpi	r24, 0x02	; 2
    12ae:	91 05       	cpc	r25, r1
    12b0:	10 f4       	brcc	.+4      	; 0x12b6 <malloc+0x12>
    12b2:	82 e0       	ldi	r24, 0x02	; 2
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	e0 91 c1 02 	lds	r30, 0x02C1	; 0x8002c1 <__flp>
    12ba:	f0 91 c2 02 	lds	r31, 0x02C2	; 0x8002c2 <__flp+0x1>
    12be:	20 e0       	ldi	r18, 0x00	; 0
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    12c2:	a0 e0       	ldi	r26, 0x00	; 0
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	30 97       	sbiw	r30, 0x00	; 0
    12c8:	19 f1       	breq	.+70     	; 0x1310 <malloc+0x6c>
    12ca:	40 81       	ld	r20, Z
    12cc:	51 81       	ldd	r21, Z+1	; 0x01
    12ce:	02 81       	ldd	r16, Z+2	; 0x02
    12d0:	13 81       	ldd	r17, Z+3	; 0x03
    12d2:	48 17       	cp	r20, r24
    12d4:	59 07       	cpc	r21, r25
    12d6:	c8 f0       	brcs	.+50     	; 0x130a <malloc+0x66>
    12d8:	84 17       	cp	r24, r20
    12da:	95 07       	cpc	r25, r21
    12dc:	69 f4       	brne	.+26     	; 0x12f8 <malloc+0x54>
    12de:	10 97       	sbiw	r26, 0x00	; 0
    12e0:	31 f0       	breq	.+12     	; 0x12ee <malloc+0x4a>
    12e2:	12 96       	adiw	r26, 0x02	; 2
    12e4:	0c 93       	st	X, r16
    12e6:	12 97       	sbiw	r26, 0x02	; 2
    12e8:	13 96       	adiw	r26, 0x03	; 3
    12ea:	1c 93       	st	X, r17
    12ec:	27 c0       	rjmp	.+78     	; 0x133c <malloc+0x98>
    12ee:	00 93 c1 02 	sts	0x02C1, r16	; 0x8002c1 <__flp>
    12f2:	10 93 c2 02 	sts	0x02C2, r17	; 0x8002c2 <__flp+0x1>
    12f6:	22 c0       	rjmp	.+68     	; 0x133c <malloc+0x98>
    12f8:	21 15       	cp	r18, r1
    12fa:	31 05       	cpc	r19, r1
    12fc:	19 f0       	breq	.+6      	; 0x1304 <malloc+0x60>
    12fe:	42 17       	cp	r20, r18
    1300:	53 07       	cpc	r21, r19
    1302:	18 f4       	brcc	.+6      	; 0x130a <malloc+0x66>
    1304:	9a 01       	movw	r18, r20
    1306:	bd 01       	movw	r22, r26
    1308:	ef 01       	movw	r28, r30
    130a:	df 01       	movw	r26, r30
    130c:	f8 01       	movw	r30, r16
    130e:	db cf       	rjmp	.-74     	; 0x12c6 <malloc+0x22>
    1310:	21 15       	cp	r18, r1
    1312:	31 05       	cpc	r19, r1
    1314:	f9 f0       	breq	.+62     	; 0x1354 <malloc+0xb0>
    1316:	28 1b       	sub	r18, r24
    1318:	39 0b       	sbc	r19, r25
    131a:	24 30       	cpi	r18, 0x04	; 4
    131c:	31 05       	cpc	r19, r1
    131e:	80 f4       	brcc	.+32     	; 0x1340 <malloc+0x9c>
    1320:	8a 81       	ldd	r24, Y+2	; 0x02
    1322:	9b 81       	ldd	r25, Y+3	; 0x03
    1324:	61 15       	cp	r22, r1
    1326:	71 05       	cpc	r23, r1
    1328:	21 f0       	breq	.+8      	; 0x1332 <malloc+0x8e>
    132a:	fb 01       	movw	r30, r22
    132c:	93 83       	std	Z+3, r25	; 0x03
    132e:	82 83       	std	Z+2, r24	; 0x02
    1330:	04 c0       	rjmp	.+8      	; 0x133a <malloc+0x96>
    1332:	90 93 c2 02 	sts	0x02C2, r25	; 0x8002c2 <__flp+0x1>
    1336:	80 93 c1 02 	sts	0x02C1, r24	; 0x8002c1 <__flp>
    133a:	fe 01       	movw	r30, r28
    133c:	32 96       	adiw	r30, 0x02	; 2
    133e:	44 c0       	rjmp	.+136    	; 0x13c8 <malloc+0x124>
    1340:	fe 01       	movw	r30, r28
    1342:	e2 0f       	add	r30, r18
    1344:	f3 1f       	adc	r31, r19
    1346:	81 93       	st	Z+, r24
    1348:	91 93       	st	Z+, r25
    134a:	22 50       	subi	r18, 0x02	; 2
    134c:	31 09       	sbc	r19, r1
    134e:	39 83       	std	Y+1, r19	; 0x01
    1350:	28 83       	st	Y, r18
    1352:	3a c0       	rjmp	.+116    	; 0x13c8 <malloc+0x124>
    1354:	20 91 bf 02 	lds	r18, 0x02BF	; 0x8002bf <__brkval>
    1358:	30 91 c0 02 	lds	r19, 0x02C0	; 0x8002c0 <__brkval+0x1>
    135c:	23 2b       	or	r18, r19
    135e:	41 f4       	brne	.+16     	; 0x1370 <malloc+0xcc>
    1360:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1364:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1368:	30 93 c0 02 	sts	0x02C0, r19	; 0x8002c0 <__brkval+0x1>
    136c:	20 93 bf 02 	sts	0x02BF, r18	; 0x8002bf <__brkval>
    1370:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1374:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1378:	21 15       	cp	r18, r1
    137a:	31 05       	cpc	r19, r1
    137c:	41 f4       	brne	.+16     	; 0x138e <malloc+0xea>
    137e:	2d b7       	in	r18, 0x3d	; 61
    1380:	3e b7       	in	r19, 0x3e	; 62
    1382:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1386:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    138a:	24 1b       	sub	r18, r20
    138c:	35 0b       	sbc	r19, r21
    138e:	e0 91 bf 02 	lds	r30, 0x02BF	; 0x8002bf <__brkval>
    1392:	f0 91 c0 02 	lds	r31, 0x02C0	; 0x8002c0 <__brkval+0x1>
    1396:	e2 17       	cp	r30, r18
    1398:	f3 07       	cpc	r31, r19
    139a:	a0 f4       	brcc	.+40     	; 0x13c4 <malloc+0x120>
    139c:	2e 1b       	sub	r18, r30
    139e:	3f 0b       	sbc	r19, r31
    13a0:	28 17       	cp	r18, r24
    13a2:	39 07       	cpc	r19, r25
    13a4:	78 f0       	brcs	.+30     	; 0x13c4 <malloc+0x120>
    13a6:	ac 01       	movw	r20, r24
    13a8:	4e 5f       	subi	r20, 0xFE	; 254
    13aa:	5f 4f       	sbci	r21, 0xFF	; 255
    13ac:	24 17       	cp	r18, r20
    13ae:	35 07       	cpc	r19, r21
    13b0:	48 f0       	brcs	.+18     	; 0x13c4 <malloc+0x120>
    13b2:	4e 0f       	add	r20, r30
    13b4:	5f 1f       	adc	r21, r31
    13b6:	50 93 c0 02 	sts	0x02C0, r21	; 0x8002c0 <__brkval+0x1>
    13ba:	40 93 bf 02 	sts	0x02BF, r20	; 0x8002bf <__brkval>
    13be:	81 93       	st	Z+, r24
    13c0:	91 93       	st	Z+, r25
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <malloc+0x124>
    13c4:	e0 e0       	ldi	r30, 0x00	; 0
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	cf 01       	movw	r24, r30
    13ca:	df 91       	pop	r29
    13cc:	cf 91       	pop	r28
    13ce:	1f 91       	pop	r17
    13d0:	0f 91       	pop	r16
    13d2:	08 95       	ret

000013d4 <free>:
    13d4:	cf 93       	push	r28
    13d6:	df 93       	push	r29
    13d8:	00 97       	sbiw	r24, 0x00	; 0
    13da:	09 f4       	brne	.+2      	; 0x13de <free+0xa>
    13dc:	81 c0       	rjmp	.+258    	; 0x14e0 <free+0x10c>
    13de:	fc 01       	movw	r30, r24
    13e0:	32 97       	sbiw	r30, 0x02	; 2
    13e2:	13 82       	std	Z+3, r1	; 0x03
    13e4:	12 82       	std	Z+2, r1	; 0x02
    13e6:	a0 91 c1 02 	lds	r26, 0x02C1	; 0x8002c1 <__flp>
    13ea:	b0 91 c2 02 	lds	r27, 0x02C2	; 0x8002c2 <__flp+0x1>
    13ee:	10 97       	sbiw	r26, 0x00	; 0
    13f0:	81 f4       	brne	.+32     	; 0x1412 <free+0x3e>
    13f2:	20 81       	ld	r18, Z
    13f4:	31 81       	ldd	r19, Z+1	; 0x01
    13f6:	82 0f       	add	r24, r18
    13f8:	93 1f       	adc	r25, r19
    13fa:	20 91 bf 02 	lds	r18, 0x02BF	; 0x8002bf <__brkval>
    13fe:	30 91 c0 02 	lds	r19, 0x02C0	; 0x8002c0 <__brkval+0x1>
    1402:	28 17       	cp	r18, r24
    1404:	39 07       	cpc	r19, r25
    1406:	51 f5       	brne	.+84     	; 0x145c <free+0x88>
    1408:	f0 93 c0 02 	sts	0x02C0, r31	; 0x8002c0 <__brkval+0x1>
    140c:	e0 93 bf 02 	sts	0x02BF, r30	; 0x8002bf <__brkval>
    1410:	67 c0       	rjmp	.+206    	; 0x14e0 <free+0x10c>
    1412:	ed 01       	movw	r28, r26
    1414:	20 e0       	ldi	r18, 0x00	; 0
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	ce 17       	cp	r28, r30
    141a:	df 07       	cpc	r29, r31
    141c:	40 f4       	brcc	.+16     	; 0x142e <free+0x5a>
    141e:	4a 81       	ldd	r20, Y+2	; 0x02
    1420:	5b 81       	ldd	r21, Y+3	; 0x03
    1422:	9e 01       	movw	r18, r28
    1424:	41 15       	cp	r20, r1
    1426:	51 05       	cpc	r21, r1
    1428:	f1 f0       	breq	.+60     	; 0x1466 <free+0x92>
    142a:	ea 01       	movw	r28, r20
    142c:	f5 cf       	rjmp	.-22     	; 0x1418 <free+0x44>
    142e:	d3 83       	std	Z+3, r29	; 0x03
    1430:	c2 83       	std	Z+2, r28	; 0x02
    1432:	40 81       	ld	r20, Z
    1434:	51 81       	ldd	r21, Z+1	; 0x01
    1436:	84 0f       	add	r24, r20
    1438:	95 1f       	adc	r25, r21
    143a:	c8 17       	cp	r28, r24
    143c:	d9 07       	cpc	r29, r25
    143e:	59 f4       	brne	.+22     	; 0x1456 <free+0x82>
    1440:	88 81       	ld	r24, Y
    1442:	99 81       	ldd	r25, Y+1	; 0x01
    1444:	84 0f       	add	r24, r20
    1446:	95 1f       	adc	r25, r21
    1448:	02 96       	adiw	r24, 0x02	; 2
    144a:	91 83       	std	Z+1, r25	; 0x01
    144c:	80 83       	st	Z, r24
    144e:	8a 81       	ldd	r24, Y+2	; 0x02
    1450:	9b 81       	ldd	r25, Y+3	; 0x03
    1452:	93 83       	std	Z+3, r25	; 0x03
    1454:	82 83       	std	Z+2, r24	; 0x02
    1456:	21 15       	cp	r18, r1
    1458:	31 05       	cpc	r19, r1
    145a:	29 f4       	brne	.+10     	; 0x1466 <free+0x92>
    145c:	f0 93 c2 02 	sts	0x02C2, r31	; 0x8002c2 <__flp+0x1>
    1460:	e0 93 c1 02 	sts	0x02C1, r30	; 0x8002c1 <__flp>
    1464:	3d c0       	rjmp	.+122    	; 0x14e0 <free+0x10c>
    1466:	e9 01       	movw	r28, r18
    1468:	fb 83       	std	Y+3, r31	; 0x03
    146a:	ea 83       	std	Y+2, r30	; 0x02
    146c:	49 91       	ld	r20, Y+
    146e:	59 91       	ld	r21, Y+
    1470:	c4 0f       	add	r28, r20
    1472:	d5 1f       	adc	r29, r21
    1474:	ec 17       	cp	r30, r28
    1476:	fd 07       	cpc	r31, r29
    1478:	61 f4       	brne	.+24     	; 0x1492 <free+0xbe>
    147a:	80 81       	ld	r24, Z
    147c:	91 81       	ldd	r25, Z+1	; 0x01
    147e:	84 0f       	add	r24, r20
    1480:	95 1f       	adc	r25, r21
    1482:	02 96       	adiw	r24, 0x02	; 2
    1484:	e9 01       	movw	r28, r18
    1486:	99 83       	std	Y+1, r25	; 0x01
    1488:	88 83       	st	Y, r24
    148a:	82 81       	ldd	r24, Z+2	; 0x02
    148c:	93 81       	ldd	r25, Z+3	; 0x03
    148e:	9b 83       	std	Y+3, r25	; 0x03
    1490:	8a 83       	std	Y+2, r24	; 0x02
    1492:	e0 e0       	ldi	r30, 0x00	; 0
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	12 96       	adiw	r26, 0x02	; 2
    1498:	8d 91       	ld	r24, X+
    149a:	9c 91       	ld	r25, X
    149c:	13 97       	sbiw	r26, 0x03	; 3
    149e:	00 97       	sbiw	r24, 0x00	; 0
    14a0:	19 f0       	breq	.+6      	; 0x14a8 <free+0xd4>
    14a2:	fd 01       	movw	r30, r26
    14a4:	dc 01       	movw	r26, r24
    14a6:	f7 cf       	rjmp	.-18     	; 0x1496 <free+0xc2>
    14a8:	8d 91       	ld	r24, X+
    14aa:	9c 91       	ld	r25, X
    14ac:	11 97       	sbiw	r26, 0x01	; 1
    14ae:	9d 01       	movw	r18, r26
    14b0:	2e 5f       	subi	r18, 0xFE	; 254
    14b2:	3f 4f       	sbci	r19, 0xFF	; 255
    14b4:	82 0f       	add	r24, r18
    14b6:	93 1f       	adc	r25, r19
    14b8:	20 91 bf 02 	lds	r18, 0x02BF	; 0x8002bf <__brkval>
    14bc:	30 91 c0 02 	lds	r19, 0x02C0	; 0x8002c0 <__brkval+0x1>
    14c0:	28 17       	cp	r18, r24
    14c2:	39 07       	cpc	r19, r25
    14c4:	69 f4       	brne	.+26     	; 0x14e0 <free+0x10c>
    14c6:	30 97       	sbiw	r30, 0x00	; 0
    14c8:	29 f4       	brne	.+10     	; 0x14d4 <free+0x100>
    14ca:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <__flp+0x1>
    14ce:	10 92 c1 02 	sts	0x02C1, r1	; 0x8002c1 <__flp>
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <free+0x104>
    14d4:	13 82       	std	Z+3, r1	; 0x03
    14d6:	12 82       	std	Z+2, r1	; 0x02
    14d8:	b0 93 c0 02 	sts	0x02C0, r27	; 0x8002c0 <__brkval+0x1>
    14dc:	a0 93 bf 02 	sts	0x02BF, r26	; 0x8002bf <__brkval>
    14e0:	df 91       	pop	r29
    14e2:	cf 91       	pop	r28
    14e4:	08 95       	ret

000014e6 <strnlen_P>:
    14e6:	fc 01       	movw	r30, r24
    14e8:	05 90       	lpm	r0, Z+
    14ea:	61 50       	subi	r22, 0x01	; 1
    14ec:	70 40       	sbci	r23, 0x00	; 0
    14ee:	01 10       	cpse	r0, r1
    14f0:	d8 f7       	brcc	.-10     	; 0x14e8 <strnlen_P+0x2>
    14f2:	80 95       	com	r24
    14f4:	90 95       	com	r25
    14f6:	8e 0f       	add	r24, r30
    14f8:	9f 1f       	adc	r25, r31
    14fa:	08 95       	ret

000014fc <memset>:
    14fc:	dc 01       	movw	r26, r24
    14fe:	01 c0       	rjmp	.+2      	; 0x1502 <memset+0x6>
    1500:	6d 93       	st	X+, r22
    1502:	41 50       	subi	r20, 0x01	; 1
    1504:	50 40       	sbci	r21, 0x00	; 0
    1506:	e0 f7       	brcc	.-8      	; 0x1500 <memset+0x4>
    1508:	08 95       	ret

0000150a <strnlen>:
    150a:	fc 01       	movw	r30, r24
    150c:	61 50       	subi	r22, 0x01	; 1
    150e:	70 40       	sbci	r23, 0x00	; 0
    1510:	01 90       	ld	r0, Z+
    1512:	01 10       	cpse	r0, r1
    1514:	d8 f7       	brcc	.-10     	; 0x150c <strnlen+0x2>
    1516:	80 95       	com	r24
    1518:	90 95       	com	r25
    151a:	8e 0f       	add	r24, r30
    151c:	9f 1f       	adc	r25, r31
    151e:	08 95       	ret

00001520 <fputc>:
    1520:	0f 93       	push	r16
    1522:	1f 93       	push	r17
    1524:	cf 93       	push	r28
    1526:	df 93       	push	r29
    1528:	fb 01       	movw	r30, r22
    152a:	23 81       	ldd	r18, Z+3	; 0x03
    152c:	21 fd       	sbrc	r18, 1
    152e:	03 c0       	rjmp	.+6      	; 0x1536 <fputc+0x16>
    1530:	8f ef       	ldi	r24, 0xFF	; 255
    1532:	9f ef       	ldi	r25, 0xFF	; 255
    1534:	2c c0       	rjmp	.+88     	; 0x158e <fputc+0x6e>
    1536:	22 ff       	sbrs	r18, 2
    1538:	16 c0       	rjmp	.+44     	; 0x1566 <fputc+0x46>
    153a:	46 81       	ldd	r20, Z+6	; 0x06
    153c:	57 81       	ldd	r21, Z+7	; 0x07
    153e:	24 81       	ldd	r18, Z+4	; 0x04
    1540:	35 81       	ldd	r19, Z+5	; 0x05
    1542:	42 17       	cp	r20, r18
    1544:	53 07       	cpc	r21, r19
    1546:	44 f4       	brge	.+16     	; 0x1558 <fputc+0x38>
    1548:	a0 81       	ld	r26, Z
    154a:	b1 81       	ldd	r27, Z+1	; 0x01
    154c:	9d 01       	movw	r18, r26
    154e:	2f 5f       	subi	r18, 0xFF	; 255
    1550:	3f 4f       	sbci	r19, 0xFF	; 255
    1552:	31 83       	std	Z+1, r19	; 0x01
    1554:	20 83       	st	Z, r18
    1556:	8c 93       	st	X, r24
    1558:	26 81       	ldd	r18, Z+6	; 0x06
    155a:	37 81       	ldd	r19, Z+7	; 0x07
    155c:	2f 5f       	subi	r18, 0xFF	; 255
    155e:	3f 4f       	sbci	r19, 0xFF	; 255
    1560:	37 83       	std	Z+7, r19	; 0x07
    1562:	26 83       	std	Z+6, r18	; 0x06
    1564:	14 c0       	rjmp	.+40     	; 0x158e <fputc+0x6e>
    1566:	8b 01       	movw	r16, r22
    1568:	ec 01       	movw	r28, r24
    156a:	fb 01       	movw	r30, r22
    156c:	00 84       	ldd	r0, Z+8	; 0x08
    156e:	f1 85       	ldd	r31, Z+9	; 0x09
    1570:	e0 2d       	mov	r30, r0
    1572:	19 95       	eicall
    1574:	89 2b       	or	r24, r25
    1576:	e1 f6       	brne	.-72     	; 0x1530 <fputc+0x10>
    1578:	d8 01       	movw	r26, r16
    157a:	16 96       	adiw	r26, 0x06	; 6
    157c:	8d 91       	ld	r24, X+
    157e:	9c 91       	ld	r25, X
    1580:	17 97       	sbiw	r26, 0x07	; 7
    1582:	01 96       	adiw	r24, 0x01	; 1
    1584:	17 96       	adiw	r26, 0x07	; 7
    1586:	9c 93       	st	X, r25
    1588:	8e 93       	st	-X, r24
    158a:	16 97       	sbiw	r26, 0x06	; 6
    158c:	ce 01       	movw	r24, r28
    158e:	df 91       	pop	r29
    1590:	cf 91       	pop	r28
    1592:	1f 91       	pop	r17
    1594:	0f 91       	pop	r16
    1596:	08 95       	ret

00001598 <__ultoa_invert>:
    1598:	fa 01       	movw	r30, r20
    159a:	aa 27       	eor	r26, r26
    159c:	28 30       	cpi	r18, 0x08	; 8
    159e:	51 f1       	breq	.+84     	; 0x15f4 <__ultoa_invert+0x5c>
    15a0:	20 31       	cpi	r18, 0x10	; 16
    15a2:	81 f1       	breq	.+96     	; 0x1604 <__ultoa_invert+0x6c>
    15a4:	e8 94       	clt
    15a6:	6f 93       	push	r22
    15a8:	6e 7f       	andi	r22, 0xFE	; 254
    15aa:	6e 5f       	subi	r22, 0xFE	; 254
    15ac:	7f 4f       	sbci	r23, 0xFF	; 255
    15ae:	8f 4f       	sbci	r24, 0xFF	; 255
    15b0:	9f 4f       	sbci	r25, 0xFF	; 255
    15b2:	af 4f       	sbci	r26, 0xFF	; 255
    15b4:	b1 e0       	ldi	r27, 0x01	; 1
    15b6:	3e d0       	rcall	.+124    	; 0x1634 <__ultoa_invert+0x9c>
    15b8:	b4 e0       	ldi	r27, 0x04	; 4
    15ba:	3c d0       	rcall	.+120    	; 0x1634 <__ultoa_invert+0x9c>
    15bc:	67 0f       	add	r22, r23
    15be:	78 1f       	adc	r23, r24
    15c0:	89 1f       	adc	r24, r25
    15c2:	9a 1f       	adc	r25, r26
    15c4:	a1 1d       	adc	r26, r1
    15c6:	68 0f       	add	r22, r24
    15c8:	79 1f       	adc	r23, r25
    15ca:	8a 1f       	adc	r24, r26
    15cc:	91 1d       	adc	r25, r1
    15ce:	a1 1d       	adc	r26, r1
    15d0:	6a 0f       	add	r22, r26
    15d2:	71 1d       	adc	r23, r1
    15d4:	81 1d       	adc	r24, r1
    15d6:	91 1d       	adc	r25, r1
    15d8:	a1 1d       	adc	r26, r1
    15da:	20 d0       	rcall	.+64     	; 0x161c <__ultoa_invert+0x84>
    15dc:	09 f4       	brne	.+2      	; 0x15e0 <__ultoa_invert+0x48>
    15de:	68 94       	set
    15e0:	3f 91       	pop	r19
    15e2:	2a e0       	ldi	r18, 0x0A	; 10
    15e4:	26 9f       	mul	r18, r22
    15e6:	11 24       	eor	r1, r1
    15e8:	30 19       	sub	r19, r0
    15ea:	30 5d       	subi	r19, 0xD0	; 208
    15ec:	31 93       	st	Z+, r19
    15ee:	de f6       	brtc	.-74     	; 0x15a6 <__ultoa_invert+0xe>
    15f0:	cf 01       	movw	r24, r30
    15f2:	08 95       	ret
    15f4:	46 2f       	mov	r20, r22
    15f6:	47 70       	andi	r20, 0x07	; 7
    15f8:	40 5d       	subi	r20, 0xD0	; 208
    15fa:	41 93       	st	Z+, r20
    15fc:	b3 e0       	ldi	r27, 0x03	; 3
    15fe:	0f d0       	rcall	.+30     	; 0x161e <__ultoa_invert+0x86>
    1600:	c9 f7       	brne	.-14     	; 0x15f4 <__ultoa_invert+0x5c>
    1602:	f6 cf       	rjmp	.-20     	; 0x15f0 <__ultoa_invert+0x58>
    1604:	46 2f       	mov	r20, r22
    1606:	4f 70       	andi	r20, 0x0F	; 15
    1608:	40 5d       	subi	r20, 0xD0	; 208
    160a:	4a 33       	cpi	r20, 0x3A	; 58
    160c:	18 f0       	brcs	.+6      	; 0x1614 <__ultoa_invert+0x7c>
    160e:	49 5d       	subi	r20, 0xD9	; 217
    1610:	31 fd       	sbrc	r19, 1
    1612:	40 52       	subi	r20, 0x20	; 32
    1614:	41 93       	st	Z+, r20
    1616:	02 d0       	rcall	.+4      	; 0x161c <__ultoa_invert+0x84>
    1618:	a9 f7       	brne	.-22     	; 0x1604 <__ultoa_invert+0x6c>
    161a:	ea cf       	rjmp	.-44     	; 0x15f0 <__ultoa_invert+0x58>
    161c:	b4 e0       	ldi	r27, 0x04	; 4
    161e:	a6 95       	lsr	r26
    1620:	97 95       	ror	r25
    1622:	87 95       	ror	r24
    1624:	77 95       	ror	r23
    1626:	67 95       	ror	r22
    1628:	ba 95       	dec	r27
    162a:	c9 f7       	brne	.-14     	; 0x161e <__ultoa_invert+0x86>
    162c:	00 97       	sbiw	r24, 0x00	; 0
    162e:	61 05       	cpc	r22, r1
    1630:	71 05       	cpc	r23, r1
    1632:	08 95       	ret
    1634:	9b 01       	movw	r18, r22
    1636:	ac 01       	movw	r20, r24
    1638:	0a 2e       	mov	r0, r26
    163a:	06 94       	lsr	r0
    163c:	57 95       	ror	r21
    163e:	47 95       	ror	r20
    1640:	37 95       	ror	r19
    1642:	27 95       	ror	r18
    1644:	ba 95       	dec	r27
    1646:	c9 f7       	brne	.-14     	; 0x163a <__ultoa_invert+0xa2>
    1648:	62 0f       	add	r22, r18
    164a:	73 1f       	adc	r23, r19
    164c:	84 1f       	adc	r24, r20
    164e:	95 1f       	adc	r25, r21
    1650:	a0 1d       	adc	r26, r0
    1652:	08 95       	ret

00001654 <_exit>:
    1654:	f8 94       	cli

00001656 <__stop_program>:
    1656:	ff cf       	rjmp	.-2      	; 0x1656 <__stop_program>
