Running /Cad/MentorG/CALB36/ixl_cal_2011.1_15.11/pkgs/icv/pvt/v2lvs -lsp /Cad/DesignK/FaradayUMC180/DigitalCore/BackEnd/lvs/fsa0a_c_generic_core.spi -o ../OutputFiles/SARSlowVerilog.spi -s /Cad/DesignK/FaradayUMC180/DigitalCore/BackEnd/lvs/fsa0a_c_generic_core.spi -s0 GND -s1 VCC -v ../OutputFiles/SARSlowVerilog.v -sk -log ../LoggerFiles/V2LVSS.log

Info: Creating Spice Library Database ...
Info: Creating Design Database ...
Info: Converting Design ...
