library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity CNT10 is
    port(
        CLK,RST,EN: in std_logic;
        DOUT : out std_logic_vector (3 downto 0);
        COUT : OUT std_logic
    );
end CNT10;
architecture behav of CNT10 is
begin
    process(CLK,RST,EN)
        variable Q : std_logic_vector (3 downto 0);
    begin
    if RST = ‘1‘ then Q := (others => ‘0‘);
    elsif CLK ‘event and CLK = ‘1‘ then
            if EN = ‘1‘ then 
                if Q < 9 then Q := Q + 1;
                else Q := (others => ‘0‘);
                end if;
            end if;
    end if;
    if Q = "1001" then COUT <= ‘1‘;
    else COUT <= ‘0‘; 
    end if;
    DOUT <= Q;
    end process;
end behav;