#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jan 18 11:16:51 2018
# Process ID: 18252
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3app/xph3app604/Projet_3A/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5993.645 ; gain = 101.750 ; free physical = 1348 ; free virtual = 13038
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/new/FPBN_top.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/imports/vhd/network.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/imports/bench/VIP_moy.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/imports/vhd/Prog.vhd]
set_property is_enabled true [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/new/ring_top.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/new/diviseur.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/new/Node.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/new/TRNG_10bit.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/imports/vhd/core.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/imports/vhd/gateway.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.srcs/sources_1/imports/vhd/Memory.vhd]
reset_run synth_1
launch_runs synth_1
[Thu Jan 18 11:21:04 2018] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jan 18 11:22:03 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 11:23:21 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 11:28:39 2018] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/synth_1/runme.log
[Thu Jan 18 11:28:39 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-18252-cimeld15/dcp5/ring_top.xdc]
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-18252-cimeld15/dcp5/ring_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6402.508 ; gain = 0.000 ; free physical = 1226 ; free virtual = 12701
Restored from archive | CPU: 0.020000 secs | Memory: 0.061928 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6402.508 ; gain = 0.000 ; free physical = 1226 ; free virtual = 12701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6530.402 ; gain = 364.848 ; free physical = 1163 ; free virtual = 12638
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 11:37:24 2018] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/synth_1/runme.log
[Thu Jan 18 11:37:24 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 11:39:50 2018] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/synth_1/runme.log
[Thu Jan 18 11:39:50 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_noeud_seul/project_noeud_seul.runs/impl_1/runme.log
WARNING: [Power 33-325] Unable to locate instance 'l1/r1/Q_i_1__1' in design.
WARNING: [Power 33-325] Unable to locate signal 'l1/r4/Q_rand' in design.
WARNING: [Power 33-325] Unable to locate signal 'l1/r4/Q_rand' in design.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 11:58:42 2018...
