// Seed: 55499502
module module_0 ();
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wor id_2,
    output wire id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output logic id_9,
    input wand id_10
);
  module_0 modCall_1 ();
  always_ff id_9 = id_6;
endmodule
module module_2;
  logic id_1;
  assign id_1 = -1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  logic id_2;
  ;
endmodule
