{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496158046050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496158046056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 16:27:25 2017 " "Processing started: Tue May 30 16:27:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496158046056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158046056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioSynth -c AudioSynth " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioSynth -c AudioSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158046056 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1496158046521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyindicator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file keyindicator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octavetester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file octavetester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OctaveTester-Behavioral " "Found design unit 1: OctaveTester-Behavioral" {  } { { "OctaveTester.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveTester.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057122 ""} { "Info" "ISGN_ENTITY_NAME" "1 OctaveTester " "Found entity 1: OctaveTester" {  } { { "OctaveTester.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveTester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octavecreation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file octavecreation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OctaveCreation-Behavioral " "Found design unit 1: OctaveCreation-Behavioral" {  } { { "OctaveCreation.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveCreation.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057124 ""} { "Info" "ISGN_ENTITY_NAME" "1 OctaveCreation " "Found entity 1: OctaveCreation" {  } { { "OctaveCreation.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveCreation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-cyclone4e " "Found design unit 1: clock_generator-cyclone4e" {  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057127 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/sin_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/sin_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_function-v1 " "Found design unit 1: sin_function-v1" {  } { { "../common_vhdl_code/sin_function.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/sin_function.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057130 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_function " "Found entity 1: sin_function" {  } { { "../common_vhdl_code/sin_function.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/sin_function.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/ps2_controller.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/ps2_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_controller-v1 " "Found design unit 1: ps2_controller-v1" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057133 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 low_level_ps2_controller-v1 " "Found design unit 2: low_level_ps2_controller-v1" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 320 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057133 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057133 ""} { "Info" "ISGN_ENTITY_NAME" "2 low_level_ps2_controller " "Found entity 2: low_level_ps2_controller" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-v1 " "Found design unit 1: debouncer-v1" {  } { { "../common_vhdl_code/debouncer.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/debouncer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057136 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../common_vhdl_code/debouncer.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/debouncer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/audio_controller.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/audio_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_io-v1 " "Found design unit 1: audio_io-v1" {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057139 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_controller-v1 " "Found design unit 2: audio_controller-v1" {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057139 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audio_i2c_controller-v1 " "Found design unit 3: audio_i2c_controller-v1" {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057139 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_io " "Found entity 1: audio_io" {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057139 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_controller " "Found entity 2: audio_controller" {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057139 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_i2c_controller " "Found entity 3: audio_i2c_controller" {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiosynth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiosynth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioSynth-Shell " "Found design unit 1: AudioSynth-Shell" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057141 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioSynth " "Found entity 1: AudioSynth" {  } { { "AudioSynth.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagramaapoio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagramaapoio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DiagramaApoio " "Found entity 1: DiagramaApoio" {  } { { "DiagramaApoio.bdf" "" { Schematic "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/DiagramaApoio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "PS2.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/PS2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "PS2.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/PS2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duplicadoroitava.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duplicadoroitava.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DuplicadorOitava-Behavioral " "Found design unit 1: DuplicadorOitava-Behavioral" {  } { { "DuplicadorOitava.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/DuplicadorOitava.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057151 ""} { "Info" "ISGN_ENTITY_NAME" "1 DuplicadorOitava " "Found entity 1: DuplicadorOitava" {  } { { "DuplicadorOitava.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/DuplicadorOitava.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Behavioral " "Found design unit 1: MUX2_1-Behavioral" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/MUX2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057153 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/MUX2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volumecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volumecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VolumeController-Behavioral " "Found design unit 1: VolumeController-Behavioral" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057155 ""} { "Info" "ISGN_ENTITY_NAME" "1 VolumeController " "Found entity 1: VolumeController" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_sin-Behavioral " "Found design unit 1: ROM_sin-Behavioral" {  } { { "ROM_sin.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM_sin.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057157 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_sin " "Found entity 1: ROM_sin" {  } { { "ROM_sin.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM_sin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiosynth_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiosynth_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioSynth_tl-Shell " "Found design unit 1: AudioSynth_tl-Shell" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057160 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioSynth_tl " "Found entity 1: AudioSynth_tl" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newfreqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newfreqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewFreqDivider-Behavioral " "Found design unit 1: NewFreqDivider-Behavioral" {  } { { "NewFreqDivider.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/NewFreqDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057162 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewFreqDivider " "Found entity 1: NewFreqDivider" {  } { { "NewFreqDivider.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/NewFreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter8-Behavioral " "Found design unit 1: Counter8-Behavioral" {  } { { "Counter8.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Counter8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter8 " "Found entity 1: Counter8" {  } { { "Counter8.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Counter8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioSynth_tl " "Elaborating entity \"AudioSynth_tl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496158057252 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_clock AudioSynth_tl.vhd(44) " "VHDL Signal Declaration warning at AudioSynth_tl.vhd(44): used implicit default value for signal \"new_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496158057254 "|AudioSynth_tl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM ROM:ROM_FREQ A:behavioral " "Elaborating entity \"ROM\" using architecture \"A:behavioral\" for hierarchy \"ROM:ROM_FREQ\"" {  } { { "AudioSynth_tl.vhd" "ROM_FREQ" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter8 Counter8:Contador A:behavioral " "Elaborating entity \"Counter8\" using architecture \"A:behavioral\" for hierarchy \"Counter8:Contador\"" {  } { { "AudioSynth_tl.vhd" "Contador" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM_sin ROM_sin:ROM_SIN A:behavioral " "Elaborating entity \"ROM_sin\" using architecture \"A:behavioral\" for hierarchy \"ROM_sin:ROM_SIN\"" {  } { { "AudioSynth_tl.vhd" "ROM_SIN" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OctaveCreation OctaveCreation:MudaOitava A:behavioral " "Elaborating entity \"OctaveCreation\" using architecture \"A:behavioral\" for hierarchy \"OctaveCreation:MudaOitava\"" {  } { { "AudioSynth_tl.vhd" "MudaOitava" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX2_1 MUX2_1:MuxOitava A:behavioral " "Elaborating entity \"MUX2_1\" using architecture \"A:behavioral\" for hierarchy \"MUX2_1:MuxOitava\"" {  } { { "AudioSynth_tl.vhd" "MuxOitava" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OctaveTester OctaveTester:TestaOitava A:behavioral " "Elaborating entity \"OctaveTester\" using architecture \"A:behavioral\" for hierarchy \"OctaveTester:TestaOitava\"" {  } { { "AudioSynth_tl.vhd" "TestaOitava" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:Display1 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:Display1\"" {  } { { "AudioSynth_tl.vhd" "Display1" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX2_1 MUX2_1:Display0 A:behavioral " "Elaborating entity \"MUX2_1\" using architecture \"A:behavioral\" for hierarchy \"MUX2_1:Display0\"" {  } { { "AudioSynth_tl.vhd" "Display0" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_io audio_io:aio A:v1 " "Elaborating entity \"audio_io\" using architecture \"A:v1\" for hierarchy \"audio_io:aio\"" {  } { { "AudioSynth_tl.vhd" "aio" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_generator audio_io:aio\|clock_generator:c A:cyclone4e " "Elaborating entity \"clock_generator\" using architecture \"A:cyclone4e\" for hierarchy \"audio_io:aio\|clock_generator:c\"" {  } { { "../common_vhdl_code/audio_controller.vhd" "c" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborating entity \"altpll\" for hierarchy \"audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "../common_vhdl_code/clock_generator.vhd" "PLL" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_io:aio\|clock_generator:c\|altpll:PLL " "Elaborated megafunction instantiation \"audio_io:aio\|clock_generator:c\|altpll:PLL\"" {  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_io:aio\|clock_generator:c\|altpll:PLL " "Instantiated megafunction \"audio_io:aio\|clock_generator:c\|altpll:PLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12288000 " "Parameter \"clk0_multiply_by\" = \"12288000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_auto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496158057331 ""}  } { { "../common_vhdl_code/clock_generator.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496158057331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_auto_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_auto_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_auto_altpll " "Found entity 1: clock_auto_altpll" {  } { { "db/clock_auto_altpll.v" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/db/clock_auto_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496158057381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_auto_altpll audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll:auto_generated " "Elaborating entity \"clock_auto_altpll\" for hierarchy \"audio_io:aio\|clock_generator:c\|altpll:PLL\|clock_auto_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_controller audio_controller:ac A:v1 " "Elaborating entity \"audio_controller\" using architecture \"A:v1\" for hierarchy \"audio_controller:ac\"" {  } { { "AudioSynth_tl.vhd" "ac" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "audio_i2c_controller audio_controller:ac\|audio_i2c_controller:i2c A:v1 " "Elaborating entity \"audio_i2c_controller\" using architecture \"A:v1\" for hierarchy \"audio_controller:ac\|audio_i2c_controller:i2c\"" {  } { { "../common_vhdl_code/audio_controller.vhd" "i2c" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2_controller ps2_controller:ps2 A:v1 " "Elaborating entity \"ps2_controller\" using architecture \"A:v1\" for hierarchy \"ps2_controller:ps2\"" {  } { { "AudioSynth_tl.vhd" "ps2" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "low_level_ps2_controller ps2_controller:ps2\|low_level_ps2_controller:ll A:v1 " "Elaborating entity \"low_level_ps2_controller\" using architecture \"A:v1\" for hierarchy \"ps2_controller:ps2\|low_level_ps2_controller:ll\"" {  } { { "../common_vhdl_code/ps2_controller.vhd" "ll" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"Sampling period = 124 clock cycles\" ps2_controller.vhd(361) " "VHDL Assertion Statement at ps2_controller.vhd(361): assertion is false - report \"Sampling period = 124 clock cycles\" (NOTE)" {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 361 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|ps2_controller:ps2|low_level_ps2_controller:ll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VolumeController VolumeController:vol A:behavioral " "Elaborating entity \"VolumeController\" using architecture \"A:behavioral\" for hierarchy \"VolumeController:vol\"" {  } { { "AudioSynth_tl.vhd" "vol" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 368 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PS VolumeController.vhd(36) " "VHDL Process Statement warning at VolumeController.vhd(36): signal \"PS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_sound VolumeController.vhd(34) " "VHDL Process Statement warning at VolumeController.vhd(34): inferring latch(es) for signal or variable \"s_sound\", which holds its previous value in one or more paths through the process" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS VolumeController.vhd(34) " "VHDL Process Statement warning at VolumeController.vhd(34): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.Mute VolumeController.vhd(34) " "Inferred latch for \"NS.Mute\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.FadeOut VolumeController.vhd(34) " "Inferred latch for \"NS.FadeOut\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.Normal VolumeController.vhd(34) " "Inferred latch for \"NS.Normal\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.FadeIn VolumeController.vhd(34) " "Inferred latch for \"NS.FadeIn\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[0\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[0\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[1\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[1\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[2\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[2\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[3\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[3\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[4\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[4\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[5\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[5\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sound\[6\] VolumeController.vhd(34) " "Inferred latch for \"s_sound\[6\]\" at VolumeController.vhd(34)" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158057384 "|AudioSynth|VolumeController:vol"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|AudioSynth_tl\|ps2_controller:ps2\|state " "State machine \"\|AudioSynth_tl\|ps2_controller:ps2\|state\" will be implemented as a safe state machine." {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 106 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496158058080 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|AudioSynth_tl\|ps2_controller:ps2\|low_level_ps2_controller:ll\|state " "State machine \"\|AudioSynth_tl\|ps2_controller:ps2\|low_level_ps2_controller:ll\|state\" will be implemented as a safe state machine." {  } { { "../common_vhdl_code/ps2_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd" 348 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496158058081 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|AudioSynth_tl\|audio_controller:ac\|audio_i2c_controller:i2c\|state " "State machine \"\|AudioSynth_tl\|audio_controller:ac\|audio_i2c_controller:i2c\|state\" will be implemented as a safe state machine." {  } { { "../common_vhdl_code/audio_controller.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd" 401 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1496158058081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[0\] " "Latch VolumeController:vol\|s_sound\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058497 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[6\] " "Latch VolumeController:vol\|s_sound\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058497 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[4\] " "Latch VolumeController:vol\|s_sound\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058497 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[5\] " "Latch VolumeController:vol\|s_sound\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058498 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[1\] " "Latch VolumeController:vol\|s_sound\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058498 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[2\] " "Latch VolumeController:vol\|s_sound\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058498 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|s_sound\[3\] " "Latch VolumeController:vol\|s_sound\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.Mute " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.Mute" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058498 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|NS.Mute_117 " "Latch VolumeController:vol\|NS.Mute_117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.FadeOut " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.FadeOut" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058498 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VolumeController:vol\|NS.Normal_141 " "Latch VolumeController:vol\|NS.Normal_141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VolumeController:vol\|PS.FadeIn " "Ports D and ENA on the latch are fed by the same signal VolumeController:vol\|PS.FadeIn" {  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1496158058498 ""}  } { { "VolumeController.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1496158058498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496158059138 "|AudioSynth_tl|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496158059138 "|AudioSynth_tl|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aud_dacdat GND " "Pin \"aud_dacdat\" is stuck at GND" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1496158059138 "|AudioSynth_tl|aud_dacdat"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1496158059138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496158059244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496158060222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496158060421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496158060421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aud_bclk " "No output dependent on input pin \"aud_bclk\"" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496158060505 "|AudioSynth_tl|aud_bclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aud_adclrck " "No output dependent on input pin \"aud_adclrck\"" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496158060505 "|AudioSynth_tl|aud_adclrck"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aud_adcdat " "No output dependent on input pin \"aud_adcdat\"" {  } { { "AudioSynth_tl.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1496158060505 "|AudioSynth_tl|aud_adcdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1496158060505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "647 " "Implemented 647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496158060505 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496158060505 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1496158060505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "622 " "Implemented 622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496158060505 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1496158060505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496158060505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496158060536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 16:27:40 2017 " "Processing ended: Tue May 30 16:27:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496158060536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496158060536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496158060536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496158060536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496158064799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496158064805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 16:27:44 2017 " "Processing started: Tue May 30 16:27:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496158064805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1496158064805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp AudioSynth -c AudioSynth --netlist_type=sgate " "Command: quartus_npp AudioSynth -c AudioSynth --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1496158064805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496158065175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 16:27:45 2017 " "Processing ended: Tue May 30 16:27:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496158065175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496158065175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496158065175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1496158065175 ""}
