INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xvanek41/de1/labs/08-traffic_lights/traffic/traffic.sim/sim_1/synth/func/xsim/tb_tlc_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xvanek41/de1/labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'clock_enable' [D:/Documents/xvanek41/de1/labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/clock_enable.vhd:19]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xvanek41/de1/labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'tlc' [D:/Documents/xvanek41/de1/labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd:27]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xvanek41/de1/labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
