/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_0z ? celloutsig_0_7z[13] : celloutsig_0_5z[7];
  assign celloutsig_1_19z = ~(celloutsig_1_0z[3] & celloutsig_1_6z);
  assign celloutsig_1_5z = ~(in_data[126] | celloutsig_1_4z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[6] | celloutsig_1_1z[3]) & celloutsig_1_0z[5]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_1_1z = celloutsig_1_0z + celloutsig_1_0z;
  always_ff @(negedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_1_11z[5:1], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z };
  reg [2:0] _08_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 3'h0;
    else _08_ <= { celloutsig_0_21z[3], celloutsig_0_15z, celloutsig_0_20z };
  assign out_data[34:32] = _08_;
  assign celloutsig_0_21z = { celloutsig_0_4z[4:0], celloutsig_0_14z } / { 1'h1, celloutsig_0_4z[15], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_14z[9:1], in_data[0] };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z } === { in_data[191:175], celloutsig_1_3z };
  assign celloutsig_0_25z = celloutsig_0_13z[11:1] === { celloutsig_0_7z[12:11], out_data[34:32], celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[40:32] <= in_data[67:59];
  assign celloutsig_1_4z = { celloutsig_1_0z[3:2], celloutsig_1_3z } || in_data[180:178];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_1z } || celloutsig_1_9z;
  assign celloutsig_0_16z = celloutsig_0_7z[13:10] || { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_15z = in_data[51:49] < celloutsig_0_6z[2:0];
  assign celloutsig_1_18z = _00_[2] & ~(celloutsig_1_11z[2]);
  assign celloutsig_0_5z = celloutsig_0_4z[11:4] % { 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_7z[13:4] % { 1'h1, celloutsig_0_7z[12:5], in_data[0] };
  assign celloutsig_0_7z = ~ { celloutsig_0_5z[6:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_8z = | celloutsig_1_1z[4:0];
  assign celloutsig_0_11z = | { celloutsig_0_5z[3:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_2z = | in_data[77:71];
  assign celloutsig_1_3z = | { in_data[126:119], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_1z } ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_1z[5:0], celloutsig_1_5z, celloutsig_1_5z } ^ celloutsig_1_7z[7:0];
  assign celloutsig_0_4z = { in_data[39:27], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } ^ { in_data[83:64], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_7z[11:1], celloutsig_0_2z } ^ { celloutsig_0_4z[17:11], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_12z = ~((celloutsig_0_5z[2] & celloutsig_0_10z) | celloutsig_0_6z[3]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[9]) | in_data[46]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_6z = celloutsig_0_5z[5:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[150:144];
  assign celloutsig_1_6z = ~((in_data[131] & celloutsig_1_0z[0]) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z[12] & celloutsig_0_6z[4]) | (celloutsig_0_5z[4] & celloutsig_0_2z));
  assign celloutsig_0_17z = ~((celloutsig_0_11z & celloutsig_0_15z) | (celloutsig_0_3z & celloutsig_0_16z));
  assign celloutsig_0_20z = ~((celloutsig_0_10z & celloutsig_0_1z) | (celloutsig_0_17z & celloutsig_0_6z[0]));
  assign celloutsig_1_11z[6:1] = ~ { celloutsig_1_9z[6:2], celloutsig_1_5z };
  assign celloutsig_1_11z[0] = celloutsig_1_11z[1];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z };
endmodule
