

================================================================
== Vivado HLS Report for 'convolve_2d'
================================================================
* Date:           Wed Dec 18 17:51:44 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|   72|   72|   72|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+----------+
        |                     |          |  Latency  |  Interval | Pipeline |
        |       Instance      |  Module  | min | max | min | max |   Type   |
        +---------------------+----------+-----+-----+-----+-----+----------+
        |grp_convolve_fu_252  |convolve  |    2|    2|    1|    1| function |
        +---------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_convolve_2d_label0                   |   14|   14|         1|          1|          1|    14|    yes   |
        |- convolve_2d_label6_convolve_2d_label1  |   54|   54|         7|          1|          1|    49|    yes   |
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    190|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     27|     993|    459|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    201|
|Register         |        0|      -|     785|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     27|    1778|    914|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     12|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+----------+---------+-------+-----+-----+
    |grp_convolve_fu_252  |convolve  |        0|     27|  993|  459|
    +---------------------+----------+---------+-------+-----+-----+
    |Total                |          |        0|     27|  993|  459|
    +---------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf_0_U  |convolve_2d_line_bkb  |        2|  0|   0|     7|   32|     1|          224|
    |line_buf_1_U  |convolve_2d_line_bkb  |        2|  0|   0|     7|   32|     1|          224|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        4|  0|   0|    14|   64|     2|          448|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_310_p2                     |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten_next7_fu_346_p2    |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_290_p2     |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_334_p2                     |     +    |      0|  0|  12|           3|           1|
    |x_fu_418_p2                       |     +    |      0|  0|  12|           3|           1|
    |y_fu_366_p2                       |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_412_p2                 |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_352_p2               |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_flatten8_fu_340_p2       |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten_fu_284_p2        |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_fu_296_p2                |   icmp   |      0|  0|   9|           3|           2|
    |in_stream_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_mid1_fu_372_p2              |   icmp   |      0|  0|   9|           3|           1|
    |tmp_7_fu_406_p2                   |   icmp   |      0|  0|   9|           3|           1|
    |tmp_s_fu_378_p2                   |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp1_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |i_t_mid2_v_fu_316_p3              |  select  |      0|  0|   2|           1|           2|
    |j_mid2_fu_302_p3                  |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_fu_384_p3              |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_358_p3           |  select  |      0|  0|   3|           1|           1|
    |y_assign_mid2_fu_392_p3           |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 190|          65|          44|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_enable_reg_pp1_iter2   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter6   |   9|          2|    1|          2|
    |i_reg_197                 |   9|          2|    2|          4|
    |in_stream_V_0_data_out    |   9|          2|   32|         64|
    |in_stream_V_0_state       |  15|          3|    2|          6|
    |in_stream_V_TDATA_blk_n   |   9|          2|    1|          2|
    |indvar_flatten6_reg_219   |   9|          2|    6|         12|
    |indvar_flatten_reg_186    |   9|          2|    4|          8|
    |j_reg_208                 |   9|          2|    3|          6|
    |line_buf_0_address0       |  15|          3|    3|          9|
    |line_buf_1_address0       |  15|          3|    3|          9|
    |out_stream_V_1_data_out   |   9|          2|   32|         64|
    |out_stream_V_1_state      |  15|          3|    2|          6|
    |out_stream_V_TDATA_blk_n  |   9|          2|    1|          2|
    |x_assign_reg_241          |   9|          2|    3|          6|
    |y_assign_reg_230          |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 201|         42|  100|        214|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6    |   1|   0|    1|          0|
    |exitcond_flatten8_reg_540  |   1|   0|    1|          0|
    |i_reg_197                  |   2|   0|    2|          0|
    |in_stream_V_0_payload_A    |  32|   0|   32|          0|
    |in_stream_V_0_payload_B    |  32|   0|   32|          0|
    |in_stream_V_0_sel_rd       |   1|   0|    1|          0|
    |in_stream_V_0_sel_wr       |   1|   0|    1|          0|
    |in_stream_V_0_state        |   2|   0|    2|          0|
    |indvar_flatten6_reg_219    |   6|   0|    6|          0|
    |indvar_flatten_reg_186     |   4|   0|    4|          0|
    |j_reg_208                  |   3|   0|    3|          0|
    |line_buf_0_addr_1_reg_561  |   3|   0|    3|          0|
    |line_buf_1_addr_1_reg_567  |   3|   0|    3|          0|
    |or_cond_reg_573            |   1|   0|    1|          0|
    |out_stream_V_1_payload_A   |  32|   0|   32|          0|
    |out_stream_V_1_payload_B   |  32|   0|   32|          0|
    |out_stream_V_1_sel_rd      |   1|   0|    1|          0|
    |out_stream_V_1_sel_wr      |   1|   0|    1|          0|
    |out_stream_V_1_state       |   2|   0|    2|          0|
    |tmp_6_reg_554              |  32|   0|   32|          0|
    |window_0_0_fu_104          |  32|   0|   32|          0|
    |window_0_0_load_reg_582    |  32|   0|   32|          0|
    |window_0_1_fu_108          |  32|   0|   32|          0|
    |window_0_1_load_1_reg_602  |  32|   0|   32|          0|
    |window_0_2_reg_612         |  32|   0|   32|          0|
    |window_1_0_fu_116          |  32|   0|   32|          0|
    |window_1_0_load_reg_592    |  32|   0|   32|          0|
    |window_1_1_fu_120          |  32|   0|   32|          0|
    |window_1_1_load_1_reg_607  |  32|   0|   32|          0|
    |window_1_2_reg_617         |  32|   0|   32|          0|
    |window_2_0_fu_112          |  32|   0|   32|          0|
    |window_2_0_load_reg_587    |  32|   0|   32|          0|
    |window_2_1_fu_100          |  32|   0|   32|          0|
    |window_2_1_load_1_reg_597  |  32|   0|   32|          0|
    |x_assign_reg_241           |   3|   0|    3|          0|
    |y_assign_reg_230           |   3|   0|    3|          0|
    |or_cond_reg_573            |  64|  32|    1|          0|
    |tmp_6_reg_554              |  64|  32|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 785|  64|  690|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_done              | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|out_stream_V_TDATA   | out |   32|    axis    | out_stream_V |    pointer   |
|out_stream_V_TVALID  | out |    1|    axis    | out_stream_V |    pointer   |
|out_stream_V_TREADY  |  in |    1|    axis    | out_stream_V |    pointer   |
|in_stream_V_TDATA    |  in |   32|    axis    |  in_stream_V |    pointer   |
|in_stream_V_TVALID   |  in |    1|    axis    |  in_stream_V |    pointer   |
|in_stream_V_TREADY   | out |    1|    axis    |  in_stream_V |    pointer   |
|kernel_0_0           |  in |   32|   ap_none  |  kernel_0_0  |    pointer   |
|kernel_0_1           |  in |   32|   ap_none  |  kernel_0_1  |    pointer   |
|kernel_0_2           |  in |   32|   ap_none  |  kernel_0_2  |    pointer   |
|kernel_1_0           |  in |   32|   ap_none  |  kernel_1_0  |    pointer   |
|kernel_1_1           |  in |   32|   ap_none  |  kernel_1_1  |    pointer   |
|kernel_1_2           |  in |   32|   ap_none  |  kernel_1_2  |    pointer   |
|kernel_2_0           |  in |   32|   ap_none  |  kernel_2_0  |    pointer   |
|kernel_2_1           |  in |   32|   ap_none  |  kernel_2_1  |    pointer   |
|kernel_2_2           |  in |   32|   ap_none  |  kernel_2_2  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

