Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 10:51:16 2024
| Host         : HarshavardhanRaghavendran running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    31          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.846        0.000                      0                   33        0.297        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.846        0.000                      0                   33        0.297        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.828ns (19.935%)  route 3.325ns (80.065%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.716     9.117    clk_div/counter[31]_i_4_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.241 r  clk_div/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.241    clk_div/counter_0[7]
    SLICE_X34Y44         FDCE                                         r  clk_div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    clk_div/CLK
    SLICE_X34Y44         FDCE                                         r  clk_div/counter_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y44         FDCE (Setup_fdce_C_D)        0.077    15.087    clk_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.700%)  route 3.172ns (79.300%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.563     8.963    clk_div/counter[31]_i_4_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.087 r  clk_div/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.087    clk_div/counter_0[6]
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div/CLK
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.031    15.057    clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.828ns (20.711%)  route 3.170ns (79.289%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.561     8.961    clk_div/counter[31]_i_4_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.085 r  clk_div/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.085    clk_div/counter_0[5]
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div/CLK
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.029    15.055    clk_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.631%)  route 3.185ns (79.369%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.576     8.977    clk_div/counter[31]_i_4_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.101 r  clk_div/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.101    clk_div/counter_0[10]
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    clk_div/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)        0.077    15.087    clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.828ns (20.641%)  route 3.183ns (79.359%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.574     8.975    clk_div/counter[31]_i_4_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.099 r  clk_div/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.099    clk_div/counter_0[11]
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    clk_div/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[11]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)        0.081    15.091    clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.828ns (21.432%)  route 3.035ns (78.568%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.426     8.827    clk_div/counter[31]_i_4_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  clk_div/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.951    clk_div/counter_0[31]
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031    14.952    clk_div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 2.319ns (59.192%)  route 1.599ns (40.808%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div/CLK
    SLICE_X33Y43         FDCE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.280    clk_div/counter[2]
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.954 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_div/counter0_carry_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.068    clk_div/counter0_carry__0_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    clk_div/counter0_carry__1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    clk_div/counter0_carry__2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.410    clk_div/counter0_carry__3_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.524    clk_div/counter0_carry__4_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.837 r  clk_div/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.861     8.698    clk_div/data0[28]
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.306     9.004 r  clk_div/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.004    clk_div/counter_0[28]
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDCE (Setup_fdce_C_D)        0.031    15.058    clk_div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.890ns (23.350%)  route 2.922ns (76.650%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_div/CLK
    SLICE_X34Y44         FDCE                                         r  clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  clk_div/counter_reg[7]/Q
                         net (fo=2, routed)           0.833     6.436    clk_div/counter[7]
    SLICE_X33Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.963    clk_div/counter[31]_i_7_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.686     8.773    clk_div/counter[31]_i_3_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk_div/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk_div/counter_0[30]
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.031    14.952    clk_div/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.890ns (23.362%)  route 2.920ns (76.638%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    clk_div/CLK
    SLICE_X34Y44         FDCE                                         r  clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  clk_div/counter_reg[7]/Q
                         net (fo=2, routed)           0.833     6.436    clk_div/counter[7]
    SLICE_X33Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.963    clk_div/counter[31]_i_7_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.087 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.684     8.771    clk_div/counter[31]_i_3_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.895 r  clk_div/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.895    clk_div/counter_0[29]
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.029    14.950    clk_div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.552%)  route 3.014ns (78.448%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           1.064     6.607    clk_div/counter[28]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.731 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.545     7.277    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.401 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.405     8.805    clk_div/counter[31]_i_4_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.929 r  clk_div/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.929    clk_div/counter_0[9]
    SLICE_X33Y45         FDCE                                         r  clk_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div/CLK
    SLICE_X33Y45         FDCE                                         r  clk_div/counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.031    15.057    clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.231ns (35.169%)  route 0.426ns (64.831%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.699    clk_div/counter[16]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          0.314     2.058    clk_div/counter[31]_i_5_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.103 r  clk_div/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.103    clk_div/counter_0[31]
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.092     1.806    clk_div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.576%)  route 0.213ns (50.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_div/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  clk_div/clk_out_reg/Q
                         net (fo=2, routed)           0.213     1.822    clk_div/clk_out_reg_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.867 r  clk_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.867    clk_div/clk_out_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y46         FDCE                                         r  clk_div/clk_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.565    clk_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_div/CLK
    SLICE_X34Y43         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.842    clk_div/counter[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  clk_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    clk_div/counter_0[0]
    SLICE_X34Y43         FDCE                                         r  clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y43         FDCE                                         r  clk_div/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.121     1.566    clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.231ns (33.438%)  route 0.460ns (66.562%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.699    clk_div/counter[16]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          0.348     2.092    clk_div/counter[31]_i_5_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.137 r  clk_div/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     2.137    clk_div/counter_0[30]
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.092     1.806    clk_div/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.276ns (39.077%)  route 0.430ns (60.923%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div/counter_reg[29]/Q
                         net (fo=2, routed)           0.124     1.710    clk_div/counter[29]
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.198     1.953    clk_div/counter[31]_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.998 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          0.108     2.107    clk_div/counter[31]_i_4_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.152 r  clk_div/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.152    clk_div/counter_0[28]
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     1.808    clk_div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.231%)  route 0.248ns (51.769%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.699    clk_div/counter[16]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          0.136     1.880    clk_div/counter[31]_i_5_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  clk_div/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.925    clk_div/counter_0[19]
    SLICE_X33Y47         FDCE                                         r  clk_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_div/CLK
    SLICE_X33Y47         FDCE                                         r  clk_div/counter_reg[19]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.092     1.555    clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.131%)  route 0.249ns (51.869%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.699    clk_div/counter[16]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          0.137     1.881    clk_div/counter[31]_i_5_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.926 r  clk_div/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.926    clk_div/counter_0[17]
    SLICE_X33Y47         FDCE                                         r  clk_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_div/CLK
    SLICE_X33Y47         FDCE                                         r  clk_div/counter_reg[17]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.091     1.554    clk_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.231ns (31.097%)  route 0.512ns (68.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.699    clk_div/counter[16]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          0.400     2.144    clk_div/counter[31]_i_5_n_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.189 r  clk_div/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.189    clk_div/counter_0[29]
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.091     1.805    clk_div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.310%)  route 0.290ns (55.690%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div/counter_reg[8]/Q
                         net (fo=2, routed)           0.115     1.702    clk_div/counter[8]
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.747 r  clk_div/counter[31]_i_2/O
                         net (fo=32, routed)          0.175     1.922    clk_div/counter[31]_i_2_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.967 r  clk_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.967    clk_div/counter_0[16]
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.092     1.554    clk_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.924%)  route 0.307ns (57.076%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div/CLK
    SLICE_X33Y46         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.699    clk_div/counter[16]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          0.195     1.939    clk_div/counter[31]_i_5_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.984 r  clk_div/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.984    clk_div/counter_0[27]
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[27]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     1.555    clk_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clk_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_div/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_div/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   clk_div/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   clk_div/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   clk_div/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   clk_div/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_div/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_div/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_div/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_div/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.618ns  (logic 6.131ns (34.798%)  route 11.487ns (65.202%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT2=4 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.193    16.145    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.373    16.518 r  tracker/duty_cycle[7]_i_5/O
                         net (fo=5, routed)           0.976    17.494    tracker/duty_cycle[7]_i_5_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124    17.618 r  tracker/duty_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000    17.618    tracker/p_1_in[1]
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.388ns  (logic 6.007ns (34.545%)  route 11.382ns (65.455%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.311    16.263    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.373    16.636 r  tracker/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.752    17.388    tracker/duty_cycle[7]_i_1_n_0
    SLICE_X61Y41         FDCE                                         r  tracker/duty_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.303ns  (logic 6.131ns (35.433%)  route 11.172ns (64.567%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT2=4 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.193    16.145    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.373    16.518 r  tracker/duty_cycle[7]_i_5/O
                         net (fo=5, routed)           0.660    17.179    tracker/duty_cycle[7]_i_5_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124    17.303 r  tracker/duty_cycle[5]_i_1/O
                         net (fo=1, routed)           0.000    17.303    tracker/p_1_in[5]
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.227ns  (logic 6.131ns (35.588%)  route 11.096ns (64.412%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT2=4 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.193    16.145    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.373    16.518 r  tracker/duty_cycle[7]_i_5/O
                         net (fo=5, routed)           0.585    17.103    tracker/duty_cycle[7]_i_5_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.227 r  tracker/duty_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000    17.227    tracker/p_1_in[3]
    SLICE_X61Y41         FDCE                                         r  tracker/duty_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.199ns  (logic 6.007ns (34.925%)  route 11.192ns (65.075%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.311    16.263    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.373    16.636 r  tracker/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.563    17.199    tracker/duty_cycle[7]_i_1_n_0
    SLICE_X60Y41         FDCE                                         r  tracker/duty_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.199ns  (logic 6.007ns (34.925%)  route 11.192ns (65.075%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.311    16.263    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.373    16.636 r  tracker/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.563    17.199    tracker/duty_cycle[7]_i_1_n_0
    SLICE_X60Y41         FDCE                                         r  tracker/duty_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.127ns  (logic 6.131ns (35.796%)  route 10.996ns (64.204%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT2=4 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.193    16.145    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.373    16.518 r  tracker/duty_cycle[7]_i_5/O
                         net (fo=5, routed)           0.485    17.003    tracker/duty_cycle[7]_i_5_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I2_O)        0.124    17.127 r  tracker/duty_cycle[6]_i_1/O
                         net (fo=1, routed)           0.000    17.127    tracker/p_1_in[6]
    SLICE_X60Y40         FDCE                                         r  tracker/duty_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.124ns  (logic 6.131ns (35.802%)  route 10.993ns (64.198%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT2=4 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.193    16.145    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.373    16.518 r  tracker/duty_cycle[7]_i_5/O
                         net (fo=5, routed)           0.482    17.000    tracker/duty_cycle[7]_i_5_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.124    17.124 r  tracker/duty_cycle[7]_i_2/O
                         net (fo=1, routed)           0.000    17.124    tracker/p_1_in[7]
    SLICE_X60Y40         FDPE                                         r  tracker/duty_cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.968ns  (logic 6.007ns (35.401%)  route 10.961ns (64.599%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.311    16.263    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.373    16.636 r  tracker/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.332    16.968    tracker/duty_cycle[7]_i_1_n_0
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltage[3]
                            (input port)
  Destination:            tracker/duty_cycle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.968ns  (logic 6.007ns (35.401%)  route 10.961ns (64.599%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  voltage[3] (IN)
                         net (fo=0)                   0.000     0.000    voltage[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  voltage_IBUF[3]_inst/O
                         net (fo=19, routed)          4.435     5.886    tracker/voltage_IBUF[3]
    SLICE_X61Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.010 r  tracker/prev_power0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.941     6.951    tracker/prev_power0__0_carry__0_i_12_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  tracker/prev_power0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.075    tracker/prev_power0__0_carry__0_i_8_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.607 r  tracker/prev_power0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    tracker/prev_power0__0_carry__0_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.941 r  tracker/prev_power0__0_carry__1/O[1]
                         net (fo=2, routed)           1.104     9.045    tracker/prev_power0__0_carry__1_n_6
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.303     9.348 r  tracker/prev_power0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.956    10.304    tracker/prev_power0__60_carry__0_i_1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    10.428 r  tracker/prev_power0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.428    tracker/prev_power0__60_carry__0_i_5_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.829 r  tracker/prev_power0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.829    tracker/prev_power0__60_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.064 r  tracker/prev_power0__60_carry__1/O[0]
                         net (fo=3, routed)           0.954    12.017    tracker/prev_power0[11]
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.299    12.316 r  tracker/i___27_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.316    tracker/i___27_carry__1_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.717 r  tracker/duty_cycle2_inferred__0/i___27_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.717    tracker/duty_cycle2_inferred__0/i___27_carry__1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.051 f  tracker/duty_cycle2_inferred__0/i___27_carry__2/O[1]
                         net (fo=2, routed)           0.929    13.980    tracker/duty_cycle20_out[13]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.303    14.283 r  tracker/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.283    tracker/i__carry__0_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.681 r  tracker/duty_cycle1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.681    tracker/duty_cycle1_inferred__1/i__carry__0_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.952 r  tracker/duty_cycle1_inferred__1/i__carry__1/CO[0]
                         net (fo=5, routed)           1.311    16.263    tracker/duty_cycle1_inferred__1/i__carry__1_n_3
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.373    16.636 r  tracker/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.332    16.968    tracker/duty_cycle[7]_i_1_n_0
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tracker/duty_cycle_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tracker/duty_cycle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.395%)  route 0.097ns (31.605%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDPE                         0.000     0.000 r  tracker/duty_cycle_reg[7]/C
    SLICE_X60Y40         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  tracker/duty_cycle_reg[7]/Q
                         net (fo=7, routed)           0.097     0.261    tracker/Q[7]
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  tracker/duty_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    tracker/p_1_in[0]
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.480%)  route 0.168ns (47.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[0]/C
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tracker/duty_cycle_reg[0]/Q
                         net (fo=10, routed)          0.168     0.309    tracker/Q[0]
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  tracker/duty_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    tracker/p_1_in[3]
    SLICE_X61Y41         FDCE                                         r  tracker/duty_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.750%)  route 0.173ns (48.250%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[0]/C
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tracker/duty_cycle_reg[0]/Q
                         net (fo=10, routed)          0.173     0.314    tracker/Q[0]
    SLICE_X60Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  tracker/duty_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    tracker/p_1_in[2]
    SLICE_X60Y41         FDCE                                         r  tracker/duty_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.029%)  route 0.151ns (41.971%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[6]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tracker/duty_cycle_reg[6]/Q
                         net (fo=7, routed)           0.151     0.315    tracker/Q[6]
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.045     0.360 r  tracker/duty_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    tracker/p_1_in[1]
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.869%)  route 0.152ns (42.131%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[6]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tracker/duty_cycle_reg[6]/Q
                         net (fo=7, routed)           0.152     0.316    tracker/Q[6]
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.361 r  tracker/duty_cycle[5]_i_1/O
                         net (fo=1, routed)           0.000     0.361    tracker/p_1_in[5]
    SLICE_X61Y40         FDCE                                         r  tracker/duty_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.749%)  route 0.188ns (50.251%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[5]/C
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tracker/duty_cycle_reg[5]/Q
                         net (fo=5, routed)           0.188     0.329    tracker/Q[5]
    SLICE_X60Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.374 r  tracker/duty_cycle[7]_i_2/O
                         net (fo=1, routed)           0.000     0.374    tracker/p_1_in[7]
    SLICE_X60Y40         FDPE                                         r  tracker/duty_cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.616%)  route 0.189ns (50.384%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[5]/C
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tracker/duty_cycle_reg[5]/Q
                         net (fo=5, routed)           0.189     0.330    tracker/Q[5]
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.045     0.375 r  tracker/duty_cycle[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    tracker/p_1_in[6]
    SLICE_X60Y40         FDCE                                         r  tracker/duty_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tracker/duty_cycle_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.209ns (44.785%)  route 0.258ns (55.215%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDCE                         0.000     0.000 r  tracker/duty_cycle_reg[4]/C
    SLICE_X60Y41         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tracker/duty_cycle_reg[4]/Q
                         net (fo=5, routed)           0.258     0.422    tracker/Q[4]
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.467 r  tracker/duty_cycle[4]_i_1/O
                         net (fo=1, routed)           0.000     0.467    tracker/p_1_in[4]
    SLICE_X60Y41         FDCE                                         r  tracker/duty_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tracker/duty_cycle_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.224ns (30.076%)  route 0.521ns (69.924%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.521     0.746    tracker/AR[0]
    SLICE_X60Y41         FDCE                                         f  tracker/duty_cycle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tracker/duty_cycle_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.224ns (30.076%)  route 0.521ns (69.924%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          0.521     0.746    tracker/AR[0]
    SLICE_X61Y41         FDCE                                         f  tracker/duty_cycle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.456ns (26.511%)  route 4.037ns (73.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          4.037     5.493    clk_div/AR[0]
    SLICE_X33Y50         FDCE                                         f  clk_div/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.456ns (26.511%)  route 4.037ns (73.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          4.037     5.493    clk_div/AR[0]
    SLICE_X33Y50         FDCE                                         f  clk_div/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.456ns (26.511%)  route 4.037ns (73.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          4.037     5.493    clk_div/AR[0]
    SLICE_X33Y50         FDCE                                         f  clk_div/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.777    clk_div/CLK
    SLICE_X33Y50         FDCE                                         r  clk_div/counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.456ns (27.998%)  route 3.745ns (72.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.745     5.201    clk_div/AR[0]
    SLICE_X33Y49         FDCE                                         f  clk_div/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.456ns (27.998%)  route 3.745ns (72.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.745     5.201    clk_div/AR[0]
    SLICE_X33Y49         FDCE                                         f  clk_div/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.456ns (27.998%)  route 3.745ns (72.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.745     5.201    clk_div/AR[0]
    SLICE_X33Y49         FDCE                                         f  clk_div/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_div/CLK
    SLICE_X33Y49         FDCE                                         r  clk_div/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.456ns (28.786%)  route 3.602ns (71.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.602     5.059    clk_div/AR[0]
    SLICE_X34Y48         FDCE                                         f  clk_div/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    clk_div/CLK
    SLICE_X34Y48         FDCE                                         r  clk_div/counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.053ns  (logic 1.456ns (28.820%)  route 3.596ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.596     5.053    clk_div/AR[0]
    SLICE_X33Y48         FDCE                                         f  clk_div/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_div/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.053ns  (logic 1.456ns (28.820%)  route 3.596ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.596     5.053    clk_div/AR[0]
    SLICE_X33Y48         FDCE                                         f  clk_div/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_div/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.053ns  (logic 1.456ns (28.820%)  route 3.596ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.596     5.053    clk_div/AR[0]
    SLICE_X33Y48         FDCE                                         f  clk_div/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_div/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div/counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.224ns (15.755%)  route 1.199ns (84.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.199     1.423    clk_div/AR[0]
    SLICE_X34Y44         FDCE                                         f  clk_div/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y44         FDCE                                         r  clk_div/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.224ns (15.175%)  route 1.254ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.254     1.478    clk_div/AR[0]
    SLICE_X34Y43         FDCE                                         f  clk_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y43         FDCE                                         r  clk_div/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.224ns (15.175%)  route 1.254ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.254     1.478    clk_div/AR[0]
    SLICE_X34Y43         FDCE                                         f  clk_div/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y43         FDCE                                         r  clk_div/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.224ns (14.582%)  route 1.314ns (85.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.314     1.538    clk_div/AR[0]
    SLICE_X34Y45         FDCE                                         f  clk_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.224ns (14.582%)  route 1.314ns (85.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.314     1.538    clk_div/AR[0]
    SLICE_X34Y45         FDCE                                         f  clk_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.224ns (14.582%)  route 1.314ns (85.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.314     1.538    clk_div/AR[0]
    SLICE_X34Y45         FDCE                                         f  clk_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_div/CLK
    SLICE_X34Y45         FDCE                                         r  clk_div/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.224ns (14.388%)  route 1.334ns (85.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.334     1.559    clk_div/AR[0]
    SLICE_X33Y44         FDCE                                         f  clk_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div/CLK
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.224ns (14.388%)  route 1.334ns (85.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.334     1.559    clk_div/AR[0]
    SLICE_X33Y44         FDCE                                         f  clk_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div/CLK
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.224ns (14.388%)  route 1.334ns (85.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.334     1.559    clk_div/AR[0]
    SLICE_X33Y44         FDCE                                         f  clk_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div/CLK
    SLICE_X33Y44         FDCE                                         r  clk_div/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.224ns (13.827%)  route 1.398ns (86.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.398     1.622    clk_div/AR[0]
    SLICE_X33Y45         FDCE                                         f  clk_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div/CLK
    SLICE_X33Y45         FDCE                                         r  clk_div/counter_reg[15]/C





