
=================== T0 -> BRISC FW start ===================
       Count [cycles] =        108
     Average [cycles] =    152,499
         Max [cycles] =    300,945
      Median [cycles] =    158,074
         Min [cycles] =          0

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---               61           25,543           50,868           67,716          102,013          119,893          158,126          183,181          208,391          233,686          258,767          283,830
 1|| ARC               80           25,555           50,881           70,687          102,026          130,645          158,141          183,199          208,406          233,702          258,783          283,844
 2|| ---               94           25,570           50,892           73,596          102,041          130,661          158,156          183,213          208,421          233,716          258,797          283,861
 3|| PCI                0           25,477           50,797           76,398          101,948          130,567          158,063          183,118          208,330          233,623          258,704          283,765
 4|| ---            2,823           28,256           53,577           79,334          104,743          134,182          160,801          185,867          211,148          236,372          261,446          286,518
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---           25,458           50,780           64,845           82,190          119,813          158,034          183,090          208,299          233,593          258,674          283,736          300,900
 6|| ---           25,476           50,794           64,857           85,042          119,826          158,048          183,112          208,313          233,608          258,690          283,757          300,914
 7|| ---           25,489           50,808           64,875           87,890          119,843          158,067          183,125          208,330          233,625          258,706          283,771          300,931
 8|| ---           25,504           50,824           64,893          101,975          119,856          158,081          183,140          208,345          233,639          258,720          283,787          300,945
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== TRISC0 kernel start -> TRISC0 kernel end ===================
       Count [cycles] =        216
     Average [cycles] =    104,186
         Max [cycles] =    104,225
      Median [cycles] =    104,186
         Min [cycles] =    104,156

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---       104,189±24       104,190±23       104,190±24       104,180±24       104,184±25       104,190±24       104,185±25       104,184±27       104,186±20       104,192±25       104,188±30       104,186±20
 1|| ARC       104,179±23       104,184±19       104,191±31       104,185±20       104,182±17       104,190±24       104,184±27       104,188±22       104,186±20       104,178±19       104,188±22       104,190±25
 2|| ---       104,188±21       104,186±27       104,194±28       104,189±23       104,184±27       104,180±21       104,179±23       104,192±26       104,184±19       104,180±24       104,187±31       104,190±33
 3|| PCI       104,184±27       104,182±17       104,182±22       104,190±23       104,188±22       104,185±26       104,192±27       104,186±27       104,184±18       104,189±24       104,181±16       104,184±19
 4|| ---       104,186±30       104,176±19       104,182±17       104,192±26       104,190±24       104,182±22       104,193±27       104,186±19       104,180±24       104,188±21       104,187±22       104,186±20
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---       104,186±19       104,184±19       104,190±23       104,178±21       104,186±20       104,186±27       104,190±24       104,194±28       104,188±22       104,188±23       104,189±33       104,192±32
 6|| ---       104,184±28       104,183±24       104,189±24       104,190±30       104,185±20       104,181±21       104,188±22       104,187±21       104,192±26       104,184±28       104,184±24       104,184±17
 7|| ---       104,180±24       104,180±24       104,182±22       104,184±26       104,182±20       104,188±22       104,188±31       104,184±24       104,186±25       104,182±22       104,186±27       104,187±22
 8|| ---       104,183±17       104,190±24       104,177±18       104,183±17       104,183±27       104,190±24       104,184±18       104,188±21       104,190±24       104,189±23       104,192±26       104,190±24
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== TRISC1 kernel start -> TRISC1 kernel end ===================
       Count [cycles] =        216
     Average [cycles] =    104,225
         Max [cycles] =    104,279
      Median [cycles] =    104,224
         Min [cycles] =    104,194

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---       104,228±26       104,218±15       104,226±24       104,238±21       104,233±24       104,218±14       104,225±24       104,248±31       104,222±19       104,226±22       104,224±22       104,217±14
 1|| ARC       104,230±14       104,228±26       104,224±23       104,218±15       104,225±23       104,224±21       104,238±22       104,222±20       104,218±16       104,236±26       104,226±23       104,215±13
 2|| ---       104,223±20       104,234±25       104,214±11       104,218±15       104,236±20       104,234±25       104,233±17       104,228±24       104,220±18       104,231±15       104,239±23       104,232±15
 3|| PCI       104,230±13       104,225±23       104,234±25       104,219±16       104,214±10       104,230±21       104,224±21       104,230±21       104,233±30       104,220±18       104,214±12       104,229±27
 4|| ---       104,232±15       104,234±18       104,222±19       104,219±16       104,221±18       104,226±17       104,219±16       104,225±22       104,236±20        104,211±8       104,220±18       104,224±22
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---       104,222±18       104,214±12       104,222±19       104,236±20       104,220±17       104,224±23       104,219±17       104,218±15       104,222±19       104,222±19        104,221±5       104,227±26
 6|| ---       104,230±14       104,228±18       104,220±18       104,222±21       104,218±16       104,216±14       104,218±15       104,218±15       104,214±11       104,235±19       104,216±15       104,214±11
 7|| ---       104,228±12       104,230±14       104,231±22       104,222±21       104,218±24       104,221±18       104,234±18       104,224±23       104,223±22       104,218±16       104,231±22       104,229±27
 8|| ---       104,216±13       104,223±20       104,226±17        104,211±8       104,230±14        104,212±8       104,220±17       104,226±22       104,216±13       104,228±25       104,221±18       104,238±36
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== TRISC2 kernel start -> TRISC2 kernel end ===================
       Count [cycles] =        216
     Average [cycles] =    104,228
         Max [cycles] =    104,280
      Median [cycles] =    104,227
         Min [cycles] =    104,186

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---       104,228±23       104,240±21       104,230±25       104,224±27       104,220±26       104,238±18       104,223±24       104,215±18        104,228±9       104,237±18       104,220±33       104,233±14
 1|| ARC       104,220±23       104,232±27       104,228±28       104,230±26       104,218±14       104,222±18       104,222±25       104,231±27       104,227±23       104,220±25        104,228±9       104,236±32
 2|| ---       104,236±17       104,212±17       104,241±22       104,236±17       104,224±26       104,221±27       104,215±18       104,229±10       104,226±22       104,224±27       104,220±23       104,220±22
 3|| PCI       104,230±32       104,224±19       104,218±24       104,237±18       104,230±11       104,214±20       104,240±36       104,226±32       104,231±12       104,232±28       104,220±16       104,220±16
 4|| ---       104,224±27       104,216±18       104,225±21       104,230±11       104,234±15       104,220±25       104,238±18        104,228±9       104,220±22       104,230±11       104,234±29       104,225±21
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---       104,232±13       104,230±26        104,226±7       104,222±24        104,226±7       104,218±32       104,233±29       104,230±11       104,239±20       104,227±23       104,224±27       104,218±19
 6|| ---       104,220±23       104,219±25       104,222±18       104,224±25       104,234±30       104,224±25       104,229±10       104,245±26       104,234±15       104,216±19       104,237±38        104,227±8
 7|| ---       104,232±35       104,217±20       104,220±26       104,218±32       104,236±44       104,236±17       104,228±31       104,226±26       104,230±30       104,225±26       104,222±28       104,238±33
 8|| ---       104,236±17       104,234±15       104,222±28        104,226±7       104,226±29       104,240±20       104,236±16       104,238±18       104,243±24       104,235±16       104,237±18       104,219±15
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== BRISC kernel start -> BRISC kernel end ===================
       Count [cycles] =        216
     Average [cycles] =    105,930
         Max [cycles] =    105,986
      Median [cycles] =    105,930
         Min [cycles] =    105,897

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---       105,924±19       105,928±27       105,934±29       105,927±15       105,933±32       105,922±25       105,928±26       105,933±21       105,934±37       105,932±34       105,921±24       105,928±30
 1|| ARC       105,934±28       105,928±23       105,924±23       105,931±26       105,924±19       105,938±32       105,928±15       105,934±29       105,927±22       105,927±26       105,934±33       105,936±30
 2|| ---       105,923±26       105,926±24       105,934±36       105,930±33       105,930±18       105,925±24       105,928±16       105,926±28       105,932±27       105,933±21       105,926±14       105,934±22
 3|| PCI       105,940±34       105,937±32       105,928±27       105,928±30       105,926±29       105,924±23       105,935±30       105,933±32       105,926±25       105,941±36       105,934±29       105,935±30
 4|| ---       105,938±25       105,938±26       105,929±24       105,922±20       105,928±26       105,924±23       105,925±24       105,930±33       105,928±16       105,938±41       105,936±30       105,941±36
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---       105,922±25       105,933±28       105,938±40       105,923±11       105,926±29       105,925±28       105,931±26       105,926±29       105,923±22       105,928±23       105,932±20       105,923±22
 6|| ---       105,930±18       105,917±16       105,938±32       105,934±33       105,939±34       105,922±21       105,931±34       105,928±30       105,921±24       105,936±31       105,934±32       105,934±37
 7|| ---       105,930±18       105,930±18       105,930±28       105,926±29       105,924±23       105,924±23       105,936±24       105,930±29       105,924±23       105,925±24       105,933±32       105,941±36
 8|| ---       105,934±33       105,942±44       105,917±16       105,926±24       105,933±21       105,929±32       105,934±32       105,913±16       105,938±41       105,934±33       105,933±36       105,940±35
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== NCRISC kernel start -> NCRISC kernel end ===================
       Count [cycles] =        216
     Average [cycles] =    105,356
         Max [cycles] =    105,395
      Median [cycles] =    105,357
         Min [cycles] =    105,324

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---       105,357±19       105,357±33       105,366±27       105,358±17       105,353±29       105,352±22       105,350±25       105,358±17       105,355±25       105,356±25       105,353±23       105,354±23
 1|| ARC       105,357±19       105,357±19       105,353±29       105,364±26       105,357±19       105,361±23       105,358±17       105,358±20       105,359±21       105,350±26       105,354±29       105,359±21
 2|| ---       105,356±26       105,350±26       105,355±25       105,354±23       105,362±20       105,353±29       105,358±17       105,352±22       105,358±20       105,358±17       105,361±20       105,358±17
 3|| PCI       105,362±24       105,362±24       105,350±26       105,354±23       105,352±22       105,353±29       105,360±22       105,353±29       105,350±25       105,362±24       105,359±21       105,359±21
 4|| ---       105,365±24       105,366±24       105,357±19       105,350±26       105,350±25       105,353±29       105,353±29       105,360±29       105,366±25       105,360±30       105,359±21       105,362±24
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---       105,354±23       105,358±20       105,358±28       105,360±18       105,352±22       105,352±22       105,364±26       105,352±22       105,350±26       105,356±18       105,358±17       105,350±26
 6|| ---       105,359±18       105,350±26       105,359±21       105,352±28       105,364±26       105,350±26       105,355±25       105,352±22       105,353±23       105,362±24       105,360±35       105,360±29
 7|| ---       105,362±20       105,367±26       105,359±35       105,352±22       105,350±25       105,353±29       105,358±17       105,354±29       105,353±29       105,353±29       105,350±26       105,362±24
 8|| ---       105,354±29       105,360±29       105,350±26       105,350±26       105,358±17       105,353±23       105,353±29       105,352±22       105,358±28       105,352±28       105,358±28       105,362±24
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== ANY RISC FW start -> ANY RISC FW end ===================
       Count [cycles] =        216
     Average [cycles] =    107,597
         Max [cycles] =    107,658
      Median [cycles] =    107,596
         Min [cycles] =    107,556

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---       107,600±20       107,602±46       107,606±26       107,578±20       107,599±42       107,595±37       107,605±26       107,594±37       107,604±45       107,596±38       107,594±13       107,597±39
 1|| ARC       107,599±41       107,605±26       107,602±22       107,606±25       107,600±21       107,612±33       107,578±21       107,614±34       107,601±22       107,588±31       107,596±40       107,612±33
 2|| ---       107,592±34       107,587±31       107,603±45       107,600±42       107,580±23       107,594±37       107,594±36       107,595±37       107,608±27       107,594±37       107,576±19       107,595±38
 3|| PCI       107,600±42       107,616±37       107,594±37       107,596±38       107,596±38       107,580±23       107,611±32       107,599±43       107,587±31       107,616±36       107,606±26       107,611±31
 4|| ---       107,594±37       107,600±42       107,608±28       107,588±30       107,594±36       107,591±34       107,582±26       107,584±26       107,590±32       107,597±39       107,600±21       107,616±37
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---       107,596±37       107,608±28       107,602±44       107,570±12       107,596±38       107,600±19       107,606±26       107,596±38       107,592±36       107,608±28       107,594±37       107,594±13
 6|| ---       107,586±29       107,583±26       107,609±30       107,619±39       107,599±20       107,600±21       107,596±36       107,596±37       107,594±35       107,600±42       107,606±26       107,588±30
 7|| ---       107,580±22       107,581±24       107,594±37       107,607±27       107,592±15       107,590±34       107,598±41       107,592±13       107,602±22       107,595±15       107,605±49       107,618±37
 8|| ---       107,596±39       107,600±42       107,583±27       107,588±31       107,595±38       107,588±30       107,588±32       107,582±24       107,603±45       107,596±39       107,606±48       107,611±32
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== ANY RISC FW end -> BRISC FW start ===================
       Count [cycles] =        108
     Average [cycles] = 762,649,173
         Max [cycles] = 762,707,826
      Median [cycles] = 762,649,736
         Min [cycles] = 762,586,004

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---      762,586,004      762,596,717      762,607,304      762,614,387      762,627,992      762,646,779      762,652,693      762,662,993      762,673,054      762,682,997      762,693,632      762,703,857
 1|| ARC      762,586,021      762,596,699      762,607,306      762,615,392      762,627,972      762,636,022      762,652,715      762,662,969      762,673,033      762,682,997      762,693,658      762,703,835
 2|| ---      762,586,020      762,596,720      762,607,327      762,616,503      762,627,995      762,636,042      762,652,715      762,662,990      762,673,032      762,682,998      762,693,657      762,703,854
 3|| PCI      762,586,021      762,596,697      762,607,329      762,617,592      762,627,994      762,636,042      762,652,693      762,662,994      762,673,053      762,682,976      762,693,635      762,703,834
 4|| ---      762,587,207      762,597,898      762,608,476      762,618,654      762,629,168      762,637,301      762,653,926      762,664,119      762,674,107      762,684,122      762,694,759      762,704,956
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---      762,596,721      762,607,304      762,613,206      762,619,815      762,646,777      762,636,013      762,662,968      762,673,054      762,683,000      762,693,633      762,703,857      762,707,804
 6|| ---      762,596,716      762,607,328      762,613,189      762,620,936      762,646,758      762,636,015      762,662,988      762,673,054      762,682,997      762,693,657      762,703,832      762,707,826
 7|| ---      762,596,717      762,607,329      762,613,206      762,622,084      762,646,758      762,636,036      762,662,992      762,673,031      762,682,974      762,693,633      762,703,859      762,707,803
 8|| ---      762,596,720      762,607,330      762,613,210      762,627,997      762,646,780      762,636,034      762,662,994      762,673,052      762,682,997      762,693,655      762,703,855      762,707,805
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== T0 -> ANY RISC FW end ===================
       Count [cycles] =        108
     Average [cycles] = 763,016,867
         Max [cycles] = 763,223,972
      Median [cycles] = 763,017,634
         Min [cycles] = 762,801,221

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---      762,801,265      762,837,465      762,873,383      762,897,258      762,945,203      762,981,862      763,026,029      763,061,363      763,096,652      763,131,876      763,167,586      763,202,881
 1|| ARC      762,801,299      762,837,464      762,873,392      762,901,290      762,945,198      762,981,892      763,026,013      763,061,395      763,096,641      763,131,876      763,167,633      763,202,904
 2|| ---      762,801,299      762,837,464      762,873,425      762,905,299      762,945,197      762,981,891      763,026,058      763,061,393      763,096,668      763,131,902      763,167,607      763,202,905
 3|| PCI      762,801,221      762,837,407      762,873,315      762,909,183      762,945,134      762,981,769      763,025,978      763,061,310      763,096,557      763,131,830      763,167,550      763,202,821
 4|| ---      762,805,219      762,841,353      762,877,268      762,913,163      762,949,098      762,986,665      763,029,892      763,065,154      763,100,434      763,135,688      763,171,405      763,206,707
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---      762,837,370      762,873,299      762,893,256      762,917,144      762,981,782      763,009,246      763,061,270      763,096,545      763,131,778      763,167,522      763,202,781      763,223,891
 6|| ---      762,837,364      762,873,288      762,893,264      762,921,216      762,981,782      763,009,263      763,061,291      763,096,558      763,131,792      763,167,547      763,202,802      763,223,916
 7|| ---      762,837,367      762,873,299      762,893,270      762,925,188      762,981,786      763,009,284      763,061,313      763,096,545      763,131,804      763,167,529      763,202,840      763,223,969
 8|| ---      762,837,417      762,873,354      762,893,269      762,945,147      762,981,826      763,009,291      763,061,310      763,096,562      763,131,842      763,167,567      763,202,854      763,223,972
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== BRISC FW start -> ANY RISC FW end ===================
       Count [cycles] =        108
     Average [cycles] = 762,864,368
         Max [cycles] = 762,923,038
      Median [cycles] = 762,864,921
         Min [cycles] = 762,801,204

                        0                1                2                3                4                5                6                7                8                9               10               11
        ============================================================================================================================================================================================================
                    DRAM0              ---              ---            DRAM1              ---              ---            DRAM2              ---              ---            DRAM3              ---              ---
 0|| ---      762,801,204      762,811,922      762,822,515      762,829,542      762,843,190      762,861,969      762,867,903      762,878,182      762,888,261      762,898,190      762,908,819      762,919,051
 1|| ARC      762,801,219      762,811,909      762,822,511      762,830,603      762,843,172      762,851,247      762,867,872      762,878,196      762,888,235      762,898,174      762,908,850      762,919,060
 2|| ---      762,801,205      762,811,894      762,822,533      762,831,703      762,843,156      762,851,230      762,867,902      762,878,180      762,888,247      762,898,186      762,908,810      762,919,044
 3|| PCI      762,801,221      762,811,930      762,822,518      762,832,785      762,843,186      762,851,202      762,867,915      762,878,192      762,888,227      762,898,207      762,908,846      762,919,056
 4|| ---      762,802,396      762,813,097      762,823,691      762,833,829      762,844,355      762,852,483      762,869,091      762,879,287      762,889,286      762,899,316      762,909,959      762,920,189
     ---            DRAM4              ---              ---            DRAM5              ---              ---            DRAM6              ---              ---            DRAM7              ---              ---
 5|| ---      762,811,912      762,822,519      762,828,411      762,834,954      762,861,969      762,851,212      762,878,180      762,888,246      762,898,185      762,908,848      762,919,045      762,922,991
 6|| ---      762,811,888      762,822,494      762,828,407      762,836,174      762,861,956      762,851,215      762,878,179      762,888,245      762,898,184      762,908,857      762,919,045      762,923,002
 7|| ---      762,811,878      762,822,491      762,828,395      762,837,298      762,861,943      762,851,217      762,878,188      762,888,215      762,898,179      762,908,823      762,919,069      762,923,038
 8|| ---      762,811,913      762,822,530      762,828,376      762,843,172      762,861,970      762,851,210      762,878,170      762,888,217      762,898,203      762,908,847      762,919,067      762,923,027
 9|| ---                X                X                X                X                X                X                X                X                X                X                X                X




=================== T0 -> ANY CORE ANY RISC FW end ===================
    Duration [cycles] = 763,223,972

