
--
ARCHITECTURE untitled OF LRUReg4 IS
BEGIN
	PROCESS(CLK, RESET_L, LRUReg4In, LRUReg4EN)
	VARIABLE STATE : LC3B_C_SET;
	BEGIN
		IF(RESET_L = '0') THEN
			STATE := "100";  -- DEFAULT VALUE
		ELSIF(CLK = '1' AND CLK'EVENT AND LRUReg4EN = '1') THEN -- HIGH ENABLE
			STATE := LRUReg4In;
		ELSIF(LRUReg4EN /= '0' AND LRUReg4EN /= '1' AND CLK = '1' AND CLK'EVENT) THEN
			STATE := "XXX";
		END IF;
		LRUReg3In <= STATE AFTER DELAY_REG;
	END PROCESS;
END ARCHITECTURE untitled;

