
cv05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004800  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  080048c0  080048c0  000148c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b68  08004b68  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08004b68  08004b68  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b68  08004b68  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b68  08004b68  00014b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b6c  08004b6c  00014b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08004b70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200001dc  08004d4c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  08004d4c  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a732  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c63  00000000  00000000  0002a936  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009e8  00000000  00000000  0002c5a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008f0  00000000  00000000  0002cf88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d7bc  00000000  00000000  0002d878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008f1d  00000000  00000000  0003b034  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00046f39  00000000  00000000  00043f51  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008ae8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c08  00000000  00000000  0008af08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080048a8 	.word	0x080048a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	080048a8 	.word	0x080048a8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000226:	f000 fd55 	bl	8000cd4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800022a:	f000 f83d 	bl	80002a8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800022e:	f000 f92b 	bl	8000488 <MX_GPIO_Init>
	MX_DMA_Init();
 8000232:	f000 f90b 	bl	800044c <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000236:	f000 f8d9 	bl	80003ec <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800023a:	f000 f897 	bl	800036c <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 800023e:	4916      	ldr	r1, [pc, #88]	; (8000298 <main+0x78>)
 8000240:	4b16      	ldr	r3, [pc, #88]	; (800029c <main+0x7c>)
 8000242:	2240      	movs	r2, #64	; 0x40
 8000244:	0018      	movs	r0, r3
 8000246:	f002 fdcf 	bl	8002de8 <HAL_UART_Receive_DMA>
		/* USER CODE BEGIN 3 */
		//uint8_t c;
		//HAL_UART_Receive(&huart2, &c, 1, HAL_MAX_DELAY);
		//HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);

		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 800024a:	e019      	b.n	8000280 <main+0x60>
			uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 800024c:	4b14      	ldr	r3, [pc, #80]	; (80002a0 <main+0x80>)
 800024e:	881b      	ldrh	r3, [r3, #0]
 8000250:	b29b      	uxth	r3, r3
 8000252:	0019      	movs	r1, r3
 8000254:	1dfb      	adds	r3, r7, #7
 8000256:	4a10      	ldr	r2, [pc, #64]	; (8000298 <main+0x78>)
 8000258:	5c52      	ldrb	r2, [r2, r1]
 800025a:	701a      	strb	r2, [r3, #0]
			if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 800025c:	4b10      	ldr	r3, [pc, #64]	; (80002a0 <main+0x80>)
 800025e:	881b      	ldrh	r3, [r3, #0]
 8000260:	b29b      	uxth	r3, r3
 8000262:	3301      	adds	r3, #1
 8000264:	b29b      	uxth	r3, r3
 8000266:	4a0e      	ldr	r2, [pc, #56]	; (80002a0 <main+0x80>)
 8000268:	1c19      	adds	r1, r3, #0
 800026a:	8011      	strh	r1, [r2, #0]
 800026c:	2b3f      	cmp	r3, #63	; 0x3f
 800026e:	d902      	bls.n	8000276 <main+0x56>
 8000270:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <main+0x80>)
 8000272:	2200      	movs	r2, #0
 8000274:	801a      	strh	r2, [r3, #0]
			uart_byte_available(b); // process every received byte with the RX state machine
 8000276:	1dfb      	adds	r3, r7, #7
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	0018      	movs	r0, r3
 800027c:	f000 f996 	bl	80005ac <uart_byte_available>
		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 8000280:	4b07      	ldr	r3, [pc, #28]	; (80002a0 <main+0x80>)
 8000282:	881b      	ldrh	r3, [r3, #0]
 8000284:	b29b      	uxth	r3, r3
 8000286:	0019      	movs	r1, r3
 8000288:	4b06      	ldr	r3, [pc, #24]	; (80002a4 <main+0x84>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	2240      	movs	r2, #64	; 0x40
 8000290:	1ad3      	subs	r3, r2, r3
 8000292:	4299      	cmp	r1, r3
 8000294:	d1da      	bne.n	800024c <main+0x2c>
 8000296:	e7f3      	b.n	8000280 <main+0x60>
 8000298:	200001f8 	.word	0x200001f8
 800029c:	200003dc 	.word	0x200003dc
 80002a0:	20000238 	.word	0x20000238
 80002a4:	20000348 	.word	0x20000348

080002a8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80002a8:	b590      	push	{r4, r7, lr}
 80002aa:	b095      	sub	sp, #84	; 0x54
 80002ac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ae:	2420      	movs	r4, #32
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	0018      	movs	r0, r3
 80002b4:	2330      	movs	r3, #48	; 0x30
 80002b6:	001a      	movs	r2, r3
 80002b8:	2100      	movs	r1, #0
 80002ba:	f003 fa29 	bl	8003710 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002be:	2310      	movs	r3, #16
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	0018      	movs	r0, r3
 80002c4:	2310      	movs	r3, #16
 80002c6:	001a      	movs	r2, r3
 80002c8:	2100      	movs	r1, #0
 80002ca:	f003 fa21 	bl	8003710 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002ce:	003b      	movs	r3, r7
 80002d0:	0018      	movs	r0, r3
 80002d2:	2310      	movs	r3, #16
 80002d4:	001a      	movs	r2, r3
 80002d6:	2100      	movs	r1, #0
 80002d8:	f003 fa1a 	bl	8003710 <memset>

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002dc:	0021      	movs	r1, r4
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2202      	movs	r2, #2
 80002e2:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2201      	movs	r2, #1
 80002e8:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2210      	movs	r2, #16
 80002ee:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2202      	movs	r2, #2
 80002f4:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2200      	movs	r2, #0
 80002fa:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	22a0      	movs	r2, #160	; 0xa0
 8000300:	0392      	lsls	r2, r2, #14
 8000302:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2200      	movs	r2, #0
 8000308:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030a:	187b      	adds	r3, r7, r1
 800030c:	0018      	movs	r0, r3
 800030e:	f001 ff33 	bl	8002178 <HAL_RCC_OscConfig>
 8000312:	1e03      	subs	r3, r0, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000316:	f000 fb23 	bl	8000960 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800031a:	2110      	movs	r1, #16
 800031c:	187b      	adds	r3, r7, r1
 800031e:	2207      	movs	r2, #7
 8000320:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000322:	187b      	adds	r3, r7, r1
 8000324:	2202      	movs	r2, #2
 8000326:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2200      	movs	r2, #0
 8000332:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2101      	movs	r1, #1
 8000338:	0018      	movs	r0, r3
 800033a:	f002 fa39 	bl	80027b0 <HAL_RCC_ClockConfig>
 800033e:	1e03      	subs	r3, r0, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000342:	f000 fb0d 	bl	8000960 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000346:	003b      	movs	r3, r7
 8000348:	2220      	movs	r2, #32
 800034a:	601a      	str	r2, [r3, #0]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800034c:	003b      	movs	r3, r7
 800034e:	2200      	movs	r2, #0
 8000350:	60da      	str	r2, [r3, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000352:	003b      	movs	r3, r7
 8000354:	0018      	movs	r0, r3
 8000356:	f002 fb7d 	bl	8002a54 <HAL_RCCEx_PeriphCLKConfig>
 800035a:	1e03      	subs	r3, r0, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0xba>
	{
		Error_Handler();
 800035e:	f000 faff 	bl	8000960 <Error_Handler>
	}
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	b015      	add	sp, #84	; 0x54
 8000368:	bd90      	pop	{r4, r7, pc}
	...

0800036c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000370:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <MX_I2C1_Init+0x74>)
 8000372:	4a1c      	ldr	r2, [pc, #112]	; (80003e4 <MX_I2C1_Init+0x78>)
 8000374:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 8000376:	4b1a      	ldr	r3, [pc, #104]	; (80003e0 <MX_I2C1_Init+0x74>)
 8000378:	4a1b      	ldr	r2, [pc, #108]	; (80003e8 <MX_I2C1_Init+0x7c>)
 800037a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800037c:	4b18      	ldr	r3, [pc, #96]	; (80003e0 <MX_I2C1_Init+0x74>)
 800037e:	2200      	movs	r2, #0
 8000380:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000382:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <MX_I2C1_Init+0x74>)
 8000384:	2201      	movs	r2, #1
 8000386:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000388:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <MX_I2C1_Init+0x74>)
 800038a:	2200      	movs	r2, #0
 800038c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800038e:	4b14      	ldr	r3, [pc, #80]	; (80003e0 <MX_I2C1_Init+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <MX_I2C1_Init+0x74>)
 8000396:	2200      	movs	r2, #0
 8000398:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800039a:	4b11      	ldr	r3, [pc, #68]	; (80003e0 <MX_I2C1_Init+0x74>)
 800039c:	2200      	movs	r2, #0
 800039e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003a0:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <MX_I2C1_Init+0x74>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003a6:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <MX_I2C1_Init+0x74>)
 80003a8:	0018      	movs	r0, r3
 80003aa:	f001 f917 	bl	80015dc <HAL_I2C_Init>
 80003ae:	1e03      	subs	r3, r0, #0
 80003b0:	d001      	beq.n	80003b6 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 80003b2:	f000 fad5 	bl	8000960 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003b6:	4b0a      	ldr	r3, [pc, #40]	; (80003e0 <MX_I2C1_Init+0x74>)
 80003b8:	2100      	movs	r1, #0
 80003ba:	0018      	movs	r0, r3
 80003bc:	f001 fe44 	bl	8002048 <HAL_I2CEx_ConfigAnalogFilter>
 80003c0:	1e03      	subs	r3, r0, #0
 80003c2:	d001      	beq.n	80003c8 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 80003c4:	f000 facc 	bl	8000960 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003c8:	4b05      	ldr	r3, [pc, #20]	; (80003e0 <MX_I2C1_Init+0x74>)
 80003ca:	2100      	movs	r1, #0
 80003cc:	0018      	movs	r0, r3
 80003ce:	f001 fe87 	bl	80020e0 <HAL_I2CEx_ConfigDigitalFilter>
 80003d2:	1e03      	subs	r3, r0, #0
 80003d4:	d001      	beq.n	80003da <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 80003d6:	f000 fac3 	bl	8000960 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80003da:	46c0      	nop			; (mov r8, r8)
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	2000038c 	.word	0x2000038c
 80003e4:	40005400 	.word	0x40005400
 80003e8:	2000090e 	.word	0x2000090e

080003ec <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80003f0:	4b14      	ldr	r3, [pc, #80]	; (8000444 <MX_USART2_UART_Init+0x58>)
 80003f2:	4a15      	ldr	r2, [pc, #84]	; (8000448 <MX_USART2_UART_Init+0x5c>)
 80003f4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 80003f6:	4b13      	ldr	r3, [pc, #76]	; (8000444 <MX_USART2_UART_Init+0x58>)
 80003f8:	2296      	movs	r2, #150	; 0x96
 80003fa:	0212      	lsls	r2, r2, #8
 80003fc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003fe:	4b11      	ldr	r3, [pc, #68]	; (8000444 <MX_USART2_UART_Init+0x58>)
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000404:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <MX_USART2_UART_Init+0x58>)
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800040a:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <MX_USART2_UART_Init+0x58>)
 800040c:	2200      	movs	r2, #0
 800040e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000410:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <MX_USART2_UART_Init+0x58>)
 8000412:	220c      	movs	r2, #12
 8000414:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000416:	4b0b      	ldr	r3, [pc, #44]	; (8000444 <MX_USART2_UART_Init+0x58>)
 8000418:	2200      	movs	r2, #0
 800041a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800041c:	4b09      	ldr	r3, [pc, #36]	; (8000444 <MX_USART2_UART_Init+0x58>)
 800041e:	2200      	movs	r2, #0
 8000420:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000422:	4b08      	ldr	r3, [pc, #32]	; (8000444 <MX_USART2_UART_Init+0x58>)
 8000424:	2200      	movs	r2, #0
 8000426:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000428:	4b06      	ldr	r3, [pc, #24]	; (8000444 <MX_USART2_UART_Init+0x58>)
 800042a:	2200      	movs	r2, #0
 800042c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800042e:	4b05      	ldr	r3, [pc, #20]	; (8000444 <MX_USART2_UART_Init+0x58>)
 8000430:	0018      	movs	r0, r3
 8000432:	f002 fbdd 	bl	8002bf0 <HAL_UART_Init>
 8000436:	1e03      	subs	r3, r0, #0
 8000438:	d001      	beq.n	800043e <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 800043a:	f000 fa91 	bl	8000960 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	200003dc 	.word	0x200003dc
 8000448:	40004400 	.word	0x40004400

0800044c <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <MX_DMA_Init+0x38>)
 8000454:	695a      	ldr	r2, [r3, #20]
 8000456:	4b0b      	ldr	r3, [pc, #44]	; (8000484 <MX_DMA_Init+0x38>)
 8000458:	2101      	movs	r1, #1
 800045a:	430a      	orrs	r2, r1
 800045c:	615a      	str	r2, [r3, #20]
 800045e:	4b09      	ldr	r3, [pc, #36]	; (8000484 <MX_DMA_Init+0x38>)
 8000460:	695b      	ldr	r3, [r3, #20]
 8000462:	2201      	movs	r2, #1
 8000464:	4013      	ands	r3, r2
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel4_5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800046a:	2200      	movs	r2, #0
 800046c:	2100      	movs	r1, #0
 800046e:	200b      	movs	r0, #11
 8000470:	f000 fd40 	bl	8000ef4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000474:	200b      	movs	r0, #11
 8000476:	f000 fd52 	bl	8000f1e <HAL_NVIC_EnableIRQ>

}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}
 8000482:	46c0      	nop			; (mov r8, r8)
 8000484:	40021000 	.word	0x40021000

08000488 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000488:	b590      	push	{r4, r7, lr}
 800048a:	b08b      	sub	sp, #44	; 0x2c
 800048c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	2414      	movs	r4, #20
 8000490:	193b      	adds	r3, r7, r4
 8000492:	0018      	movs	r0, r3
 8000494:	2314      	movs	r3, #20
 8000496:	001a      	movs	r2, r3
 8000498:	2100      	movs	r1, #0
 800049a:	f003 f939 	bl	8003710 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800049e:	4b3f      	ldr	r3, [pc, #252]	; (800059c <MX_GPIO_Init+0x114>)
 80004a0:	695a      	ldr	r2, [r3, #20]
 80004a2:	4b3e      	ldr	r3, [pc, #248]	; (800059c <MX_GPIO_Init+0x114>)
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	0309      	lsls	r1, r1, #12
 80004a8:	430a      	orrs	r2, r1
 80004aa:	615a      	str	r2, [r3, #20]
 80004ac:	4b3b      	ldr	r3, [pc, #236]	; (800059c <MX_GPIO_Init+0x114>)
 80004ae:	695a      	ldr	r2, [r3, #20]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	031b      	lsls	r3, r3, #12
 80004b4:	4013      	ands	r3, r2
 80004b6:	613b      	str	r3, [r7, #16]
 80004b8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80004ba:	4b38      	ldr	r3, [pc, #224]	; (800059c <MX_GPIO_Init+0x114>)
 80004bc:	695a      	ldr	r2, [r3, #20]
 80004be:	4b37      	ldr	r3, [pc, #220]	; (800059c <MX_GPIO_Init+0x114>)
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	03c9      	lsls	r1, r1, #15
 80004c4:	430a      	orrs	r2, r1
 80004c6:	615a      	str	r2, [r3, #20]
 80004c8:	4b34      	ldr	r3, [pc, #208]	; (800059c <MX_GPIO_Init+0x114>)
 80004ca:	695a      	ldr	r2, [r3, #20]
 80004cc:	2380      	movs	r3, #128	; 0x80
 80004ce:	03db      	lsls	r3, r3, #15
 80004d0:	4013      	ands	r3, r2
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80004d6:	4b31      	ldr	r3, [pc, #196]	; (800059c <MX_GPIO_Init+0x114>)
 80004d8:	695a      	ldr	r2, [r3, #20]
 80004da:	4b30      	ldr	r3, [pc, #192]	; (800059c <MX_GPIO_Init+0x114>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	0289      	lsls	r1, r1, #10
 80004e0:	430a      	orrs	r2, r1
 80004e2:	615a      	str	r2, [r3, #20]
 80004e4:	4b2d      	ldr	r3, [pc, #180]	; (800059c <MX_GPIO_Init+0x114>)
 80004e6:	695a      	ldr	r2, [r3, #20]
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	029b      	lsls	r3, r3, #10
 80004ec:	4013      	ands	r3, r2
 80004ee:	60bb      	str	r3, [r7, #8]
 80004f0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80004f2:	4b2a      	ldr	r3, [pc, #168]	; (800059c <MX_GPIO_Init+0x114>)
 80004f4:	695a      	ldr	r2, [r3, #20]
 80004f6:	4b29      	ldr	r3, [pc, #164]	; (800059c <MX_GPIO_Init+0x114>)
 80004f8:	2180      	movs	r1, #128	; 0x80
 80004fa:	02c9      	lsls	r1, r1, #11
 80004fc:	430a      	orrs	r2, r1
 80004fe:	615a      	str	r2, [r3, #20]
 8000500:	4b26      	ldr	r3, [pc, #152]	; (800059c <MX_GPIO_Init+0x114>)
 8000502:	695a      	ldr	r2, [r3, #20]
 8000504:	2380      	movs	r3, #128	; 0x80
 8000506:	02db      	lsls	r3, r3, #11
 8000508:	4013      	ands	r3, r2
 800050a:	607b      	str	r3, [r7, #4]
 800050c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 800050e:	2390      	movs	r3, #144	; 0x90
 8000510:	05db      	lsls	r3, r3, #23
 8000512:	2200      	movs	r2, #0
 8000514:	2130      	movs	r1, #48	; 0x30
 8000516:	0018      	movs	r0, r3
 8000518:	f001 f843 	bl	80015a2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800051c:	4b20      	ldr	r3, [pc, #128]	; (80005a0 <MX_GPIO_Init+0x118>)
 800051e:	2200      	movs	r2, #0
 8000520:	2101      	movs	r1, #1
 8000522:	0018      	movs	r0, r3
 8000524:	f001 f83d 	bl	80015a2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000528:	193b      	adds	r3, r7, r4
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	0192      	lsls	r2, r2, #6
 800052e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000530:	193b      	adds	r3, r7, r4
 8000532:	4a1c      	ldr	r2, [pc, #112]	; (80005a4 <MX_GPIO_Init+0x11c>)
 8000534:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000536:	193b      	adds	r3, r7, r4
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800053c:	193b      	adds	r3, r7, r4
 800053e:	4a1a      	ldr	r2, [pc, #104]	; (80005a8 <MX_GPIO_Init+0x120>)
 8000540:	0019      	movs	r1, r3
 8000542:	0010      	movs	r0, r2
 8000544:	f000 fea0 	bl	8001288 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED1_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 8000548:	193b      	adds	r3, r7, r4
 800054a:	2230      	movs	r2, #48	; 0x30
 800054c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800054e:	193b      	adds	r3, r7, r4
 8000550:	2201      	movs	r2, #1
 8000552:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055a:	193b      	adds	r3, r7, r4
 800055c:	2200      	movs	r2, #0
 800055e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000560:	193a      	adds	r2, r7, r4
 8000562:	2390      	movs	r3, #144	; 0x90
 8000564:	05db      	lsls	r3, r3, #23
 8000566:	0011      	movs	r1, r2
 8000568:	0018      	movs	r0, r3
 800056a:	f000 fe8d 	bl	8001288 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED2_Pin */
	GPIO_InitStruct.Pin = LED2_Pin;
 800056e:	0021      	movs	r1, r4
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2201      	movs	r2, #1
 8000574:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2201      	movs	r2, #1
 800057a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000588:	187b      	adds	r3, r7, r1
 800058a:	4a05      	ldr	r2, [pc, #20]	; (80005a0 <MX_GPIO_Init+0x118>)
 800058c:	0019      	movs	r1, r3
 800058e:	0010      	movs	r0, r2
 8000590:	f000 fe7a 	bl	8001288 <HAL_GPIO_Init>

}
 8000594:	46c0      	nop			; (mov r8, r8)
 8000596:	46bd      	mov	sp, r7
 8000598:	b00b      	add	sp, #44	; 0x2c
 800059a:	bd90      	pop	{r4, r7, pc}
 800059c:	40021000 	.word	0x40021000
 80005a0:	48000400 	.word	0x48000400
 80005a4:	10210000 	.word	0x10210000
 80005a8:	48000800 	.word	0x48000800

080005ac <uart_byte_available>:

/* USER CODE BEGIN 4 */
static void uart_byte_available(uint8_t c)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	0002      	movs	r2, r0
 80005b4:	1dfb      	adds	r3, r7, #7
 80005b6:	701a      	strb	r2, [r3, #0]
	static uint16_t cnt;
	static char data[CMD_BUFFER_LEN];
	if ((c >= 32)&&(c<=126))
 80005b8:	1dfb      	adds	r3, r7, #7
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b1f      	cmp	r3, #31
 80005be:	d912      	bls.n	80005e6 <uart_byte_available+0x3a>
 80005c0:	1dfb      	adds	r3, r7, #7
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	2b7e      	cmp	r3, #126	; 0x7e
 80005c6:	d80e      	bhi.n	80005e6 <uart_byte_available+0x3a>
		if (cnt < CMD_BUFFER_LEN)
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <uart_byte_available+0x6c>)
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	2bff      	cmp	r3, #255	; 0xff
 80005ce:	d80a      	bhi.n	80005e6 <uart_byte_available+0x3a>
			data[cnt++] = c;
 80005d0:	4b11      	ldr	r3, [pc, #68]	; (8000618 <uart_byte_available+0x6c>)
 80005d2:	881b      	ldrh	r3, [r3, #0]
 80005d4:	1c5a      	adds	r2, r3, #1
 80005d6:	b291      	uxth	r1, r2
 80005d8:	4a0f      	ldr	r2, [pc, #60]	; (8000618 <uart_byte_available+0x6c>)
 80005da:	8011      	strh	r1, [r2, #0]
 80005dc:	0019      	movs	r1, r3
 80005de:	4b0f      	ldr	r3, [pc, #60]	; (800061c <uart_byte_available+0x70>)
 80005e0:	1dfa      	adds	r2, r7, #7
 80005e2:	7812      	ldrb	r2, [r2, #0]
 80005e4:	545a      	strb	r2, [r3, r1]
	if (c == '\n' || c == '\r')
 80005e6:	1dfb      	adds	r3, r7, #7
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b0a      	cmp	r3, #10
 80005ec:	d003      	beq.n	80005f6 <uart_byte_available+0x4a>
 80005ee:	1dfb      	adds	r3, r7, #7
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b0d      	cmp	r3, #13
 80005f4:	d10c      	bne.n	8000610 <uart_byte_available+0x64>
	{
		data[cnt] = '\0';
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <uart_byte_available+0x6c>)
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	001a      	movs	r2, r3
 80005fc:	4b07      	ldr	r3, [pc, #28]	; (800061c <uart_byte_available+0x70>)
 80005fe:	2100      	movs	r1, #0
 8000600:	5499      	strb	r1, [r3, r2]
		uart_process_command(data);
 8000602:	4b06      	ldr	r3, [pc, #24]	; (800061c <uart_byte_available+0x70>)
 8000604:	0018      	movs	r0, r3
 8000606:	f000 f80b 	bl	8000620 <uart_process_command>
		cnt = 0;
 800060a:	4b03      	ldr	r3, [pc, #12]	; (8000618 <uart_byte_available+0x6c>)
 800060c:	2200      	movs	r2, #0
 800060e:	801a      	strh	r2, [r3, #0]

	}
}
 8000610:	46c0      	nop			; (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b002      	add	sp, #8
 8000616:	bd80      	pop	{r7, pc}
 8000618:	2000023a 	.word	0x2000023a
 800061c:	2000023c 	.word	0x2000023c

08000620 <uart_process_command>:

static void uart_process_command(char *data)
{
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b08a      	sub	sp, #40	; 0x28
 8000624:	af04      	add	r7, sp, #16
 8000626:	6078      	str	r0, [r7, #4]
	//printf("prijato: '%s'\n", data);
	char *token;


	token = strtok(data, " ");
 8000628:	4aab      	ldr	r2, [pc, #684]	; (80008d8 <uart_process_command+0x2b8>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f003 f918 	bl	8003864 <strtok>
 8000634:	0003      	movs	r3, r0
 8000636:	617b      	str	r3, [r7, #20]
	if (strcasecmp(token, "HELLO") == 0)
 8000638:	4aa8      	ldr	r2, [pc, #672]	; (80008dc <uart_process_command+0x2bc>)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	0011      	movs	r1, r2
 800063e:	0018      	movs	r0, r3
 8000640:	f003 f8f2 	bl	8003828 <strcasecmp>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d103      	bne.n	8000650 <uart_process_command+0x30>
	{
		printf("Komunikace OK\n");
 8000648:	4ba5      	ldr	r3, [pc, #660]	; (80008e0 <uart_process_command+0x2c0>)
 800064a:	0018      	movs	r0, r3
 800064c:	f003 f8e2 	bl	8003814 <puts>
	}

	if (strcasecmp(token, "LED1") == 0)
 8000650:	4aa4      	ldr	r2, [pc, #656]	; (80008e4 <uart_process_command+0x2c4>)
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	0011      	movs	r1, r2
 8000656:	0018      	movs	r0, r3
 8000658:	f003 f8e6 	bl	8003828 <strcasecmp>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d12d      	bne.n	80006bc <uart_process_command+0x9c>
	{
		token = strtok(NULL, " ");
 8000660:	4b9d      	ldr	r3, [pc, #628]	; (80008d8 <uart_process_command+0x2b8>)
 8000662:	0019      	movs	r1, r3
 8000664:	2000      	movs	r0, #0
 8000666:	f003 f8fd 	bl	8003864 <strtok>
 800066a:	0003      	movs	r3, r0
 800066c:	617b      	str	r3, [r7, #20]
		if (strcasecmp(token, "ON") == 0)
 800066e:	4a9e      	ldr	r2, [pc, #632]	; (80008e8 <uart_process_command+0x2c8>)
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	0011      	movs	r1, r2
 8000674:	0018      	movs	r0, r3
 8000676:	f003 f8d7 	bl	8003828 <strcasecmp>
 800067a:	1e03      	subs	r3, r0, #0
 800067c:	d10b      	bne.n	8000696 <uart_process_command+0x76>
		{
			printf("LED1 Zapnuta\n");
 800067e:	4b9b      	ldr	r3, [pc, #620]	; (80008ec <uart_process_command+0x2cc>)
 8000680:	0018      	movs	r0, r3
 8000682:	f003 f8c7 	bl	8003814 <puts>
			HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,1);
 8000686:	2390      	movs	r3, #144	; 0x90
 8000688:	05db      	lsls	r3, r3, #23
 800068a:	2201      	movs	r2, #1
 800068c:	2110      	movs	r1, #16
 800068e:	0018      	movs	r0, r3
 8000690:	f000 ff87 	bl	80015a2 <HAL_GPIO_WritePin>
 8000694:	e012      	b.n	80006bc <uart_process_command+0x9c>
		}
		else if (strcasecmp(token, "OFF") == 0)
 8000696:	4a96      	ldr	r2, [pc, #600]	; (80008f0 <uart_process_command+0x2d0>)
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	0011      	movs	r1, r2
 800069c:	0018      	movs	r0, r3
 800069e:	f003 f8c3 	bl	8003828 <strcasecmp>
 80006a2:	1e03      	subs	r3, r0, #0
 80006a4:	d10a      	bne.n	80006bc <uart_process_command+0x9c>
		{
			printf("LED1 Vypnuta\n");
 80006a6:	4b93      	ldr	r3, [pc, #588]	; (80008f4 <uart_process_command+0x2d4>)
 80006a8:	0018      	movs	r0, r3
 80006aa:	f003 f8b3 	bl	8003814 <puts>
			HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,0);
 80006ae:	2390      	movs	r3, #144	; 0x90
 80006b0:	05db      	lsls	r3, r3, #23
 80006b2:	2200      	movs	r2, #0
 80006b4:	2110      	movs	r1, #16
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 ff73 	bl	80015a2 <HAL_GPIO_WritePin>
		}
	}

	if (strcasecmp(token, "LED2") == 0)
 80006bc:	4a8e      	ldr	r2, [pc, #568]	; (80008f8 <uart_process_command+0x2d8>)
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	0011      	movs	r1, r2
 80006c2:	0018      	movs	r0, r3
 80006c4:	f003 f8b0 	bl	8003828 <strcasecmp>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d12b      	bne.n	8000724 <uart_process_command+0x104>
	{
		token = strtok(NULL, " ");
 80006cc:	4b82      	ldr	r3, [pc, #520]	; (80008d8 <uart_process_command+0x2b8>)
 80006ce:	0019      	movs	r1, r3
 80006d0:	2000      	movs	r0, #0
 80006d2:	f003 f8c7 	bl	8003864 <strtok>
 80006d6:	0003      	movs	r3, r0
 80006d8:	617b      	str	r3, [r7, #20]
		if (strcasecmp(token, "ON") == 0)
 80006da:	4a83      	ldr	r2, [pc, #524]	; (80008e8 <uart_process_command+0x2c8>)
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	0011      	movs	r1, r2
 80006e0:	0018      	movs	r0, r3
 80006e2:	f003 f8a1 	bl	8003828 <strcasecmp>
 80006e6:	1e03      	subs	r3, r0, #0
 80006e8:	d10a      	bne.n	8000700 <uart_process_command+0xe0>
		{
			printf("LED2 Zapnuta\n");
 80006ea:	4b84      	ldr	r3, [pc, #528]	; (80008fc <uart_process_command+0x2dc>)
 80006ec:	0018      	movs	r0, r3
 80006ee:	f003 f891 	bl	8003814 <puts>
			HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,1);
 80006f2:	4b83      	ldr	r3, [pc, #524]	; (8000900 <uart_process_command+0x2e0>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	2101      	movs	r1, #1
 80006f8:	0018      	movs	r0, r3
 80006fa:	f000 ff52 	bl	80015a2 <HAL_GPIO_WritePin>
 80006fe:	e011      	b.n	8000724 <uart_process_command+0x104>
		}
		else if (strcasecmp(token, "OFF") == 0)
 8000700:	4a7b      	ldr	r2, [pc, #492]	; (80008f0 <uart_process_command+0x2d0>)
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	0011      	movs	r1, r2
 8000706:	0018      	movs	r0, r3
 8000708:	f003 f88e 	bl	8003828 <strcasecmp>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d109      	bne.n	8000724 <uart_process_command+0x104>
		{
			printf("LED2 Vypnuta\n");
 8000710:	4b7c      	ldr	r3, [pc, #496]	; (8000904 <uart_process_command+0x2e4>)
 8000712:	0018      	movs	r0, r3
 8000714:	f003 f87e 	bl	8003814 <puts>
			HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,0);
 8000718:	4b79      	ldr	r3, [pc, #484]	; (8000900 <uart_process_command+0x2e0>)
 800071a:	2200      	movs	r2, #0
 800071c:	2101      	movs	r1, #1
 800071e:	0018      	movs	r0, r3
 8000720:	f000 ff3f 	bl	80015a2 <HAL_GPIO_WritePin>
		}
	}

	if (strcasecmp(token, "STATUS") == 0)
 8000724:	4a78      	ldr	r2, [pc, #480]	; (8000908 <uart_process_command+0x2e8>)
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	0011      	movs	r1, r2
 800072a:	0018      	movs	r0, r3
 800072c:	f003 f87c 	bl	8003828 <strcasecmp>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d124      	bne.n	800077e <uart_process_command+0x15e>
	{
		printf("STATUS\n");
 8000734:	4b74      	ldr	r3, [pc, #464]	; (8000908 <uart_process_command+0x2e8>)
 8000736:	0018      	movs	r0, r3
 8000738:	f003 f86c 	bl	8003814 <puts>
		if ((HAL_GPIO_ReadPin(LED1_GPIO_Port,LED1_Pin)) == 0)
 800073c:	2390      	movs	r3, #144	; 0x90
 800073e:	05db      	lsls	r3, r3, #23
 8000740:	2110      	movs	r1, #16
 8000742:	0018      	movs	r0, r3
 8000744:	f000 ff10 	bl	8001568 <HAL_GPIO_ReadPin>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d104      	bne.n	8000756 <uart_process_command+0x136>
		{
			printf("LED1 Vypnuta\n");
 800074c:	4b69      	ldr	r3, [pc, #420]	; (80008f4 <uart_process_command+0x2d4>)
 800074e:	0018      	movs	r0, r3
 8000750:	f003 f860 	bl	8003814 <puts>
 8000754:	e003      	b.n	800075e <uart_process_command+0x13e>
		}
		else
		{
			printf("LED1 Zapnuta\n");
 8000756:	4b65      	ldr	r3, [pc, #404]	; (80008ec <uart_process_command+0x2cc>)
 8000758:	0018      	movs	r0, r3
 800075a:	f003 f85b 	bl	8003814 <puts>
		}
		if ((HAL_GPIO_ReadPin(LED2_GPIO_Port,LED2_Pin)) == 0)
 800075e:	4b68      	ldr	r3, [pc, #416]	; (8000900 <uart_process_command+0x2e0>)
 8000760:	2101      	movs	r1, #1
 8000762:	0018      	movs	r0, r3
 8000764:	f000 ff00 	bl	8001568 <HAL_GPIO_ReadPin>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d104      	bne.n	8000776 <uart_process_command+0x156>
		{
			printf("LED2 Vypnuta\n");
 800076c:	4b65      	ldr	r3, [pc, #404]	; (8000904 <uart_process_command+0x2e4>)
 800076e:	0018      	movs	r0, r3
 8000770:	f003 f850 	bl	8003814 <puts>
 8000774:	e003      	b.n	800077e <uart_process_command+0x15e>
		}
		else
		{
			printf("LED2 Zapnuta\n");
 8000776:	4b61      	ldr	r3, [pc, #388]	; (80008fc <uart_process_command+0x2dc>)
 8000778:	0018      	movs	r0, r3
 800077a:	f003 f84b 	bl	8003814 <puts>
		}
	}
	uint16_t addr;
	uint8_t datas;

	if (strcasecmp(token, "READ") == 0)
 800077e:	4a63      	ldr	r2, [pc, #396]	; (800090c <uart_process_command+0x2ec>)
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	0011      	movs	r1, r2
 8000784:	0018      	movs	r0, r3
 8000786:	f003 f84f 	bl	8003828 <strcasecmp>
 800078a:	1e03      	subs	r3, r0, #0
 800078c:	d12a      	bne.n	80007e4 <uart_process_command+0x1c4>
	{
		printf("Reading\n");
 800078e:	4b60      	ldr	r3, [pc, #384]	; (8000910 <uart_process_command+0x2f0>)
 8000790:	0018      	movs	r0, r3
 8000792:	f003 f83f 	bl	8003814 <puts>
		token = strtok(NULL, " ");
 8000796:	4b50      	ldr	r3, [pc, #320]	; (80008d8 <uart_process_command+0x2b8>)
 8000798:	0019      	movs	r1, r3
 800079a:	2000      	movs	r0, #0
 800079c:	f003 f862 	bl	8003864 <strtok>
 80007a0:	0003      	movs	r3, r0
 80007a2:	617b      	str	r3, [r7, #20]
		addr  = atoi(token);
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 ff82 	bl	80036b0 <atoi>
 80007ac:	0002      	movs	r2, r0
 80007ae:	2410      	movs	r4, #16
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	801a      	strh	r2, [r3, #0]
		HAL_I2C_Mem_Read(&hi2c1,EEPROM_ADDR,addr,I2C_MEMADD_SIZE_16BIT,&datas,1,1000);
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	881a      	ldrh	r2, [r3, #0]
 80007b8:	4856      	ldr	r0, [pc, #344]	; (8000914 <uart_process_command+0x2f4>)
 80007ba:	23fa      	movs	r3, #250	; 0xfa
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	9302      	str	r3, [sp, #8]
 80007c0:	2301      	movs	r3, #1
 80007c2:	9301      	str	r3, [sp, #4]
 80007c4:	250f      	movs	r5, #15
 80007c6:	197b      	adds	r3, r7, r5
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	2302      	movs	r3, #2
 80007cc:	21a0      	movs	r1, #160	; 0xa0
 80007ce:	f001 f8c9 	bl	8001964 <HAL_I2C_Mem_Read>
		printf("Adresa '%x' = '%x'\n", addr,datas);
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	8819      	ldrh	r1, [r3, #0]
 80007d6:	197b      	adds	r3, r7, r5
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	001a      	movs	r2, r3
 80007dc:	4b4e      	ldr	r3, [pc, #312]	; (8000918 <uart_process_command+0x2f8>)
 80007de:	0018      	movs	r0, r3
 80007e0:	f002 ff9e 	bl	8003720 <iprintf>
	}

	if (strcasecmp(token, "WRITE") == 0)
 80007e4:	4a4d      	ldr	r2, [pc, #308]	; (800091c <uart_process_command+0x2fc>)
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	0011      	movs	r1, r2
 80007ea:	0018      	movs	r0, r3
 80007ec:	f003 f81c 	bl	8003828 <strcasecmp>
 80007f0:	1e03      	subs	r3, r0, #0
 80007f2:	d134      	bne.n	800085e <uart_process_command+0x23e>
	{
		printf("Writing\n");
 80007f4:	4b4a      	ldr	r3, [pc, #296]	; (8000920 <uart_process_command+0x300>)
 80007f6:	0018      	movs	r0, r3
 80007f8:	f003 f80c 	bl	8003814 <puts>
		token = strtok(NULL, " ");
 80007fc:	4b36      	ldr	r3, [pc, #216]	; (80008d8 <uart_process_command+0x2b8>)
 80007fe:	0019      	movs	r1, r3
 8000800:	2000      	movs	r0, #0
 8000802:	f003 f82f 	bl	8003864 <strtok>
 8000806:	0003      	movs	r3, r0
 8000808:	617b      	str	r3, [r7, #20]
		addr = atoi(token);
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	0018      	movs	r0, r3
 800080e:	f002 ff4f 	bl	80036b0 <atoi>
 8000812:	0002      	movs	r2, r0
 8000814:	2410      	movs	r4, #16
 8000816:	193b      	adds	r3, r7, r4
 8000818:	801a      	strh	r2, [r3, #0]
		token = strtok(NULL, " ");
 800081a:	4b2f      	ldr	r3, [pc, #188]	; (80008d8 <uart_process_command+0x2b8>)
 800081c:	0019      	movs	r1, r3
 800081e:	2000      	movs	r0, #0
 8000820:	f003 f820 	bl	8003864 <strtok>
 8000824:	0003      	movs	r3, r0
 8000826:	617b      	str	r3, [r7, #20]
		datas = atoi(token);
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	0018      	movs	r0, r3
 800082c:	f002 ff40 	bl	80036b0 <atoi>
 8000830:	0003      	movs	r3, r0
 8000832:	b2da      	uxtb	r2, r3
 8000834:	210f      	movs	r1, #15
 8000836:	187b      	adds	r3, r7, r1
 8000838:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1,EEPROM_ADDR,addr,I2C_MEMADD_SIZE_16BIT,&datas,1,1000);
 800083a:	193b      	adds	r3, r7, r4
 800083c:	881a      	ldrh	r2, [r3, #0]
 800083e:	4835      	ldr	r0, [pc, #212]	; (8000914 <uart_process_command+0x2f4>)
 8000840:	23fa      	movs	r3, #250	; 0xfa
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	9302      	str	r3, [sp, #8]
 8000846:	2301      	movs	r3, #1
 8000848:	9301      	str	r3, [sp, #4]
 800084a:	187b      	adds	r3, r7, r1
 800084c:	9300      	str	r3, [sp, #0]
 800084e:	2302      	movs	r3, #2
 8000850:	21a0      	movs	r1, #160	; 0xa0
 8000852:	f000 ff59 	bl	8001708 <HAL_I2C_Mem_Write>
		printf("Ok\n");
 8000856:	4b33      	ldr	r3, [pc, #204]	; (8000924 <uart_process_command+0x304>)
 8000858:	0018      	movs	r0, r3
 800085a:	f002 ffdb 	bl	8003814 <puts>
	}

	if (strcasecmp(token, "DUMP") == 0)
 800085e:	4a32      	ldr	r2, [pc, #200]	; (8000928 <uart_process_command+0x308>)
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	0011      	movs	r1, r2
 8000864:	0018      	movs	r0, r3
 8000866:	f002 ffdf 	bl	8003828 <strcasecmp>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d12f      	bne.n	80008ce <uart_process_command+0x2ae>
	{
		printf("DUMPING\n");
 800086e:	4b2f      	ldr	r3, [pc, #188]	; (800092c <uart_process_command+0x30c>)
 8000870:	0018      	movs	r0, r3
 8000872:	f002 ffcf 	bl	8003814 <puts>
		for(uint8_t i = 0; i < 16; i++)
 8000876:	2313      	movs	r3, #19
 8000878:	18fb      	adds	r3, r7, r3
 800087a:	2200      	movs	r2, #0
 800087c:	701a      	strb	r2, [r3, #0]
 800087e:	e021      	b.n	80008c4 <uart_process_command+0x2a4>
		{
			addr = (i);
 8000880:	2110      	movs	r1, #16
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2413      	movs	r4, #19
 8000886:	193a      	adds	r2, r7, r4
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	801a      	strh	r2, [r3, #0]
			HAL_I2C_Mem_Read(&hi2c1,EEPROM_ADDR,addr,I2C_MEMADD_SIZE_16BIT,&datas,1,1000);
 800088c:	187b      	adds	r3, r7, r1
 800088e:	881a      	ldrh	r2, [r3, #0]
 8000890:	4820      	ldr	r0, [pc, #128]	; (8000914 <uart_process_command+0x2f4>)
 8000892:	23fa      	movs	r3, #250	; 0xfa
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	9302      	str	r3, [sp, #8]
 8000898:	2301      	movs	r3, #1
 800089a:	9301      	str	r3, [sp, #4]
 800089c:	250f      	movs	r5, #15
 800089e:	197b      	adds	r3, r7, r5
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	2302      	movs	r3, #2
 80008a4:	21a0      	movs	r1, #160	; 0xa0
 80008a6:	f001 f85d 	bl	8001964 <HAL_I2C_Mem_Read>

			printf("'%x'\n", datas);
 80008aa:	197b      	adds	r3, r7, r5
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	001a      	movs	r2, r3
 80008b0:	4b1f      	ldr	r3, [pc, #124]	; (8000930 <uart_process_command+0x310>)
 80008b2:	0011      	movs	r1, r2
 80008b4:	0018      	movs	r0, r3
 80008b6:	f002 ff33 	bl	8003720 <iprintf>
		for(uint8_t i = 0; i < 16; i++)
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	781a      	ldrb	r2, [r3, #0]
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	3201      	adds	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
 80008c4:	2313      	movs	r3, #19
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	2b0f      	cmp	r3, #15
 80008cc:	d9d8      	bls.n	8000880 <uart_process_command+0x260>
		}
	}
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b006      	add	sp, #24
 80008d4:	bdb0      	pop	{r4, r5, r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	080048c0 	.word	0x080048c0
 80008dc:	080048c4 	.word	0x080048c4
 80008e0:	080048cc 	.word	0x080048cc
 80008e4:	080048dc 	.word	0x080048dc
 80008e8:	080048e4 	.word	0x080048e4
 80008ec:	080048e8 	.word	0x080048e8
 80008f0:	080048f8 	.word	0x080048f8
 80008f4:	080048fc 	.word	0x080048fc
 80008f8:	0800490c 	.word	0x0800490c
 80008fc:	08004914 	.word	0x08004914
 8000900:	48000400 	.word	0x48000400
 8000904:	08004924 	.word	0x08004924
 8000908:	08004934 	.word	0x08004934
 800090c:	0800493c 	.word	0x0800493c
 8000910:	08004944 	.word	0x08004944
 8000914:	2000038c 	.word	0x2000038c
 8000918:	0800494c 	.word	0x0800494c
 800091c:	08004960 	.word	0x08004960
 8000920:	08004968 	.word	0x08004968
 8000924:	08004970 	.word	0x08004970
 8000928:	08004974 	.word	0x08004974
 800092c:	0800497c 	.word	0x0800497c
 8000930:	08004984 	.word	0x08004984

08000934 <_write>:



int _write(int file, char const *buf, int n)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	b29a      	uxth	r2, r3
 8000944:	2301      	movs	r3, #1
 8000946:	425b      	negs	r3, r3
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	4804      	ldr	r0, [pc, #16]	; (800095c <_write+0x28>)
 800094c:	f002 f9a4 	bl	8002c98 <HAL_UART_Transmit>
	return n;
 8000950:	687b      	ldr	r3, [r7, #4]
}
 8000952:	0018      	movs	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	b004      	add	sp, #16
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	200003dc 	.word	0x200003dc

08000960 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000972:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <HAL_MspInit+0x44>)
 8000974:	699a      	ldr	r2, [r3, #24]
 8000976:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <HAL_MspInit+0x44>)
 8000978:	2101      	movs	r1, #1
 800097a:	430a      	orrs	r2, r1
 800097c:	619a      	str	r2, [r3, #24]
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <HAL_MspInit+0x44>)
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	2201      	movs	r2, #1
 8000984:	4013      	ands	r3, r2
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800098a:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <HAL_MspInit+0x44>)
 800098c:	69da      	ldr	r2, [r3, #28]
 800098e:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <HAL_MspInit+0x44>)
 8000990:	2180      	movs	r1, #128	; 0x80
 8000992:	0549      	lsls	r1, r1, #21
 8000994:	430a      	orrs	r2, r1
 8000996:	61da      	str	r2, [r3, #28]
 8000998:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <HAL_MspInit+0x44>)
 800099a:	69da      	ldr	r2, [r3, #28]
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	055b      	lsls	r3, r3, #21
 80009a0:	4013      	ands	r3, r2
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b002      	add	sp, #8
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	40021000 	.word	0x40021000

080009b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b08a      	sub	sp, #40	; 0x28
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	2314      	movs	r3, #20
 80009be:	18fb      	adds	r3, r7, r3
 80009c0:	0018      	movs	r0, r3
 80009c2:	2314      	movs	r3, #20
 80009c4:	001a      	movs	r2, r3
 80009c6:	2100      	movs	r1, #0
 80009c8:	f002 fea2 	bl	8003710 <memset>
  if(hi2c->Instance==I2C1)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <HAL_I2C_MspInit+0x90>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d132      	bne.n	8000a3c <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d6:	4b1c      	ldr	r3, [pc, #112]	; (8000a48 <HAL_I2C_MspInit+0x94>)
 80009d8:	695a      	ldr	r2, [r3, #20]
 80009da:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <HAL_I2C_MspInit+0x94>)
 80009dc:	2180      	movs	r1, #128	; 0x80
 80009de:	02c9      	lsls	r1, r1, #11
 80009e0:	430a      	orrs	r2, r1
 80009e2:	615a      	str	r2, [r3, #20]
 80009e4:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <HAL_I2C_MspInit+0x94>)
 80009e6:	695a      	ldr	r2, [r3, #20]
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	02db      	lsls	r3, r3, #11
 80009ec:	4013      	ands	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009f2:	2114      	movs	r1, #20
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	22c0      	movs	r2, #192	; 0xc0
 80009f8:	0092      	lsls	r2, r2, #2
 80009fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2212      	movs	r2, #18
 8000a00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2201      	movs	r2, #1
 8000a06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2203      	movs	r2, #3
 8000a0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2201      	movs	r2, #1
 8000a12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <HAL_I2C_MspInit+0x98>)
 8000a18:	0019      	movs	r1, r3
 8000a1a:	0010      	movs	r0, r2
 8000a1c:	f000 fc34 	bl	8001288 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <HAL_I2C_MspInit+0x94>)
 8000a22:	69da      	ldr	r2, [r3, #28]
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <HAL_I2C_MspInit+0x94>)
 8000a26:	2180      	movs	r1, #128	; 0x80
 8000a28:	0389      	lsls	r1, r1, #14
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	61da      	str	r2, [r3, #28]
 8000a2e:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <HAL_I2C_MspInit+0x94>)
 8000a30:	69da      	ldr	r2, [r3, #28]
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	039b      	lsls	r3, r3, #14
 8000a36:	4013      	ands	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b00a      	add	sp, #40	; 0x28
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40005400 	.word	0x40005400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400

08000a50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	2314      	movs	r3, #20
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	2314      	movs	r3, #20
 8000a60:	001a      	movs	r2, r3
 8000a62:	2100      	movs	r1, #0
 8000a64:	f002 fe54 	bl	8003710 <memset>
  if(huart->Instance==USART2)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a2f      	ldr	r2, [pc, #188]	; (8000b2c <HAL_UART_MspInit+0xdc>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d158      	bne.n	8000b24 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a72:	4b2f      	ldr	r3, [pc, #188]	; (8000b30 <HAL_UART_MspInit+0xe0>)
 8000a74:	69da      	ldr	r2, [r3, #28]
 8000a76:	4b2e      	ldr	r3, [pc, #184]	; (8000b30 <HAL_UART_MspInit+0xe0>)
 8000a78:	2180      	movs	r1, #128	; 0x80
 8000a7a:	0289      	lsls	r1, r1, #10
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	61da      	str	r2, [r3, #28]
 8000a80:	4b2b      	ldr	r3, [pc, #172]	; (8000b30 <HAL_UART_MspInit+0xe0>)
 8000a82:	69da      	ldr	r2, [r3, #28]
 8000a84:	2380      	movs	r3, #128	; 0x80
 8000a86:	029b      	lsls	r3, r3, #10
 8000a88:	4013      	ands	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	4b28      	ldr	r3, [pc, #160]	; (8000b30 <HAL_UART_MspInit+0xe0>)
 8000a90:	695a      	ldr	r2, [r3, #20]
 8000a92:	4b27      	ldr	r3, [pc, #156]	; (8000b30 <HAL_UART_MspInit+0xe0>)
 8000a94:	2180      	movs	r1, #128	; 0x80
 8000a96:	0289      	lsls	r1, r1, #10
 8000a98:	430a      	orrs	r2, r1
 8000a9a:	615a      	str	r2, [r3, #20]
 8000a9c:	4b24      	ldr	r3, [pc, #144]	; (8000b30 <HAL_UART_MspInit+0xe0>)
 8000a9e:	695a      	ldr	r2, [r3, #20]
 8000aa0:	2380      	movs	r3, #128	; 0x80
 8000aa2:	029b      	lsls	r3, r3, #10
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aaa:	2114      	movs	r1, #20
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	220c      	movs	r2, #12
 8000ab0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aca:	187a      	adds	r2, r7, r1
 8000acc:	2390      	movs	r3, #144	; 0x90
 8000ace:	05db      	lsls	r3, r3, #23
 8000ad0:	0011      	movs	r1, r2
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f000 fbd8 	bl	8001288 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000ad8:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000ada:	4a17      	ldr	r2, [pc, #92]	; (8000b38 <HAL_UART_MspInit+0xe8>)
 8000adc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ae4:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aea:	4b12      	ldr	r3, [pc, #72]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000aec:	2280      	movs	r2, #128	; 0x80
 8000aee:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000af0:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000af6:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000afc:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000afe:	2220      	movs	r2, #32
 8000b00:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f000 fa24 	bl	8000f58 <HAL_DMA_Init>
 8000b10:	1e03      	subs	r3, r0, #0
 8000b12:	d001      	beq.n	8000b18 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000b14:	f7ff ff24 	bl	8000960 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	4a06      	ldr	r2, [pc, #24]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000b1c:	66da      	str	r2, [r3, #108]	; 0x6c
 8000b1e:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <HAL_UART_MspInit+0xe4>)
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b00a      	add	sp, #40	; 0x28
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40004400 	.word	0x40004400
 8000b30:	40021000 	.word	0x40021000
 8000b34:	20000348 	.word	0x20000348
 8000b38:	40020058 	.word	0x40020058

08000b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b40:	46c0      	nop			; (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <HardFault_Handler+0x4>

08000b4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b64:	f000 f8fe 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b68:	46c0      	nop			; (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b74:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 fa9c 	bl	80010b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	20000348 	.word	0x20000348

08000b88 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
 8000b98:	e00a      	b.n	8000bb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b9a:	e000      	b.n	8000b9e <_read+0x16>
 8000b9c:	bf00      	nop
 8000b9e:	0001      	movs	r1, r0
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	60ba      	str	r2, [r7, #8]
 8000ba6:	b2ca      	uxtb	r2, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	3301      	adds	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	697a      	ldr	r2, [r7, #20]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	dbf0      	blt.n	8000b9a <_read+0x12>
	}

return len;
 8000bb8:	687b      	ldr	r3, [r7, #4]
}
 8000bba:	0018      	movs	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b006      	add	sp, #24
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
	return -1;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	425b      	negs	r3, r3
}
 8000bce:	0018      	movs	r0, r3
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	b002      	add	sp, #8
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b082      	sub	sp, #8
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
 8000bde:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	2280      	movs	r2, #128	; 0x80
 8000be4:	0192      	lsls	r2, r2, #6
 8000be6:	605a      	str	r2, [r3, #4]
	return 0;
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	0018      	movs	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <_isatty>:

int _isatty(int file)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
	return 1;
 8000bfa:	2301      	movs	r3, #1
}
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b002      	add	sp, #8
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
	return 0;
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	0018      	movs	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b004      	add	sp, #16
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000c24:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <_sbrk+0x50>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d102      	bne.n	8000c32 <_sbrk+0x16>
		heap_end = &end;
 8000c2c:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <_sbrk+0x50>)
 8000c2e:	4a10      	ldr	r2, [pc, #64]	; (8000c70 <_sbrk+0x54>)
 8000c30:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <_sbrk+0x50>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <_sbrk+0x50>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	18d3      	adds	r3, r2, r3
 8000c40:	466a      	mov	r2, sp
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d907      	bls.n	8000c56 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000c46:	f002 fd39 	bl	80036bc <__errno>
 8000c4a:	0003      	movs	r3, r0
 8000c4c:	220c      	movs	r2, #12
 8000c4e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000c50:	2301      	movs	r3, #1
 8000c52:	425b      	negs	r3, r3
 8000c54:	e006      	b.n	8000c64 <_sbrk+0x48>
	}

	heap_end += incr;
 8000c56:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <_sbrk+0x50>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	18d2      	adds	r2, r2, r3
 8000c5e:	4b03      	ldr	r3, [pc, #12]	; (8000c6c <_sbrk+0x50>)
 8000c60:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8000c62:	68fb      	ldr	r3, [r7, #12]
}
 8000c64:	0018      	movs	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b004      	add	sp, #16
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	2000033c 	.word	0x2000033c
 8000c70:	20000468 	.word	0x20000468

08000c74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c80:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c82:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c84:	480d      	ldr	r0, [pc, #52]	; (8000cbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000c86:	490e      	ldr	r1, [pc, #56]	; (8000cc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c88:	4a0e      	ldr	r2, [pc, #56]	; (8000cc4 <LoopForever+0xe>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c8c:	e002      	b.n	8000c94 <LoopCopyDataInit>

08000c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c92:	3304      	adds	r3, #4

08000c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c98:	d3f9      	bcc.n	8000c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9a:	4a0b      	ldr	r2, [pc, #44]	; (8000cc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c9c:	4c0b      	ldr	r4, [pc, #44]	; (8000ccc <LoopForever+0x16>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca0:	e001      	b.n	8000ca6 <LoopFillZerobss>

08000ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca4:	3204      	adds	r2, #4

08000ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca8:	d3fb      	bcc.n	8000ca2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000caa:	f7ff ffe3 	bl	8000c74 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000cae:	f002 fd0b 	bl	80036c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cb2:	f7ff fab5 	bl	8000220 <main>

08000cb6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cb6:	e7fe      	b.n	8000cb6 <LoopForever>
  ldr   r0, =_estack
 8000cb8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8000cc4:	08004b70 	.word	0x08004b70
  ldr r2, =_sbss
 8000cc8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8000ccc:	20000464 	.word	0x20000464

08000cd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC1_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <HAL_Init+0x24>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <HAL_Init+0x24>)
 8000cde:	2110      	movs	r1, #16
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f000 f809 	bl	8000cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cea:	f7ff fe3f 	bl	800096c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cee:	2300      	movs	r3, #0
}
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	40022000 	.word	0x40022000

08000cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b590      	push	{r4, r7, lr}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d04:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <HAL_InitTick+0x5c>)
 8000d06:	681c      	ldr	r4, [r3, #0]
 8000d08:	4b14      	ldr	r3, [pc, #80]	; (8000d5c <HAL_InitTick+0x60>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	0019      	movs	r1, r3
 8000d0e:	23fa      	movs	r3, #250	; 0xfa
 8000d10:	0098      	lsls	r0, r3, #2
 8000d12:	f7ff f9f9 	bl	8000108 <__udivsi3>
 8000d16:	0003      	movs	r3, r0
 8000d18:	0019      	movs	r1, r3
 8000d1a:	0020      	movs	r0, r4
 8000d1c:	f7ff f9f4 	bl	8000108 <__udivsi3>
 8000d20:	0003      	movs	r3, r0
 8000d22:	0018      	movs	r0, r3
 8000d24:	f000 f90b 	bl	8000f3e <HAL_SYSTICK_Config>
 8000d28:	1e03      	subs	r3, r0, #0
 8000d2a:	d001      	beq.n	8000d30 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	e00f      	b.n	8000d50 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b03      	cmp	r3, #3
 8000d34:	d80b      	bhi.n	8000d4e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	2301      	movs	r3, #1
 8000d3a:	425b      	negs	r3, r3
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f000 f8d8 	bl	8000ef4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d44:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <HAL_InitTick+0x64>)
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e000      	b.n	8000d50 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	0018      	movs	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b003      	add	sp, #12
 8000d56:	bd90      	pop	{r4, r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000004 	.word	0x20000004

08000d64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <HAL_IncTick+0x1c>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <HAL_IncTick+0x20>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	18d2      	adds	r2, r2, r3
 8000d74:	4b03      	ldr	r3, [pc, #12]	; (8000d84 <HAL_IncTick+0x20>)
 8000d76:	601a      	str	r2, [r3, #0]
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	20000008 	.word	0x20000008
 8000d84:	2000045c 	.word	0x2000045c

08000d88 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d8c:	4b02      	ldr	r3, [pc, #8]	; (8000d98 <HAL_GetTick+0x10>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
}
 8000d90:	0018      	movs	r0, r3
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	2000045c 	.word	0x2000045c

08000d9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	0002      	movs	r2, r0
 8000da4:	1dfb      	adds	r3, r7, #7
 8000da6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000da8:	1dfb      	adds	r3, r7, #7
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b7f      	cmp	r3, #127	; 0x7f
 8000dae:	d809      	bhi.n	8000dc4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	001a      	movs	r2, r3
 8000db6:	231f      	movs	r3, #31
 8000db8:	401a      	ands	r2, r3
 8000dba:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <__NVIC_EnableIRQ+0x30>)
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4091      	lsls	r1, r2
 8000dc0:	000a      	movs	r2, r1
 8000dc2:	601a      	str	r2, [r3, #0]
  }
}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b002      	add	sp, #8
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	e000e100 	.word	0xe000e100

08000dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd0:	b590      	push	{r4, r7, lr}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	6039      	str	r1, [r7, #0]
 8000dda:	1dfb      	adds	r3, r7, #7
 8000ddc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dde:	1dfb      	adds	r3, r7, #7
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b7f      	cmp	r3, #127	; 0x7f
 8000de4:	d828      	bhi.n	8000e38 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000de6:	4a2f      	ldr	r2, [pc, #188]	; (8000ea4 <__NVIC_SetPriority+0xd4>)
 8000de8:	1dfb      	adds	r3, r7, #7
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	b25b      	sxtb	r3, r3
 8000dee:	089b      	lsrs	r3, r3, #2
 8000df0:	33c0      	adds	r3, #192	; 0xc0
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	589b      	ldr	r3, [r3, r2]
 8000df6:	1dfa      	adds	r2, r7, #7
 8000df8:	7812      	ldrb	r2, [r2, #0]
 8000dfa:	0011      	movs	r1, r2
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	400a      	ands	r2, r1
 8000e00:	00d2      	lsls	r2, r2, #3
 8000e02:	21ff      	movs	r1, #255	; 0xff
 8000e04:	4091      	lsls	r1, r2
 8000e06:	000a      	movs	r2, r1
 8000e08:	43d2      	mvns	r2, r2
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	019b      	lsls	r3, r3, #6
 8000e12:	22ff      	movs	r2, #255	; 0xff
 8000e14:	401a      	ands	r2, r3
 8000e16:	1dfb      	adds	r3, r7, #7
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	4003      	ands	r3, r0
 8000e20:	00db      	lsls	r3, r3, #3
 8000e22:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e24:	481f      	ldr	r0, [pc, #124]	; (8000ea4 <__NVIC_SetPriority+0xd4>)
 8000e26:	1dfb      	adds	r3, r7, #7
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	b25b      	sxtb	r3, r3
 8000e2c:	089b      	lsrs	r3, r3, #2
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	33c0      	adds	r3, #192	; 0xc0
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e36:	e031      	b.n	8000e9c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e38:	4a1b      	ldr	r2, [pc, #108]	; (8000ea8 <__NVIC_SetPriority+0xd8>)
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	0019      	movs	r1, r3
 8000e40:	230f      	movs	r3, #15
 8000e42:	400b      	ands	r3, r1
 8000e44:	3b08      	subs	r3, #8
 8000e46:	089b      	lsrs	r3, r3, #2
 8000e48:	3306      	adds	r3, #6
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	18d3      	adds	r3, r2, r3
 8000e4e:	3304      	adds	r3, #4
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	1dfa      	adds	r2, r7, #7
 8000e54:	7812      	ldrb	r2, [r2, #0]
 8000e56:	0011      	movs	r1, r2
 8000e58:	2203      	movs	r2, #3
 8000e5a:	400a      	ands	r2, r1
 8000e5c:	00d2      	lsls	r2, r2, #3
 8000e5e:	21ff      	movs	r1, #255	; 0xff
 8000e60:	4091      	lsls	r1, r2
 8000e62:	000a      	movs	r2, r1
 8000e64:	43d2      	mvns	r2, r2
 8000e66:	401a      	ands	r2, r3
 8000e68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	019b      	lsls	r3, r3, #6
 8000e6e:	22ff      	movs	r2, #255	; 0xff
 8000e70:	401a      	ands	r2, r3
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	0018      	movs	r0, r3
 8000e78:	2303      	movs	r3, #3
 8000e7a:	4003      	ands	r3, r0
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e80:	4809      	ldr	r0, [pc, #36]	; (8000ea8 <__NVIC_SetPriority+0xd8>)
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	001c      	movs	r4, r3
 8000e88:	230f      	movs	r3, #15
 8000e8a:	4023      	ands	r3, r4
 8000e8c:	3b08      	subs	r3, #8
 8000e8e:	089b      	lsrs	r3, r3, #2
 8000e90:	430a      	orrs	r2, r1
 8000e92:	3306      	adds	r3, #6
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	18c3      	adds	r3, r0, r3
 8000e98:	3304      	adds	r3, #4
 8000e9a:	601a      	str	r2, [r3, #0]
}
 8000e9c:	46c0      	nop			; (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b003      	add	sp, #12
 8000ea2:	bd90      	pop	{r4, r7, pc}
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	4a0c      	ldr	r2, [pc, #48]	; (8000eec <SysTick_Config+0x40>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d901      	bls.n	8000ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e010      	b.n	8000ee4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <SysTick_Config+0x44>)
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	3a01      	subs	r2, #1
 8000ec8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eca:	2301      	movs	r3, #1
 8000ecc:	425b      	negs	r3, r3
 8000ece:	2103      	movs	r1, #3
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f7ff ff7d 	bl	8000dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <SysTick_Config+0x44>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000edc:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <SysTick_Config+0x44>)
 8000ede:	2207      	movs	r2, #7
 8000ee0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee2:	2300      	movs	r3, #0
}
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b002      	add	sp, #8
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	00ffffff 	.word	0x00ffffff
 8000ef0:	e000e010 	.word	0xe000e010

08000ef4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
 8000efe:	210f      	movs	r1, #15
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	1c02      	adds	r2, r0, #0
 8000f04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	187b      	adds	r3, r7, r1
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	b25b      	sxtb	r3, r3
 8000f0e:	0011      	movs	r1, r2
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff ff5d 	bl	8000dd0 <__NVIC_SetPriority>
}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b004      	add	sp, #16
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	0002      	movs	r2, r0
 8000f26:	1dfb      	adds	r3, r7, #7
 8000f28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	b25b      	sxtb	r3, r3
 8000f30:	0018      	movs	r0, r3
 8000f32:	f7ff ff33 	bl	8000d9c <__NVIC_EnableIRQ>
}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b002      	add	sp, #8
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff ffaf 	bl	8000eac <SysTick_Config>
 8000f4e:	0003      	movs	r3, r0
}
 8000f50:	0018      	movs	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	b002      	add	sp, #8
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e036      	b.n	8000fdc <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2221      	movs	r2, #33	; 0x21
 8000f72:	2102      	movs	r1, #2
 8000f74:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	4a18      	ldr	r2, [pc, #96]	; (8000fe4 <HAL_DMA_Init+0x8c>)
 8000f82:	4013      	ands	r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f000 f946 	bl	8001250 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2221      	movs	r2, #33	; 0x21
 8000fce:	2101      	movs	r1, #1
 8000fd0:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2220      	movs	r2, #32
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000fda:	2300      	movs	r3, #0
}  
 8000fdc:	0018      	movs	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b004      	add	sp, #16
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	ffffc00f 	.word	0xffffc00f

08000fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000ff6:	2317      	movs	r3, #23
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2220      	movs	r2, #32
 8001002:	5c9b      	ldrb	r3, [r3, r2]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d101      	bne.n	800100c <HAL_DMA_Start_IT+0x24>
 8001008:	2302      	movs	r3, #2
 800100a:	e04f      	b.n	80010ac <HAL_DMA_Start_IT+0xc4>
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	2220      	movs	r2, #32
 8001010:	2101      	movs	r1, #1
 8001012:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2221      	movs	r2, #33	; 0x21
 8001018:	5c9b      	ldrb	r3, [r3, r2]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b01      	cmp	r3, #1
 800101e:	d13a      	bne.n	8001096 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2221      	movs	r2, #33	; 0x21
 8001024:	2102      	movs	r1, #2
 8001026:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2200      	movs	r2, #0
 800102c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2101      	movs	r1, #1
 800103a:	438a      	bics	r2, r1
 800103c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	68b9      	ldr	r1, [r7, #8]
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 f8d7 	bl	80011f8 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800104e:	2b00      	cmp	r3, #0
 8001050:	d008      	beq.n	8001064 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	210e      	movs	r1, #14
 800105e:	430a      	orrs	r2, r1
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	e00f      	b.n	8001084 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	210a      	movs	r1, #10
 8001070:	430a      	orrs	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2104      	movs	r1, #4
 8001080:	438a      	bics	r2, r1
 8001082:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2101      	movs	r1, #1
 8001090:	430a      	orrs	r2, r1
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	e007      	b.n	80010a6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800109e:	2317      	movs	r3, #23
 80010a0:	18fb      	adds	r3, r7, r3
 80010a2:	2202      	movs	r2, #2
 80010a4:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80010a6:	2317      	movs	r3, #23
 80010a8:	18fb      	adds	r3, r7, r3
 80010aa:	781b      	ldrb	r3, [r3, #0]
} 
 80010ac:	0018      	movs	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b006      	add	sp, #24
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	2204      	movs	r2, #4
 80010d2:	409a      	lsls	r2, r3
 80010d4:	0013      	movs	r3, r2
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	4013      	ands	r3, r2
 80010da:	d024      	beq.n	8001126 <HAL_DMA_IRQHandler+0x72>
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	2204      	movs	r2, #4
 80010e0:	4013      	ands	r3, r2
 80010e2:	d020      	beq.n	8001126 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2220      	movs	r2, #32
 80010ec:	4013      	ands	r3, r2
 80010ee:	d107      	bne.n	8001100 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2104      	movs	r1, #4
 80010fc:	438a      	bics	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001108:	2104      	movs	r1, #4
 800110a:	4091      	lsls	r1, r2
 800110c:	000a      	movs	r2, r1
 800110e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001114:	2b00      	cmp	r3, #0
 8001116:	d100      	bne.n	800111a <HAL_DMA_IRQHandler+0x66>
 8001118:	e06a      	b.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	0010      	movs	r0, r2
 8001122:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001124:	e064      	b.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	2202      	movs	r2, #2
 800112c:	409a      	lsls	r2, r3
 800112e:	0013      	movs	r3, r2
 8001130:	68fa      	ldr	r2, [r7, #12]
 8001132:	4013      	ands	r3, r2
 8001134:	d02b      	beq.n	800118e <HAL_DMA_IRQHandler+0xda>
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	2202      	movs	r2, #2
 800113a:	4013      	ands	r3, r2
 800113c:	d027      	beq.n	800118e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2220      	movs	r2, #32
 8001146:	4013      	ands	r3, r2
 8001148:	d10b      	bne.n	8001162 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	210a      	movs	r1, #10
 8001156:	438a      	bics	r2, r1
 8001158:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2221      	movs	r2, #33	; 0x21
 800115e:	2101      	movs	r1, #1
 8001160:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800116a:	2102      	movs	r1, #2
 800116c:	4091      	lsls	r1, r2
 800116e:	000a      	movs	r2, r1
 8001170:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2220      	movs	r2, #32
 8001176:	2100      	movs	r1, #0
 8001178:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800117e:	2b00      	cmp	r3, #0
 8001180:	d036      	beq.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	0010      	movs	r0, r2
 800118a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800118c:	e030      	b.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	2208      	movs	r2, #8
 8001194:	409a      	lsls	r2, r3
 8001196:	0013      	movs	r3, r2
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	4013      	ands	r3, r2
 800119c:	d028      	beq.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	2208      	movs	r2, #8
 80011a2:	4013      	ands	r3, r2
 80011a4:	d024      	beq.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	210e      	movs	r1, #14
 80011b2:	438a      	bics	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011be:	2101      	movs	r1, #1
 80011c0:	4091      	lsls	r1, r2
 80011c2:	000a      	movs	r2, r1
 80011c4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2201      	movs	r2, #1
 80011ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2221      	movs	r2, #33	; 0x21
 80011d0:	2101      	movs	r1, #1
 80011d2:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2220      	movs	r2, #32
 80011d8:	2100      	movs	r1, #0
 80011da:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d005      	beq.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	0010      	movs	r0, r2
 80011ec:	4798      	blx	r3
    }
   }
}  
 80011ee:	e7ff      	b.n	80011f0 <HAL_DMA_IRQHandler+0x13c>
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b004      	add	sp, #16
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800120e:	2101      	movs	r1, #1
 8001210:	4091      	lsls	r1, r2
 8001212:	000a      	movs	r2, r1
 8001214:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2b10      	cmp	r3, #16
 8001224:	d108      	bne.n	8001238 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001236:	e007      	b.n	8001248 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	68ba      	ldr	r2, [r7, #8]
 800123e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	60da      	str	r2, [r3, #12]
}
 8001248:	46c0      	nop			; (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	b004      	add	sp, #16
 800124e:	bd80      	pop	{r7, pc}

08001250 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a08      	ldr	r2, [pc, #32]	; (8001280 <DMA_CalcBaseAndBitshift+0x30>)
 800125e:	4694      	mov	ip, r2
 8001260:	4463      	add	r3, ip
 8001262:	2114      	movs	r1, #20
 8001264:	0018      	movs	r0, r3
 8001266:	f7fe ff4f 	bl	8000108 <__udivsi3>
 800126a:	0003      	movs	r3, r0
 800126c:	009a      	lsls	r2, r3, #2
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a03      	ldr	r2, [pc, #12]	; (8001284 <DMA_CalcBaseAndBitshift+0x34>)
 8001276:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001278:	46c0      	nop			; (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}
 8001280:	bffdfff8 	.word	0xbffdfff8
 8001284:	40020000 	.word	0x40020000

08001288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001296:	e14f      	b.n	8001538 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2101      	movs	r1, #1
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	4091      	lsls	r1, r2
 80012a2:	000a      	movs	r2, r1
 80012a4:	4013      	ands	r3, r2
 80012a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d100      	bne.n	80012b0 <HAL_GPIO_Init+0x28>
 80012ae:	e140      	b.n	8001532 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d003      	beq.n	80012c0 <HAL_GPIO_Init+0x38>
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2b12      	cmp	r3, #18
 80012be:	d123      	bne.n	8001308 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	08da      	lsrs	r2, r3, #3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	3208      	adds	r2, #8
 80012c8:	0092      	lsls	r2, r2, #2
 80012ca:	58d3      	ldr	r3, [r2, r3]
 80012cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	2207      	movs	r2, #7
 80012d2:	4013      	ands	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	220f      	movs	r2, #15
 80012d8:	409a      	lsls	r2, r3
 80012da:	0013      	movs	r3, r2
 80012dc:	43da      	mvns	r2, r3
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4013      	ands	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	691a      	ldr	r2, [r3, #16]
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	2107      	movs	r1, #7
 80012ec:	400b      	ands	r3, r1
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	409a      	lsls	r2, r3
 80012f2:	0013      	movs	r3, r2
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	08da      	lsrs	r2, r3, #3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	3208      	adds	r2, #8
 8001302:	0092      	lsls	r2, r2, #2
 8001304:	6939      	ldr	r1, [r7, #16]
 8001306:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	2203      	movs	r2, #3
 8001314:	409a      	lsls	r2, r3
 8001316:	0013      	movs	r3, r2
 8001318:	43da      	mvns	r2, r3
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2203      	movs	r2, #3
 8001326:	401a      	ands	r2, r3
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	409a      	lsls	r2, r3
 800132e:	0013      	movs	r3, r2
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d00b      	beq.n	800135c <HAL_GPIO_Init+0xd4>
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d007      	beq.n	800135c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001350:	2b11      	cmp	r3, #17
 8001352:	d003      	beq.n	800135c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b12      	cmp	r3, #18
 800135a:	d130      	bne.n	80013be <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	2203      	movs	r2, #3
 8001368:	409a      	lsls	r2, r3
 800136a:	0013      	movs	r3, r2
 800136c:	43da      	mvns	r2, r3
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4013      	ands	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	409a      	lsls	r2, r3
 800137e:	0013      	movs	r3, r2
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	4313      	orrs	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001392:	2201      	movs	r2, #1
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
 8001398:	0013      	movs	r3, r2
 800139a:	43da      	mvns	r2, r3
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	4013      	ands	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	091b      	lsrs	r3, r3, #4
 80013a8:	2201      	movs	r2, #1
 80013aa:	401a      	ands	r2, r3
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	409a      	lsls	r2, r3
 80013b0:	0013      	movs	r3, r2
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	2203      	movs	r2, #3
 80013ca:	409a      	lsls	r2, r3
 80013cc:	0013      	movs	r3, r2
 80013ce:	43da      	mvns	r2, r3
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685a      	ldr	r2, [r3, #4]
 80013f2:	2380      	movs	r3, #128	; 0x80
 80013f4:	055b      	lsls	r3, r3, #21
 80013f6:	4013      	ands	r3, r2
 80013f8:	d100      	bne.n	80013fc <HAL_GPIO_Init+0x174>
 80013fa:	e09a      	b.n	8001532 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fc:	4b54      	ldr	r3, [pc, #336]	; (8001550 <HAL_GPIO_Init+0x2c8>)
 80013fe:	699a      	ldr	r2, [r3, #24]
 8001400:	4b53      	ldr	r3, [pc, #332]	; (8001550 <HAL_GPIO_Init+0x2c8>)
 8001402:	2101      	movs	r1, #1
 8001404:	430a      	orrs	r2, r1
 8001406:	619a      	str	r2, [r3, #24]
 8001408:	4b51      	ldr	r3, [pc, #324]	; (8001550 <HAL_GPIO_Init+0x2c8>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	2201      	movs	r2, #1
 800140e:	4013      	ands	r3, r2
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001414:	4a4f      	ldr	r2, [pc, #316]	; (8001554 <HAL_GPIO_Init+0x2cc>)
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	3302      	adds	r3, #2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	589b      	ldr	r3, [r3, r2]
 8001420:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	2203      	movs	r2, #3
 8001426:	4013      	ands	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	220f      	movs	r2, #15
 800142c:	409a      	lsls	r2, r3
 800142e:	0013      	movs	r3, r2
 8001430:	43da      	mvns	r2, r3
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	4013      	ands	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	2390      	movs	r3, #144	; 0x90
 800143c:	05db      	lsls	r3, r3, #23
 800143e:	429a      	cmp	r2, r3
 8001440:	d013      	beq.n	800146a <HAL_GPIO_Init+0x1e2>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a44      	ldr	r2, [pc, #272]	; (8001558 <HAL_GPIO_Init+0x2d0>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00d      	beq.n	8001466 <HAL_GPIO_Init+0x1de>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a43      	ldr	r2, [pc, #268]	; (800155c <HAL_GPIO_Init+0x2d4>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d007      	beq.n	8001462 <HAL_GPIO_Init+0x1da>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a42      	ldr	r2, [pc, #264]	; (8001560 <HAL_GPIO_Init+0x2d8>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d101      	bne.n	800145e <HAL_GPIO_Init+0x1d6>
 800145a:	2303      	movs	r3, #3
 800145c:	e006      	b.n	800146c <HAL_GPIO_Init+0x1e4>
 800145e:	2305      	movs	r3, #5
 8001460:	e004      	b.n	800146c <HAL_GPIO_Init+0x1e4>
 8001462:	2302      	movs	r3, #2
 8001464:	e002      	b.n	800146c <HAL_GPIO_Init+0x1e4>
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <HAL_GPIO_Init+0x1e4>
 800146a:	2300      	movs	r3, #0
 800146c:	697a      	ldr	r2, [r7, #20]
 800146e:	2103      	movs	r1, #3
 8001470:	400a      	ands	r2, r1
 8001472:	0092      	lsls	r2, r2, #2
 8001474:	4093      	lsls	r3, r2
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	4313      	orrs	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800147c:	4935      	ldr	r1, [pc, #212]	; (8001554 <HAL_GPIO_Init+0x2cc>)
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	089b      	lsrs	r3, r3, #2
 8001482:	3302      	adds	r3, #2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800148a:	4b36      	ldr	r3, [pc, #216]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	43da      	mvns	r2, r3
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	4013      	ands	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685a      	ldr	r2, [r3, #4]
 800149e:	2380      	movs	r3, #128	; 0x80
 80014a0:	025b      	lsls	r3, r3, #9
 80014a2:	4013      	ands	r3, r2
 80014a4:	d003      	beq.n	80014ae <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014ae:	4b2d      	ldr	r3, [pc, #180]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80014b4:	4b2b      	ldr	r3, [pc, #172]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	43da      	mvns	r2, r3
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685a      	ldr	r2, [r3, #4]
 80014c8:	2380      	movs	r3, #128	; 0x80
 80014ca:	029b      	lsls	r3, r3, #10
 80014cc:	4013      	ands	r3, r2
 80014ce:	d003      	beq.n	80014d8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014d8:	4b22      	ldr	r3, [pc, #136]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014de:	4b21      	ldr	r3, [pc, #132]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43da      	mvns	r2, r3
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	2380      	movs	r3, #128	; 0x80
 80014f4:	035b      	lsls	r3, r3, #13
 80014f6:	4013      	ands	r3, r2
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001502:	4b18      	ldr	r3, [pc, #96]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001508:	4b16      	ldr	r3, [pc, #88]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	43da      	mvns	r2, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	039b      	lsls	r3, r3, #14
 8001520:	4013      	ands	r3, r2
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800152c:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <HAL_GPIO_Init+0x2dc>)
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	3301      	adds	r3, #1
 8001536:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	40da      	lsrs	r2, r3
 8001540:	1e13      	subs	r3, r2, #0
 8001542:	d000      	beq.n	8001546 <HAL_GPIO_Init+0x2be>
 8001544:	e6a8      	b.n	8001298 <HAL_GPIO_Init+0x10>
  } 
}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	46bd      	mov	sp, r7
 800154a:	b006      	add	sp, #24
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	40021000 	.word	0x40021000
 8001554:	40010000 	.word	0x40010000
 8001558:	48000400 	.word	0x48000400
 800155c:	48000800 	.word	0x48000800
 8001560:	48000c00 	.word	0x48000c00
 8001564:	40010400 	.word	0x40010400

08001568 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	000a      	movs	r2, r1
 8001572:	1cbb      	adds	r3, r7, #2
 8001574:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	1cba      	adds	r2, r7, #2
 800157c:	8812      	ldrh	r2, [r2, #0]
 800157e:	4013      	ands	r3, r2
 8001580:	d004      	beq.n	800158c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001582:	230f      	movs	r3, #15
 8001584:	18fb      	adds	r3, r7, r3
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
 800158a:	e003      	b.n	8001594 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800158c:	230f      	movs	r3, #15
 800158e:	18fb      	adds	r3, r7, r3
 8001590:	2200      	movs	r2, #0
 8001592:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001594:	230f      	movs	r3, #15
 8001596:	18fb      	adds	r3, r7, r3
 8001598:	781b      	ldrb	r3, [r3, #0]
  }
 800159a:	0018      	movs	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	b004      	add	sp, #16
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	0008      	movs	r0, r1
 80015ac:	0011      	movs	r1, r2
 80015ae:	1cbb      	adds	r3, r7, #2
 80015b0:	1c02      	adds	r2, r0, #0
 80015b2:	801a      	strh	r2, [r3, #0]
 80015b4:	1c7b      	adds	r3, r7, #1
 80015b6:	1c0a      	adds	r2, r1, #0
 80015b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015ba:	1c7b      	adds	r3, r7, #1
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d004      	beq.n	80015cc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015c2:	1cbb      	adds	r3, r7, #2
 80015c4:	881a      	ldrh	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015ca:	e003      	b.n	80015d4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015cc:	1cbb      	adds	r3, r7, #2
 80015ce:	881a      	ldrh	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015d4:	46c0      	nop			; (mov r8, r8)
 80015d6:	46bd      	mov	sp, r7
 80015d8:	b002      	add	sp, #8
 80015da:	bd80      	pop	{r7, pc}

080015dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e082      	b.n	80016f4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2241      	movs	r2, #65	; 0x41
 80015f2:	5c9b      	ldrb	r3, [r3, r2]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d107      	bne.n	800160a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2240      	movs	r2, #64	; 0x40
 80015fe:	2100      	movs	r1, #0
 8001600:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	0018      	movs	r0, r3
 8001606:	f7ff f9d5 	bl	80009b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2241      	movs	r2, #65	; 0x41
 800160e:	2124      	movs	r1, #36	; 0x24
 8001610:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2101      	movs	r1, #1
 800161e:	438a      	bics	r2, r1
 8001620:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685a      	ldr	r2, [r3, #4]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4934      	ldr	r1, [pc, #208]	; (80016fc <HAL_I2C_Init+0x120>)
 800162c:	400a      	ands	r2, r1
 800162e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689a      	ldr	r2, [r3, #8]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4931      	ldr	r1, [pc, #196]	; (8001700 <HAL_I2C_Init+0x124>)
 800163c:	400a      	ands	r2, r1
 800163e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d108      	bne.n	800165a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	0209      	lsls	r1, r1, #8
 8001654:	430a      	orrs	r2, r1
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	e007      	b.n	800166a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2184      	movs	r1, #132	; 0x84
 8001664:	0209      	lsls	r1, r1, #8
 8001666:	430a      	orrs	r2, r1
 8001668:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	2b02      	cmp	r3, #2
 8001670:	d104      	bne.n	800167c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2280      	movs	r2, #128	; 0x80
 8001678:	0112      	lsls	r2, r2, #4
 800167a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	491f      	ldr	r1, [pc, #124]	; (8001704 <HAL_I2C_Init+0x128>)
 8001688:	430a      	orrs	r2, r1
 800168a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68da      	ldr	r2, [r3, #12]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	491a      	ldr	r1, [pc, #104]	; (8001700 <HAL_I2C_Init+0x124>)
 8001698:	400a      	ands	r2, r1
 800169a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	431a      	orrs	r2, r3
 80016a6:	0011      	movs	r1, r2
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	021a      	lsls	r2, r3, #8
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	430a      	orrs	r2, r1
 80016b4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69d9      	ldr	r1, [r3, #28]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1a      	ldr	r2, [r3, #32]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	430a      	orrs	r2, r1
 80016c4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2101      	movs	r1, #1
 80016d2:	430a      	orrs	r2, r1
 80016d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2241      	movs	r2, #65	; 0x41
 80016e0:	2120      	movs	r1, #32
 80016e2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2242      	movs	r2, #66	; 0x42
 80016ee:	2100      	movs	r1, #0
 80016f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	0018      	movs	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b002      	add	sp, #8
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	f0ffffff 	.word	0xf0ffffff
 8001700:	ffff7fff 	.word	0xffff7fff
 8001704:	02008000 	.word	0x02008000

08001708 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b089      	sub	sp, #36	; 0x24
 800170c:	af02      	add	r7, sp, #8
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	000c      	movs	r4, r1
 8001712:	0010      	movs	r0, r2
 8001714:	0019      	movs	r1, r3
 8001716:	230a      	movs	r3, #10
 8001718:	18fb      	adds	r3, r7, r3
 800171a:	1c22      	adds	r2, r4, #0
 800171c:	801a      	strh	r2, [r3, #0]
 800171e:	2308      	movs	r3, #8
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	1c02      	adds	r2, r0, #0
 8001724:	801a      	strh	r2, [r3, #0]
 8001726:	1dbb      	adds	r3, r7, #6
 8001728:	1c0a      	adds	r2, r1, #0
 800172a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2241      	movs	r2, #65	; 0x41
 8001730:	5c9b      	ldrb	r3, [r3, r2]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	2b20      	cmp	r3, #32
 8001736:	d000      	beq.n	800173a <HAL_I2C_Mem_Write+0x32>
 8001738:	e10c      	b.n	8001954 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800173a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800173c:	2b00      	cmp	r3, #0
 800173e:	d004      	beq.n	800174a <HAL_I2C_Mem_Write+0x42>
 8001740:	232c      	movs	r3, #44	; 0x2c
 8001742:	18fb      	adds	r3, r7, r3
 8001744:	881b      	ldrh	r3, [r3, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d105      	bne.n	8001756 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	2280      	movs	r2, #128	; 0x80
 800174e:	0092      	lsls	r2, r2, #2
 8001750:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e0ff      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2240      	movs	r2, #64	; 0x40
 800175a:	5c9b      	ldrb	r3, [r3, r2]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <HAL_I2C_Mem_Write+0x5c>
 8001760:	2302      	movs	r3, #2
 8001762:	e0f8      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2240      	movs	r2, #64	; 0x40
 8001768:	2101      	movs	r1, #1
 800176a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800176c:	f7ff fb0c 	bl	8000d88 <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	0219      	lsls	r1, r3, #8
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	2319      	movs	r3, #25
 8001780:	2201      	movs	r2, #1
 8001782:	f000 fb0b 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 8001786:	1e03      	subs	r3, r0, #0
 8001788:	d001      	beq.n	800178e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e0e3      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2241      	movs	r2, #65	; 0x41
 8001792:	2121      	movs	r1, #33	; 0x21
 8001794:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2242      	movs	r2, #66	; 0x42
 800179a:	2140      	movs	r1, #64	; 0x40
 800179c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	222c      	movs	r2, #44	; 0x2c
 80017ae:	18ba      	adds	r2, r7, r2
 80017b0:	8812      	ldrh	r2, [r2, #0]
 80017b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80017ba:	1dbb      	adds	r3, r7, #6
 80017bc:	881c      	ldrh	r4, [r3, #0]
 80017be:	2308      	movs	r3, #8
 80017c0:	18fb      	adds	r3, r7, r3
 80017c2:	881a      	ldrh	r2, [r3, #0]
 80017c4:	230a      	movs	r3, #10
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	8819      	ldrh	r1, [r3, #0]
 80017ca:	68f8      	ldr	r0, [r7, #12]
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	0023      	movs	r3, r4
 80017d6:	f000 f9f9 	bl	8001bcc <I2C_RequestMemoryWrite>
 80017da:	1e03      	subs	r3, r0, #0
 80017dc:	d005      	beq.n	80017ea <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2240      	movs	r2, #64	; 0x40
 80017e2:	2100      	movs	r1, #0
 80017e4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e0b5      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	2bff      	cmp	r3, #255	; 0xff
 80017f2:	d911      	bls.n	8001818 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	22ff      	movs	r2, #255	; 0xff
 80017f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	2380      	movs	r3, #128	; 0x80
 8001802:	045c      	lsls	r4, r3, #17
 8001804:	230a      	movs	r3, #10
 8001806:	18fb      	adds	r3, r7, r3
 8001808:	8819      	ldrh	r1, [r3, #0]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	2300      	movs	r3, #0
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	0023      	movs	r3, r4
 8001812:	f000 fbe3 	bl	8001fdc <I2C_TransferConfig>
 8001816:	e012      	b.n	800183e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800181c:	b29a      	uxth	r2, r3
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001826:	b2da      	uxtb	r2, r3
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	049c      	lsls	r4, r3, #18
 800182c:	230a      	movs	r3, #10
 800182e:	18fb      	adds	r3, r7, r3
 8001830:	8819      	ldrh	r1, [r3, #0]
 8001832:	68f8      	ldr	r0, [r7, #12]
 8001834:	2300      	movs	r3, #0
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	0023      	movs	r3, r4
 800183a:	f000 fbcf 	bl	8001fdc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	0018      	movs	r0, r3
 8001846:	f000 fae8 	bl	8001e1a <I2C_WaitOnTXISFlagUntilTimeout>
 800184a:	1e03      	subs	r3, r0, #0
 800184c:	d001      	beq.n	8001852 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e081      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001856:	781a      	ldrb	r2, [r3, #0]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800186c:	b29b      	uxth	r3, r3
 800186e:	3b01      	subs	r3, #1
 8001870:	b29a      	uxth	r2, r3
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800187a:	3b01      	subs	r3, #1
 800187c:	b29a      	uxth	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001886:	b29b      	uxth	r3, r3
 8001888:	2b00      	cmp	r3, #0
 800188a:	d03a      	beq.n	8001902 <HAL_I2C_Mem_Write+0x1fa>
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	d136      	bne.n	8001902 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001894:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	0013      	movs	r3, r2
 800189e:	2200      	movs	r2, #0
 80018a0:	2180      	movs	r1, #128	; 0x80
 80018a2:	f000 fa7b 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 80018a6:	1e03      	subs	r3, r0, #0
 80018a8:	d001      	beq.n	80018ae <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e053      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	2bff      	cmp	r3, #255	; 0xff
 80018b6:	d911      	bls.n	80018dc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	22ff      	movs	r2, #255	; 0xff
 80018bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	2380      	movs	r3, #128	; 0x80
 80018c6:	045c      	lsls	r4, r3, #17
 80018c8:	230a      	movs	r3, #10
 80018ca:	18fb      	adds	r3, r7, r3
 80018cc:	8819      	ldrh	r1, [r3, #0]
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	2300      	movs	r3, #0
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	0023      	movs	r3, r4
 80018d6:	f000 fb81 	bl	8001fdc <I2C_TransferConfig>
 80018da:	e012      	b.n	8001902 <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	049c      	lsls	r4, r3, #18
 80018f0:	230a      	movs	r3, #10
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	8819      	ldrh	r1, [r3, #0]
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	2300      	movs	r3, #0
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	0023      	movs	r3, r4
 80018fe:	f000 fb6d 	bl	8001fdc <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001906:	b29b      	uxth	r3, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	d198      	bne.n	800183e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	0018      	movs	r0, r3
 8001914:	f000 fac0 	bl	8001e98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001918:	1e03      	subs	r3, r0, #0
 800191a:	d001      	beq.n	8001920 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e01a      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2220      	movs	r2, #32
 8001926:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	490b      	ldr	r1, [pc, #44]	; (8001960 <HAL_I2C_Mem_Write+0x258>)
 8001934:	400a      	ands	r2, r1
 8001936:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2241      	movs	r2, #65	; 0x41
 800193c:	2120      	movs	r1, #32
 800193e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2242      	movs	r2, #66	; 0x42
 8001944:	2100      	movs	r1, #0
 8001946:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2240      	movs	r2, #64	; 0x40
 800194c:	2100      	movs	r1, #0
 800194e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001950:	2300      	movs	r3, #0
 8001952:	e000      	b.n	8001956 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001954:	2302      	movs	r3, #2
  }
}
 8001956:	0018      	movs	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	b007      	add	sp, #28
 800195c:	bd90      	pop	{r4, r7, pc}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	fe00e800 	.word	0xfe00e800

08001964 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b089      	sub	sp, #36	; 0x24
 8001968:	af02      	add	r7, sp, #8
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	000c      	movs	r4, r1
 800196e:	0010      	movs	r0, r2
 8001970:	0019      	movs	r1, r3
 8001972:	230a      	movs	r3, #10
 8001974:	18fb      	adds	r3, r7, r3
 8001976:	1c22      	adds	r2, r4, #0
 8001978:	801a      	strh	r2, [r3, #0]
 800197a:	2308      	movs	r3, #8
 800197c:	18fb      	adds	r3, r7, r3
 800197e:	1c02      	adds	r2, r0, #0
 8001980:	801a      	strh	r2, [r3, #0]
 8001982:	1dbb      	adds	r3, r7, #6
 8001984:	1c0a      	adds	r2, r1, #0
 8001986:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2241      	movs	r2, #65	; 0x41
 800198c:	5c9b      	ldrb	r3, [r3, r2]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	2b20      	cmp	r3, #32
 8001992:	d000      	beq.n	8001996 <HAL_I2C_Mem_Read+0x32>
 8001994:	e110      	b.n	8001bb8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001998:	2b00      	cmp	r3, #0
 800199a:	d004      	beq.n	80019a6 <HAL_I2C_Mem_Read+0x42>
 800199c:	232c      	movs	r3, #44	; 0x2c
 800199e:	18fb      	adds	r3, r7, r3
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d105      	bne.n	80019b2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2280      	movs	r2, #128	; 0x80
 80019aa:	0092      	lsls	r2, r2, #2
 80019ac:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e103      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2240      	movs	r2, #64	; 0x40
 80019b6:	5c9b      	ldrb	r3, [r3, r2]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d101      	bne.n	80019c0 <HAL_I2C_Mem_Read+0x5c>
 80019bc:	2302      	movs	r3, #2
 80019be:	e0fc      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2240      	movs	r2, #64	; 0x40
 80019c4:	2101      	movs	r1, #1
 80019c6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019c8:	f7ff f9de 	bl	8000d88 <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	0219      	lsls	r1, r3, #8
 80019d4:	68f8      	ldr	r0, [r7, #12]
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	2319      	movs	r3, #25
 80019dc:	2201      	movs	r2, #1
 80019de:	f000 f9dd 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 80019e2:	1e03      	subs	r3, r0, #0
 80019e4:	d001      	beq.n	80019ea <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e0e7      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2241      	movs	r2, #65	; 0x41
 80019ee:	2122      	movs	r1, #34	; 0x22
 80019f0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2242      	movs	r2, #66	; 0x42
 80019f6:	2140      	movs	r1, #64	; 0x40
 80019f8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	222c      	movs	r2, #44	; 0x2c
 8001a0a:	18ba      	adds	r2, r7, r2
 8001a0c:	8812      	ldrh	r2, [r2, #0]
 8001a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2200      	movs	r2, #0
 8001a14:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a16:	1dbb      	adds	r3, r7, #6
 8001a18:	881c      	ldrh	r4, [r3, #0]
 8001a1a:	2308      	movs	r3, #8
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	881a      	ldrh	r2, [r3, #0]
 8001a20:	230a      	movs	r3, #10
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	8819      	ldrh	r1, [r3, #0]
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	0023      	movs	r3, r4
 8001a32:	f000 f92f 	bl	8001c94 <I2C_RequestMemoryRead>
 8001a36:	1e03      	subs	r3, r0, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2240      	movs	r2, #64	; 0x40
 8001a3e:	2100      	movs	r1, #0
 8001a40:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e0b9      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	2bff      	cmp	r3, #255	; 0xff
 8001a4e:	d911      	bls.n	8001a74 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	22ff      	movs	r2, #255	; 0xff
 8001a54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	045c      	lsls	r4, r3, #17
 8001a60:	230a      	movs	r3, #10
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	8819      	ldrh	r1, [r3, #0]
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	4b56      	ldr	r3, [pc, #344]	; (8001bc4 <HAL_I2C_Mem_Read+0x260>)
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	0023      	movs	r3, r4
 8001a6e:	f000 fab5 	bl	8001fdc <I2C_TransferConfig>
 8001a72:	e012      	b.n	8001a9a <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	2380      	movs	r3, #128	; 0x80
 8001a86:	049c      	lsls	r4, r3, #18
 8001a88:	230a      	movs	r3, #10
 8001a8a:	18fb      	adds	r3, r7, r3
 8001a8c:	8819      	ldrh	r1, [r3, #0]
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	4b4c      	ldr	r3, [pc, #304]	; (8001bc4 <HAL_I2C_Mem_Read+0x260>)
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	0023      	movs	r3, r4
 8001a96:	f000 faa1 	bl	8001fdc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001a9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	0013      	movs	r3, r2
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	f000 f978 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 8001aac:	1e03      	subs	r3, r0, #0
 8001aae:	d001      	beq.n	8001ab4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e082      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abe:	b2d2      	uxtb	r2, r2
 8001ac0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	b29a      	uxth	r2, r3
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d03a      	beq.n	8001b66 <HAL_I2C_Mem_Read+0x202>
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d136      	bne.n	8001b66 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	0013      	movs	r3, r2
 8001b02:	2200      	movs	r2, #0
 8001b04:	2180      	movs	r1, #128	; 0x80
 8001b06:	f000 f949 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 8001b0a:	1e03      	subs	r3, r0, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e053      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	2bff      	cmp	r3, #255	; 0xff
 8001b1a:	d911      	bls.n	8001b40 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	22ff      	movs	r2, #255	; 0xff
 8001b20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	045c      	lsls	r4, r3, #17
 8001b2c:	230a      	movs	r3, #10
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	8819      	ldrh	r1, [r3, #0]
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	2300      	movs	r3, #0
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	0023      	movs	r3, r4
 8001b3a:	f000 fa4f 	bl	8001fdc <I2C_TransferConfig>
 8001b3e:	e012      	b.n	8001b66 <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	049c      	lsls	r4, r3, #18
 8001b54:	230a      	movs	r3, #10
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	8819      	ldrh	r1, [r3, #0]
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	0023      	movs	r3, r4
 8001b62:	f000 fa3b 	bl	8001fdc <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d194      	bne.n	8001a9a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	0018      	movs	r0, r3
 8001b78:	f000 f98e 	bl	8001e98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b7c:	1e03      	subs	r3, r0, #0
 8001b7e:	d001      	beq.n	8001b84 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e01a      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2220      	movs	r2, #32
 8001b8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	685a      	ldr	r2, [r3, #4]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	490c      	ldr	r1, [pc, #48]	; (8001bc8 <HAL_I2C_Mem_Read+0x264>)
 8001b98:	400a      	ands	r2, r1
 8001b9a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2241      	movs	r2, #65	; 0x41
 8001ba0:	2120      	movs	r1, #32
 8001ba2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2242      	movs	r2, #66	; 0x42
 8001ba8:	2100      	movs	r1, #0
 8001baa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2240      	movs	r2, #64	; 0x40
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	e000      	b.n	8001bba <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001bb8:	2302      	movs	r3, #2
  }
}
 8001bba:	0018      	movs	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b007      	add	sp, #28
 8001bc0:	bd90      	pop	{r4, r7, pc}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	80002400 	.word	0x80002400
 8001bc8:	fe00e800 	.word	0xfe00e800

08001bcc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001bcc:	b5b0      	push	{r4, r5, r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	000c      	movs	r4, r1
 8001bd6:	0010      	movs	r0, r2
 8001bd8:	0019      	movs	r1, r3
 8001bda:	250a      	movs	r5, #10
 8001bdc:	197b      	adds	r3, r7, r5
 8001bde:	1c22      	adds	r2, r4, #0
 8001be0:	801a      	strh	r2, [r3, #0]
 8001be2:	2308      	movs	r3, #8
 8001be4:	18fb      	adds	r3, r7, r3
 8001be6:	1c02      	adds	r2, r0, #0
 8001be8:	801a      	strh	r2, [r3, #0]
 8001bea:	1dbb      	adds	r3, r7, #6
 8001bec:	1c0a      	adds	r2, r1, #0
 8001bee:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001bf0:	1dbb      	adds	r3, r7, #6
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	045c      	lsls	r4, r3, #17
 8001bfa:	197b      	adds	r3, r7, r5
 8001bfc:	8819      	ldrh	r1, [r3, #0]
 8001bfe:	68f8      	ldr	r0, [r7, #12]
 8001c00:	4b23      	ldr	r3, [pc, #140]	; (8001c90 <I2C_RequestMemoryWrite+0xc4>)
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	0023      	movs	r3, r4
 8001c06:	f000 f9e9 	bl	8001fdc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c0c:	6a39      	ldr	r1, [r7, #32]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	0018      	movs	r0, r3
 8001c12:	f000 f902 	bl	8001e1a <I2C_WaitOnTXISFlagUntilTimeout>
 8001c16:	1e03      	subs	r3, r0, #0
 8001c18:	d001      	beq.n	8001c1e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e033      	b.n	8001c86 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c1e:	1dbb      	adds	r3, r7, #6
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d107      	bne.n	8001c36 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c26:	2308      	movs	r3, #8
 8001c28:	18fb      	adds	r3, r7, r3
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	629a      	str	r2, [r3, #40]	; 0x28
 8001c34:	e019      	b.n	8001c6a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c36:	2308      	movs	r3, #8
 8001c38:	18fb      	adds	r3, r7, r3
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 f8e3 	bl	8001e1a <I2C_WaitOnTXISFlagUntilTimeout>
 8001c54:	1e03      	subs	r3, r0, #0
 8001c56:	d001      	beq.n	8001c5c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e014      	b.n	8001c86 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001c6a:	6a3a      	ldr	r2, [r7, #32]
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	0013      	movs	r3, r2
 8001c74:	2200      	movs	r2, #0
 8001c76:	2180      	movs	r1, #128	; 0x80
 8001c78:	f000 f890 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 8001c7c:	1e03      	subs	r3, r0, #0
 8001c7e:	d001      	beq.n	8001c84 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	0018      	movs	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	b004      	add	sp, #16
 8001c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	80002000 	.word	0x80002000

08001c94 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001c94:	b5b0      	push	{r4, r5, r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af02      	add	r7, sp, #8
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	000c      	movs	r4, r1
 8001c9e:	0010      	movs	r0, r2
 8001ca0:	0019      	movs	r1, r3
 8001ca2:	250a      	movs	r5, #10
 8001ca4:	197b      	adds	r3, r7, r5
 8001ca6:	1c22      	adds	r2, r4, #0
 8001ca8:	801a      	strh	r2, [r3, #0]
 8001caa:	2308      	movs	r3, #8
 8001cac:	18fb      	adds	r3, r7, r3
 8001cae:	1c02      	adds	r2, r0, #0
 8001cb0:	801a      	strh	r2, [r3, #0]
 8001cb2:	1dbb      	adds	r3, r7, #6
 8001cb4:	1c0a      	adds	r2, r1, #0
 8001cb6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001cb8:	1dbb      	adds	r3, r7, #6
 8001cba:	881b      	ldrh	r3, [r3, #0]
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	197b      	adds	r3, r7, r5
 8001cc0:	8819      	ldrh	r1, [r3, #0]
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	4b23      	ldr	r3, [pc, #140]	; (8001d54 <I2C_RequestMemoryRead+0xc0>)
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f000 f987 	bl	8001fdc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd0:	6a39      	ldr	r1, [r7, #32]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f000 f8a0 	bl	8001e1a <I2C_WaitOnTXISFlagUntilTimeout>
 8001cda:	1e03      	subs	r3, r0, #0
 8001cdc:	d001      	beq.n	8001ce2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e033      	b.n	8001d4a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ce2:	1dbb      	adds	r3, r7, #6
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d107      	bne.n	8001cfa <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cea:	2308      	movs	r3, #8
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	629a      	str	r2, [r3, #40]	; 0x28
 8001cf8:	e019      	b.n	8001d2e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cfa:	2308      	movs	r3, #8
 8001cfc:	18fb      	adds	r3, r7, r3
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	0a1b      	lsrs	r3, r3, #8
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d0e:	6a39      	ldr	r1, [r7, #32]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	0018      	movs	r0, r3
 8001d14:	f000 f881 	bl	8001e1a <I2C_WaitOnTXISFlagUntilTimeout>
 8001d18:	1e03      	subs	r3, r0, #0
 8001d1a:	d001      	beq.n	8001d20 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e014      	b.n	8001d4a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d20:	2308      	movs	r3, #8
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001d2e:	6a3a      	ldr	r2, [r7, #32]
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	0013      	movs	r3, r2
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2140      	movs	r1, #64	; 0x40
 8001d3c:	f000 f82e 	bl	8001d9c <I2C_WaitOnFlagUntilTimeout>
 8001d40:	1e03      	subs	r3, r0, #0
 8001d42:	d001      	beq.n	8001d48 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b004      	add	sp, #16
 8001d50:	bdb0      	pop	{r4, r5, r7, pc}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	80002000 	.word	0x80002000

08001d58 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	2202      	movs	r2, #2
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d103      	bne.n	8001d76 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2200      	movs	r2, #0
 8001d74:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d007      	beq.n	8001d94 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	699a      	ldr	r2, [r3, #24]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2101      	movs	r1, #1
 8001d90:	430a      	orrs	r2, r1
 8001d92:	619a      	str	r2, [r3, #24]
  }
}
 8001d94:	46c0      	nop			; (mov r8, r8)
 8001d96:	46bd      	mov	sp, r7
 8001d98:	b002      	add	sp, #8
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	1dfb      	adds	r3, r7, #7
 8001daa:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dac:	e021      	b.n	8001df2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	3301      	adds	r3, #1
 8001db2:	d01e      	beq.n	8001df2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001db4:	f7fe ffe8 	bl	8000d88 <HAL_GetTick>
 8001db8:	0002      	movs	r2, r0
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d302      	bcc.n	8001dca <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d113      	bne.n	8001df2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	2220      	movs	r2, #32
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2241      	movs	r2, #65	; 0x41
 8001dda:	2120      	movs	r1, #32
 8001ddc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2242      	movs	r2, #66	; 0x42
 8001de2:	2100      	movs	r1, #0
 8001de4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2240      	movs	r2, #64	; 0x40
 8001dea:	2100      	movs	r1, #0
 8001dec:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e00f      	b.n	8001e12 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	68ba      	ldr	r2, [r7, #8]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	425a      	negs	r2, r3
 8001e02:	4153      	adcs	r3, r2
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	001a      	movs	r2, r3
 8001e08:	1dfb      	adds	r3, r7, #7
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d0ce      	beq.n	8001dae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	0018      	movs	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b004      	add	sp, #16
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e26:	e02b      	b.n	8001e80 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f000 f86e 	bl	8001f10 <I2C_IsAcknowledgeFailed>
 8001e34:	1e03      	subs	r3, r0, #0
 8001e36:	d001      	beq.n	8001e3c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e029      	b.n	8001e90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	d01e      	beq.n	8001e80 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e42:	f7fe ffa1 	bl	8000d88 <HAL_GetTick>
 8001e46:	0002      	movs	r2, r0
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d302      	bcc.n	8001e58 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d113      	bne.n	8001e80 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5c:	2220      	movs	r2, #32
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2241      	movs	r2, #65	; 0x41
 8001e68:	2120      	movs	r1, #32
 8001e6a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2242      	movs	r2, #66	; 0x42
 8001e70:	2100      	movs	r1, #0
 8001e72:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2240      	movs	r2, #64	; 0x40
 8001e78:	2100      	movs	r1, #0
 8001e7a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e007      	b.n	8001e90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	2202      	movs	r2, #2
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d1cc      	bne.n	8001e28 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001e8e:	2300      	movs	r3, #0
}
 8001e90:	0018      	movs	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b004      	add	sp, #16
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ea4:	e028      	b.n	8001ef8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	0018      	movs	r0, r3
 8001eae:	f000 f82f 	bl	8001f10 <I2C_IsAcknowledgeFailed>
 8001eb2:	1e03      	subs	r3, r0, #0
 8001eb4:	d001      	beq.n	8001eba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e026      	b.n	8001f08 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eba:	f7fe ff65 	bl	8000d88 <HAL_GetTick>
 8001ebe:	0002      	movs	r2, r0
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d302      	bcc.n	8001ed0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d113      	bne.n	8001ef8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed4:	2220      	movs	r2, #32
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2241      	movs	r2, #65	; 0x41
 8001ee0:	2120      	movs	r1, #32
 8001ee2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2242      	movs	r2, #66	; 0x42
 8001ee8:	2100      	movs	r1, #0
 8001eea:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2240      	movs	r2, #64	; 0x40
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e007      	b.n	8001f08 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	2220      	movs	r2, #32
 8001f00:	4013      	ands	r3, r2
 8001f02:	2b20      	cmp	r3, #32
 8001f04:	d1cf      	bne.n	8001ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	0018      	movs	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b004      	add	sp, #16
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2210      	movs	r2, #16
 8001f24:	4013      	ands	r3, r2
 8001f26:	2b10      	cmp	r3, #16
 8001f28:	d151      	bne.n	8001fce <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f2a:	e021      	b.n	8001f70 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	d01e      	beq.n	8001f70 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f32:	f7fe ff29 	bl	8000d88 <HAL_GetTick>
 8001f36:	0002      	movs	r2, r0
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	68ba      	ldr	r2, [r7, #8]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d302      	bcc.n	8001f48 <I2C_IsAcknowledgeFailed+0x38>
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d113      	bne.n	8001f70 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2241      	movs	r2, #65	; 0x41
 8001f58:	2120      	movs	r1, #32
 8001f5a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2242      	movs	r2, #66	; 0x42
 8001f60:	2100      	movs	r1, #0
 8001f62:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2240      	movs	r2, #64	; 0x40
 8001f68:	2100      	movs	r1, #0
 8001f6a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e02f      	b.n	8001fd0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	2220      	movs	r2, #32
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b20      	cmp	r3, #32
 8001f7c:	d1d6      	bne.n	8001f2c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2210      	movs	r2, #16
 8001f84:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2220      	movs	r2, #32
 8001f8c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	0018      	movs	r0, r3
 8001f92:	f7ff fee1 	bl	8001d58 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	490d      	ldr	r1, [pc, #52]	; (8001fd8 <I2C_IsAcknowledgeFailed+0xc8>)
 8001fa2:	400a      	ands	r2, r1
 8001fa4:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	2204      	movs	r2, #4
 8001fac:	431a      	orrs	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2241      	movs	r2, #65	; 0x41
 8001fb6:	2120      	movs	r1, #32
 8001fb8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2242      	movs	r2, #66	; 0x42
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2240      	movs	r2, #64	; 0x40
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e000      	b.n	8001fd0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b004      	add	sp, #16
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	fe00e800 	.word	0xfe00e800

08001fdc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	0008      	movs	r0, r1
 8001fe6:	0011      	movs	r1, r2
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	240a      	movs	r4, #10
 8001fec:	193b      	adds	r3, r7, r4
 8001fee:	1c02      	adds	r2, r0, #0
 8001ff0:	801a      	strh	r2, [r3, #0]
 8001ff2:	2009      	movs	r0, #9
 8001ff4:	183b      	adds	r3, r7, r0
 8001ff6:	1c0a      	adds	r2, r1, #0
 8001ff8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	6a3a      	ldr	r2, [r7, #32]
 8002002:	0d51      	lsrs	r1, r2, #21
 8002004:	2280      	movs	r2, #128	; 0x80
 8002006:	00d2      	lsls	r2, r2, #3
 8002008:	400a      	ands	r2, r1
 800200a:	490e      	ldr	r1, [pc, #56]	; (8002044 <I2C_TransferConfig+0x68>)
 800200c:	430a      	orrs	r2, r1
 800200e:	43d2      	mvns	r2, r2
 8002010:	401a      	ands	r2, r3
 8002012:	0011      	movs	r1, r2
 8002014:	193b      	adds	r3, r7, r4
 8002016:	881b      	ldrh	r3, [r3, #0]
 8002018:	059b      	lsls	r3, r3, #22
 800201a:	0d9a      	lsrs	r2, r3, #22
 800201c:	183b      	adds	r3, r7, r0
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	0418      	lsls	r0, r3, #16
 8002022:	23ff      	movs	r3, #255	; 0xff
 8002024:	041b      	lsls	r3, r3, #16
 8002026:	4003      	ands	r3, r0
 8002028:	431a      	orrs	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	431a      	orrs	r2, r3
 800202e:	6a3b      	ldr	r3, [r7, #32]
 8002030:	431a      	orrs	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	46bd      	mov	sp, r7
 800203e:	b005      	add	sp, #20
 8002040:	bd90      	pop	{r4, r7, pc}
 8002042:	46c0      	nop			; (mov r8, r8)
 8002044:	03ff63ff 	.word	0x03ff63ff

08002048 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2241      	movs	r2, #65	; 0x41
 8002056:	5c9b      	ldrb	r3, [r3, r2]
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b20      	cmp	r3, #32
 800205c:	d138      	bne.n	80020d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2240      	movs	r2, #64	; 0x40
 8002062:	5c9b      	ldrb	r3, [r3, r2]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d101      	bne.n	800206c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002068:	2302      	movs	r3, #2
 800206a:	e032      	b.n	80020d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2240      	movs	r2, #64	; 0x40
 8002070:	2101      	movs	r1, #1
 8002072:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2241      	movs	r2, #65	; 0x41
 8002078:	2124      	movs	r1, #36	; 0x24
 800207a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2101      	movs	r1, #1
 8002088:	438a      	bics	r2, r1
 800208a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4911      	ldr	r1, [pc, #68]	; (80020dc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002098:	400a      	ands	r2, r1
 800209a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6819      	ldr	r1, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2101      	movs	r1, #1
 80020b8:	430a      	orrs	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2241      	movs	r2, #65	; 0x41
 80020c0:	2120      	movs	r1, #32
 80020c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2240      	movs	r2, #64	; 0x40
 80020c8:	2100      	movs	r1, #0
 80020ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	e000      	b.n	80020d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020d0:	2302      	movs	r3, #2
  }
}
 80020d2:	0018      	movs	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b002      	add	sp, #8
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	46c0      	nop			; (mov r8, r8)
 80020dc:	ffffefff 	.word	0xffffefff

080020e0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2241      	movs	r2, #65	; 0x41
 80020ee:	5c9b      	ldrb	r3, [r3, r2]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b20      	cmp	r3, #32
 80020f4:	d139      	bne.n	800216a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2240      	movs	r2, #64	; 0x40
 80020fa:	5c9b      	ldrb	r3, [r3, r2]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d101      	bne.n	8002104 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002100:	2302      	movs	r3, #2
 8002102:	e033      	b.n	800216c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2240      	movs	r2, #64	; 0x40
 8002108:	2101      	movs	r1, #1
 800210a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2241      	movs	r2, #65	; 0x41
 8002110:	2124      	movs	r1, #36	; 0x24
 8002112:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2101      	movs	r1, #1
 8002120:	438a      	bics	r2, r1
 8002122:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4a11      	ldr	r2, [pc, #68]	; (8002174 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002130:	4013      	ands	r3, r2
 8002132:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	021b      	lsls	r3, r3, #8
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	4313      	orrs	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2101      	movs	r1, #1
 8002152:	430a      	orrs	r2, r1
 8002154:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2241      	movs	r2, #65	; 0x41
 800215a:	2120      	movs	r1, #32
 800215c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2240      	movs	r2, #64	; 0x40
 8002162:	2100      	movs	r1, #0
 8002164:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002166:	2300      	movs	r3, #0
 8002168:	e000      	b.n	800216c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800216a:	2302      	movs	r3, #2
  }
}
 800216c:	0018      	movs	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	b004      	add	sp, #16
 8002172:	bd80      	pop	{r7, pc}
 8002174:	fffff0ff 	.word	0xfffff0ff

08002178 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b088      	sub	sp, #32
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e303      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2201      	movs	r2, #1
 8002190:	4013      	ands	r3, r2
 8002192:	d100      	bne.n	8002196 <HAL_RCC_OscConfig+0x1e>
 8002194:	e08d      	b.n	80022b2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002196:	4bc4      	ldr	r3, [pc, #784]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	220c      	movs	r2, #12
 800219c:	4013      	ands	r3, r2
 800219e:	2b04      	cmp	r3, #4
 80021a0:	d00e      	beq.n	80021c0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021a2:	4bc1      	ldr	r3, [pc, #772]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	220c      	movs	r2, #12
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	d116      	bne.n	80021dc <HAL_RCC_OscConfig+0x64>
 80021ae:	4bbe      	ldr	r3, [pc, #760]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	025b      	lsls	r3, r3, #9
 80021b6:	401a      	ands	r2, r3
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	025b      	lsls	r3, r3, #9
 80021bc:	429a      	cmp	r2, r3
 80021be:	d10d      	bne.n	80021dc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c0:	4bb9      	ldr	r3, [pc, #740]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	029b      	lsls	r3, r3, #10
 80021c8:	4013      	ands	r3, r2
 80021ca:	d100      	bne.n	80021ce <HAL_RCC_OscConfig+0x56>
 80021cc:	e070      	b.n	80022b0 <HAL_RCC_OscConfig+0x138>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d000      	beq.n	80021d8 <HAL_RCC_OscConfig+0x60>
 80021d6:	e06b      	b.n	80022b0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e2da      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d107      	bne.n	80021f4 <HAL_RCC_OscConfig+0x7c>
 80021e4:	4bb0      	ldr	r3, [pc, #704]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4baf      	ldr	r3, [pc, #700]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	0249      	lsls	r1, r1, #9
 80021ee:	430a      	orrs	r2, r1
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	e02f      	b.n	8002254 <HAL_RCC_OscConfig+0xdc>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d10c      	bne.n	8002216 <HAL_RCC_OscConfig+0x9e>
 80021fc:	4baa      	ldr	r3, [pc, #680]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	4ba9      	ldr	r3, [pc, #676]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002202:	49aa      	ldr	r1, [pc, #680]	; (80024ac <HAL_RCC_OscConfig+0x334>)
 8002204:	400a      	ands	r2, r1
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	4ba7      	ldr	r3, [pc, #668]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4ba6      	ldr	r3, [pc, #664]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800220e:	49a8      	ldr	r1, [pc, #672]	; (80024b0 <HAL_RCC_OscConfig+0x338>)
 8002210:	400a      	ands	r2, r1
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	e01e      	b.n	8002254 <HAL_RCC_OscConfig+0xdc>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2b05      	cmp	r3, #5
 800221c:	d10e      	bne.n	800223c <HAL_RCC_OscConfig+0xc4>
 800221e:	4ba2      	ldr	r3, [pc, #648]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4ba1      	ldr	r3, [pc, #644]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002224:	2180      	movs	r1, #128	; 0x80
 8002226:	02c9      	lsls	r1, r1, #11
 8002228:	430a      	orrs	r2, r1
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	4b9e      	ldr	r3, [pc, #632]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b9d      	ldr	r3, [pc, #628]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002232:	2180      	movs	r1, #128	; 0x80
 8002234:	0249      	lsls	r1, r1, #9
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	e00b      	b.n	8002254 <HAL_RCC_OscConfig+0xdc>
 800223c:	4b9a      	ldr	r3, [pc, #616]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4b99      	ldr	r3, [pc, #612]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002242:	499a      	ldr	r1, [pc, #616]	; (80024ac <HAL_RCC_OscConfig+0x334>)
 8002244:	400a      	ands	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	4b97      	ldr	r3, [pc, #604]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b96      	ldr	r3, [pc, #600]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800224e:	4998      	ldr	r1, [pc, #608]	; (80024b0 <HAL_RCC_OscConfig+0x338>)
 8002250:	400a      	ands	r2, r1
 8002252:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d014      	beq.n	8002286 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225c:	f7fe fd94 	bl	8000d88 <HAL_GetTick>
 8002260:	0003      	movs	r3, r0
 8002262:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002266:	f7fe fd8f 	bl	8000d88 <HAL_GetTick>
 800226a:	0002      	movs	r2, r0
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b64      	cmp	r3, #100	; 0x64
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e28c      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002278:	4b8b      	ldr	r3, [pc, #556]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	029b      	lsls	r3, r3, #10
 8002280:	4013      	ands	r3, r2
 8002282:	d0f0      	beq.n	8002266 <HAL_RCC_OscConfig+0xee>
 8002284:	e015      	b.n	80022b2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002286:	f7fe fd7f 	bl	8000d88 <HAL_GetTick>
 800228a:	0003      	movs	r3, r0
 800228c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002290:	f7fe fd7a 	bl	8000d88 <HAL_GetTick>
 8002294:	0002      	movs	r2, r0
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b64      	cmp	r3, #100	; 0x64
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e277      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	4b81      	ldr	r3, [pc, #516]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	029b      	lsls	r3, r3, #10
 80022aa:	4013      	ands	r3, r2
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x118>
 80022ae:	e000      	b.n	80022b2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2202      	movs	r2, #2
 80022b8:	4013      	ands	r3, r2
 80022ba:	d100      	bne.n	80022be <HAL_RCC_OscConfig+0x146>
 80022bc:	e069      	b.n	8002392 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022be:	4b7a      	ldr	r3, [pc, #488]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	220c      	movs	r2, #12
 80022c4:	4013      	ands	r3, r2
 80022c6:	d00b      	beq.n	80022e0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022c8:	4b77      	ldr	r3, [pc, #476]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	220c      	movs	r2, #12
 80022ce:	4013      	ands	r3, r2
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	d11c      	bne.n	800230e <HAL_RCC_OscConfig+0x196>
 80022d4:	4b74      	ldr	r3, [pc, #464]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	2380      	movs	r3, #128	; 0x80
 80022da:	025b      	lsls	r3, r3, #9
 80022dc:	4013      	ands	r3, r2
 80022de:	d116      	bne.n	800230e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e0:	4b71      	ldr	r3, [pc, #452]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2202      	movs	r2, #2
 80022e6:	4013      	ands	r3, r2
 80022e8:	d005      	beq.n	80022f6 <HAL_RCC_OscConfig+0x17e>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d001      	beq.n	80022f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e24d      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f6:	4b6c      	ldr	r3, [pc, #432]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	22f8      	movs	r2, #248	; 0xf8
 80022fc:	4393      	bics	r3, r2
 80022fe:	0019      	movs	r1, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	00da      	lsls	r2, r3, #3
 8002306:	4b68      	ldr	r3, [pc, #416]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002308:	430a      	orrs	r2, r1
 800230a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800230c:	e041      	b.n	8002392 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d024      	beq.n	8002360 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002316:	4b64      	ldr	r3, [pc, #400]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4b63      	ldr	r3, [pc, #396]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800231c:	2101      	movs	r1, #1
 800231e:	430a      	orrs	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002322:	f7fe fd31 	bl	8000d88 <HAL_GetTick>
 8002326:	0003      	movs	r3, r0
 8002328:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800232c:	f7fe fd2c 	bl	8000d88 <HAL_GetTick>
 8002330:	0002      	movs	r2, r0
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e229      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800233e:	4b5a      	ldr	r3, [pc, #360]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2202      	movs	r2, #2
 8002344:	4013      	ands	r3, r2
 8002346:	d0f1      	beq.n	800232c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002348:	4b57      	ldr	r3, [pc, #348]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	22f8      	movs	r2, #248	; 0xf8
 800234e:	4393      	bics	r3, r2
 8002350:	0019      	movs	r1, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	00da      	lsls	r2, r3, #3
 8002358:	4b53      	ldr	r3, [pc, #332]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800235a:	430a      	orrs	r2, r1
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	e018      	b.n	8002392 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002360:	4b51      	ldr	r3, [pc, #324]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	4b50      	ldr	r3, [pc, #320]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002366:	2101      	movs	r1, #1
 8002368:	438a      	bics	r2, r1
 800236a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236c:	f7fe fd0c 	bl	8000d88 <HAL_GetTick>
 8002370:	0003      	movs	r3, r0
 8002372:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002374:	e008      	b.n	8002388 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002376:	f7fe fd07 	bl	8000d88 <HAL_GetTick>
 800237a:	0002      	movs	r2, r0
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d901      	bls.n	8002388 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e204      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002388:	4b47      	ldr	r3, [pc, #284]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2202      	movs	r2, #2
 800238e:	4013      	ands	r3, r2
 8002390:	d1f1      	bne.n	8002376 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2208      	movs	r2, #8
 8002398:	4013      	ands	r3, r2
 800239a:	d036      	beq.n	800240a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d019      	beq.n	80023d8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023a4:	4b40      	ldr	r3, [pc, #256]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80023a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023a8:	4b3f      	ldr	r3, [pc, #252]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80023aa:	2101      	movs	r1, #1
 80023ac:	430a      	orrs	r2, r1
 80023ae:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b0:	f7fe fcea 	bl	8000d88 <HAL_GetTick>
 80023b4:	0003      	movs	r3, r0
 80023b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023ba:	f7fe fce5 	bl	8000d88 <HAL_GetTick>
 80023be:	0002      	movs	r2, r0
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e1e2      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023cc:	4b36      	ldr	r3, [pc, #216]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	2202      	movs	r2, #2
 80023d2:	4013      	ands	r3, r2
 80023d4:	d0f1      	beq.n	80023ba <HAL_RCC_OscConfig+0x242>
 80023d6:	e018      	b.n	800240a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023d8:	4b33      	ldr	r3, [pc, #204]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80023da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023dc:	4b32      	ldr	r3, [pc, #200]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 80023de:	2101      	movs	r1, #1
 80023e0:	438a      	bics	r2, r1
 80023e2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e4:	f7fe fcd0 	bl	8000d88 <HAL_GetTick>
 80023e8:	0003      	movs	r3, r0
 80023ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023ee:	f7fe fccb 	bl	8000d88 <HAL_GetTick>
 80023f2:	0002      	movs	r2, r0
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e1c8      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002400:	4b29      	ldr	r3, [pc, #164]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	2202      	movs	r2, #2
 8002406:	4013      	ands	r3, r2
 8002408:	d1f1      	bne.n	80023ee <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2204      	movs	r2, #4
 8002410:	4013      	ands	r3, r2
 8002412:	d100      	bne.n	8002416 <HAL_RCC_OscConfig+0x29e>
 8002414:	e0b6      	b.n	8002584 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002416:	231f      	movs	r3, #31
 8002418:	18fb      	adds	r3, r7, r3
 800241a:	2200      	movs	r2, #0
 800241c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800241e:	4b22      	ldr	r3, [pc, #136]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002420:	69da      	ldr	r2, [r3, #28]
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	055b      	lsls	r3, r3, #21
 8002426:	4013      	ands	r3, r2
 8002428:	d111      	bne.n	800244e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800242a:	4b1f      	ldr	r3, [pc, #124]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800242c:	69da      	ldr	r2, [r3, #28]
 800242e:	4b1e      	ldr	r3, [pc, #120]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 8002430:	2180      	movs	r1, #128	; 0x80
 8002432:	0549      	lsls	r1, r1, #21
 8002434:	430a      	orrs	r2, r1
 8002436:	61da      	str	r2, [r3, #28]
 8002438:	4b1b      	ldr	r3, [pc, #108]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800243a:	69da      	ldr	r2, [r3, #28]
 800243c:	2380      	movs	r3, #128	; 0x80
 800243e:	055b      	lsls	r3, r3, #21
 8002440:	4013      	ands	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002446:	231f      	movs	r3, #31
 8002448:	18fb      	adds	r3, r7, r3
 800244a:	2201      	movs	r2, #1
 800244c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244e:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <HAL_RCC_OscConfig+0x33c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	2380      	movs	r3, #128	; 0x80
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4013      	ands	r3, r2
 8002458:	d11a      	bne.n	8002490 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800245a:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <HAL_RCC_OscConfig+0x33c>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <HAL_RCC_OscConfig+0x33c>)
 8002460:	2180      	movs	r1, #128	; 0x80
 8002462:	0049      	lsls	r1, r1, #1
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002468:	f7fe fc8e 	bl	8000d88 <HAL_GetTick>
 800246c:	0003      	movs	r3, r0
 800246e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002472:	f7fe fc89 	bl	8000d88 <HAL_GetTick>
 8002476:	0002      	movs	r2, r0
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b64      	cmp	r3, #100	; 0x64
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e186      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002484:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <HAL_RCC_OscConfig+0x33c>)
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	2380      	movs	r3, #128	; 0x80
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	4013      	ands	r3, r2
 800248e:	d0f0      	beq.n	8002472 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d10f      	bne.n	80024b8 <HAL_RCC_OscConfig+0x340>
 8002498:	4b03      	ldr	r3, [pc, #12]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800249a:	6a1a      	ldr	r2, [r3, #32]
 800249c:	4b02      	ldr	r3, [pc, #8]	; (80024a8 <HAL_RCC_OscConfig+0x330>)
 800249e:	2101      	movs	r1, #1
 80024a0:	430a      	orrs	r2, r1
 80024a2:	621a      	str	r2, [r3, #32]
 80024a4:	e036      	b.n	8002514 <HAL_RCC_OscConfig+0x39c>
 80024a6:	46c0      	nop			; (mov r8, r8)
 80024a8:	40021000 	.word	0x40021000
 80024ac:	fffeffff 	.word	0xfffeffff
 80024b0:	fffbffff 	.word	0xfffbffff
 80024b4:	40007000 	.word	0x40007000
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10c      	bne.n	80024da <HAL_RCC_OscConfig+0x362>
 80024c0:	4bb6      	ldr	r3, [pc, #728]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024c2:	6a1a      	ldr	r2, [r3, #32]
 80024c4:	4bb5      	ldr	r3, [pc, #724]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024c6:	2101      	movs	r1, #1
 80024c8:	438a      	bics	r2, r1
 80024ca:	621a      	str	r2, [r3, #32]
 80024cc:	4bb3      	ldr	r3, [pc, #716]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024ce:	6a1a      	ldr	r2, [r3, #32]
 80024d0:	4bb2      	ldr	r3, [pc, #712]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024d2:	2104      	movs	r1, #4
 80024d4:	438a      	bics	r2, r1
 80024d6:	621a      	str	r2, [r3, #32]
 80024d8:	e01c      	b.n	8002514 <HAL_RCC_OscConfig+0x39c>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	2b05      	cmp	r3, #5
 80024e0:	d10c      	bne.n	80024fc <HAL_RCC_OscConfig+0x384>
 80024e2:	4bae      	ldr	r3, [pc, #696]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024e4:	6a1a      	ldr	r2, [r3, #32]
 80024e6:	4bad      	ldr	r3, [pc, #692]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024e8:	2104      	movs	r1, #4
 80024ea:	430a      	orrs	r2, r1
 80024ec:	621a      	str	r2, [r3, #32]
 80024ee:	4bab      	ldr	r3, [pc, #684]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024f0:	6a1a      	ldr	r2, [r3, #32]
 80024f2:	4baa      	ldr	r3, [pc, #680]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024f4:	2101      	movs	r1, #1
 80024f6:	430a      	orrs	r2, r1
 80024f8:	621a      	str	r2, [r3, #32]
 80024fa:	e00b      	b.n	8002514 <HAL_RCC_OscConfig+0x39c>
 80024fc:	4ba7      	ldr	r3, [pc, #668]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80024fe:	6a1a      	ldr	r2, [r3, #32]
 8002500:	4ba6      	ldr	r3, [pc, #664]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002502:	2101      	movs	r1, #1
 8002504:	438a      	bics	r2, r1
 8002506:	621a      	str	r2, [r3, #32]
 8002508:	4ba4      	ldr	r3, [pc, #656]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800250a:	6a1a      	ldr	r2, [r3, #32]
 800250c:	4ba3      	ldr	r3, [pc, #652]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800250e:	2104      	movs	r1, #4
 8002510:	438a      	bics	r2, r1
 8002512:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d014      	beq.n	8002546 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800251c:	f7fe fc34 	bl	8000d88 <HAL_GetTick>
 8002520:	0003      	movs	r3, r0
 8002522:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002524:	e009      	b.n	800253a <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002526:	f7fe fc2f 	bl	8000d88 <HAL_GetTick>
 800252a:	0002      	movs	r2, r0
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	4a9b      	ldr	r2, [pc, #620]	; (80027a0 <HAL_RCC_OscConfig+0x628>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e12b      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800253a:	4b98      	ldr	r3, [pc, #608]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	2202      	movs	r2, #2
 8002540:	4013      	ands	r3, r2
 8002542:	d0f0      	beq.n	8002526 <HAL_RCC_OscConfig+0x3ae>
 8002544:	e013      	b.n	800256e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002546:	f7fe fc1f 	bl	8000d88 <HAL_GetTick>
 800254a:	0003      	movs	r3, r0
 800254c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800254e:	e009      	b.n	8002564 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002550:	f7fe fc1a 	bl	8000d88 <HAL_GetTick>
 8002554:	0002      	movs	r2, r0
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	4a91      	ldr	r2, [pc, #580]	; (80027a0 <HAL_RCC_OscConfig+0x628>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e116      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002564:	4b8d      	ldr	r3, [pc, #564]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	2202      	movs	r2, #2
 800256a:	4013      	ands	r3, r2
 800256c:	d1f0      	bne.n	8002550 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800256e:	231f      	movs	r3, #31
 8002570:	18fb      	adds	r3, r7, r3
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d105      	bne.n	8002584 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002578:	4b88      	ldr	r3, [pc, #544]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800257a:	69da      	ldr	r2, [r3, #28]
 800257c:	4b87      	ldr	r3, [pc, #540]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800257e:	4989      	ldr	r1, [pc, #548]	; (80027a4 <HAL_RCC_OscConfig+0x62c>)
 8002580:	400a      	ands	r2, r1
 8002582:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2210      	movs	r2, #16
 800258a:	4013      	ands	r3, r2
 800258c:	d063      	beq.n	8002656 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d12a      	bne.n	80025ec <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002596:	4b81      	ldr	r3, [pc, #516]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002598:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800259a:	4b80      	ldr	r3, [pc, #512]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800259c:	2104      	movs	r1, #4
 800259e:	430a      	orrs	r2, r1
 80025a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80025a2:	4b7e      	ldr	r3, [pc, #504]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025a6:	4b7d      	ldr	r3, [pc, #500]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025a8:	2101      	movs	r1, #1
 80025aa:	430a      	orrs	r2, r1
 80025ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ae:	f7fe fbeb 	bl	8000d88 <HAL_GetTick>
 80025b2:	0003      	movs	r3, r0
 80025b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025b8:	f7fe fbe6 	bl	8000d88 <HAL_GetTick>
 80025bc:	0002      	movs	r2, r0
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e0e3      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025ca:	4b74      	ldr	r3, [pc, #464]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ce:	2202      	movs	r2, #2
 80025d0:	4013      	ands	r3, r2
 80025d2:	d0f1      	beq.n	80025b8 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025d4:	4b71      	ldr	r3, [pc, #452]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d8:	22f8      	movs	r2, #248	; 0xf8
 80025da:	4393      	bics	r3, r2
 80025dc:	0019      	movs	r1, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	00da      	lsls	r2, r3, #3
 80025e4:	4b6d      	ldr	r3, [pc, #436]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025e6:	430a      	orrs	r2, r1
 80025e8:	635a      	str	r2, [r3, #52]	; 0x34
 80025ea:	e034      	b.n	8002656 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	695b      	ldr	r3, [r3, #20]
 80025f0:	3305      	adds	r3, #5
 80025f2:	d111      	bne.n	8002618 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80025f4:	4b69      	ldr	r3, [pc, #420]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025f8:	4b68      	ldr	r3, [pc, #416]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80025fa:	2104      	movs	r1, #4
 80025fc:	438a      	bics	r2, r1
 80025fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002600:	4b66      	ldr	r3, [pc, #408]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002604:	22f8      	movs	r2, #248	; 0xf8
 8002606:	4393      	bics	r3, r2
 8002608:	0019      	movs	r1, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	00da      	lsls	r2, r3, #3
 8002610:	4b62      	ldr	r3, [pc, #392]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002612:	430a      	orrs	r2, r1
 8002614:	635a      	str	r2, [r3, #52]	; 0x34
 8002616:	e01e      	b.n	8002656 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002618:	4b60      	ldr	r3, [pc, #384]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800261a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800261c:	4b5f      	ldr	r3, [pc, #380]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800261e:	2104      	movs	r1, #4
 8002620:	430a      	orrs	r2, r1
 8002622:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002624:	4b5d      	ldr	r3, [pc, #372]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002626:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002628:	4b5c      	ldr	r3, [pc, #368]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800262a:	2101      	movs	r1, #1
 800262c:	438a      	bics	r2, r1
 800262e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002630:	f7fe fbaa 	bl	8000d88 <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800263a:	f7fe fba5 	bl	8000d88 <HAL_GetTick>
 800263e:	0002      	movs	r2, r0
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e0a2      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800264c:	4b53      	ldr	r3, [pc, #332]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800264e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002650:	2202      	movs	r2, #2
 8002652:	4013      	ands	r3, r2
 8002654:	d1f1      	bne.n	800263a <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d100      	bne.n	8002660 <HAL_RCC_OscConfig+0x4e8>
 800265e:	e097      	b.n	8002790 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002660:	4b4e      	ldr	r3, [pc, #312]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	220c      	movs	r2, #12
 8002666:	4013      	ands	r3, r2
 8002668:	2b08      	cmp	r3, #8
 800266a:	d100      	bne.n	800266e <HAL_RCC_OscConfig+0x4f6>
 800266c:	e06b      	b.n	8002746 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d14c      	bne.n	8002710 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002676:	4b49      	ldr	r3, [pc, #292]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	4b48      	ldr	r3, [pc, #288]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800267c:	494a      	ldr	r1, [pc, #296]	; (80027a8 <HAL_RCC_OscConfig+0x630>)
 800267e:	400a      	ands	r2, r1
 8002680:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002682:	f7fe fb81 	bl	8000d88 <HAL_GetTick>
 8002686:	0003      	movs	r3, r0
 8002688:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800268c:	f7fe fb7c 	bl	8000d88 <HAL_GetTick>
 8002690:	0002      	movs	r2, r0
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e079      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269e:	4b3f      	ldr	r3, [pc, #252]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	2380      	movs	r3, #128	; 0x80
 80026a4:	049b      	lsls	r3, r3, #18
 80026a6:	4013      	ands	r3, r2
 80026a8:	d1f0      	bne.n	800268c <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026aa:	4b3c      	ldr	r3, [pc, #240]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	220f      	movs	r2, #15
 80026b0:	4393      	bics	r3, r2
 80026b2:	0019      	movs	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026b8:	4b38      	ldr	r3, [pc, #224]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026ba:	430a      	orrs	r2, r1
 80026bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80026be:	4b37      	ldr	r3, [pc, #220]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	4a3a      	ldr	r2, [pc, #232]	; (80027ac <HAL_RCC_OscConfig+0x634>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	0019      	movs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d0:	431a      	orrs	r2, r3
 80026d2:	4b32      	ldr	r3, [pc, #200]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026d4:	430a      	orrs	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d8:	4b30      	ldr	r3, [pc, #192]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4b2f      	ldr	r3, [pc, #188]	; (800279c <HAL_RCC_OscConfig+0x624>)
 80026de:	2180      	movs	r1, #128	; 0x80
 80026e0:	0449      	lsls	r1, r1, #17
 80026e2:	430a      	orrs	r2, r1
 80026e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e6:	f7fe fb4f 	bl	8000d88 <HAL_GetTick>
 80026ea:	0003      	movs	r3, r0
 80026ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026f0:	f7fe fb4a 	bl	8000d88 <HAL_GetTick>
 80026f4:	0002      	movs	r2, r0
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e047      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002702:	4b26      	ldr	r3, [pc, #152]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	2380      	movs	r3, #128	; 0x80
 8002708:	049b      	lsls	r3, r3, #18
 800270a:	4013      	ands	r3, r2
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0x578>
 800270e:	e03f      	b.n	8002790 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002710:	4b22      	ldr	r3, [pc, #136]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	4b21      	ldr	r3, [pc, #132]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002716:	4924      	ldr	r1, [pc, #144]	; (80027a8 <HAL_RCC_OscConfig+0x630>)
 8002718:	400a      	ands	r2, r1
 800271a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7fe fb34 	bl	8000d88 <HAL_GetTick>
 8002720:	0003      	movs	r3, r0
 8002722:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002726:	f7fe fb2f 	bl	8000d88 <HAL_GetTick>
 800272a:	0002      	movs	r2, r0
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e02c      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002738:	4b18      	ldr	r3, [pc, #96]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	2380      	movs	r3, #128	; 0x80
 800273e:	049b      	lsls	r3, r3, #18
 8002740:	4013      	ands	r3, r2
 8002742:	d1f0      	bne.n	8002726 <HAL_RCC_OscConfig+0x5ae>
 8002744:	e024      	b.n	8002790 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e01f      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002752:	4b12      	ldr	r3, [pc, #72]	; (800279c <HAL_RCC_OscConfig+0x624>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002758:	4b10      	ldr	r3, [pc, #64]	; (800279c <HAL_RCC_OscConfig+0x624>)
 800275a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	2380      	movs	r3, #128	; 0x80
 8002762:	025b      	lsls	r3, r3, #9
 8002764:	401a      	ands	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	429a      	cmp	r2, r3
 800276c:	d10e      	bne.n	800278c <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	220f      	movs	r2, #15
 8002772:	401a      	ands	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002778:	429a      	cmp	r2, r3
 800277a:	d107      	bne.n	800278c <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	23f0      	movs	r3, #240	; 0xf0
 8002780:	039b      	lsls	r3, r3, #14
 8002782:	401a      	ands	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002788:	429a      	cmp	r2, r3
 800278a:	d001      	beq.n	8002790 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e000      	b.n	8002792 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	0018      	movs	r0, r3
 8002794:	46bd      	mov	sp, r7
 8002796:	b008      	add	sp, #32
 8002798:	bd80      	pop	{r7, pc}
 800279a:	46c0      	nop			; (mov r8, r8)
 800279c:	40021000 	.word	0x40021000
 80027a0:	00001388 	.word	0x00001388
 80027a4:	efffffff 	.word	0xefffffff
 80027a8:	feffffff 	.word	0xfeffffff
 80027ac:	ffc2ffff 	.word	0xffc2ffff

080027b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e0b3      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c4:	4b5b      	ldr	r3, [pc, #364]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2201      	movs	r2, #1
 80027ca:	4013      	ands	r3, r2
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d911      	bls.n	80027f6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027d2:	4b58      	ldr	r3, [pc, #352]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2201      	movs	r2, #1
 80027d8:	4393      	bics	r3, r2
 80027da:	0019      	movs	r1, r3
 80027dc:	4b55      	ldr	r3, [pc, #340]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80027de:	683a      	ldr	r2, [r7, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027e4:	4b53      	ldr	r3, [pc, #332]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2201      	movs	r2, #1
 80027ea:	4013      	ands	r3, r2
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d001      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e09a      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2202      	movs	r2, #2
 80027fc:	4013      	ands	r3, r2
 80027fe:	d015      	beq.n	800282c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2204      	movs	r2, #4
 8002806:	4013      	ands	r3, r2
 8002808:	d006      	beq.n	8002818 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800280a:	4b4b      	ldr	r3, [pc, #300]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 800280c:	685a      	ldr	r2, [r3, #4]
 800280e:	4b4a      	ldr	r3, [pc, #296]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002810:	21e0      	movs	r1, #224	; 0xe0
 8002812:	00c9      	lsls	r1, r1, #3
 8002814:	430a      	orrs	r2, r1
 8002816:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002818:	4b47      	ldr	r3, [pc, #284]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	22f0      	movs	r2, #240	; 0xf0
 800281e:	4393      	bics	r3, r2
 8002820:	0019      	movs	r1, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	4b44      	ldr	r3, [pc, #272]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002828:	430a      	orrs	r2, r1
 800282a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2201      	movs	r2, #1
 8002832:	4013      	ands	r3, r2
 8002834:	d040      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d107      	bne.n	800284e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283e:	4b3e      	ldr	r3, [pc, #248]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	029b      	lsls	r3, r3, #10
 8002846:	4013      	ands	r3, r2
 8002848:	d114      	bne.n	8002874 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e06e      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b02      	cmp	r3, #2
 8002854:	d107      	bne.n	8002866 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002856:	4b38      	ldr	r3, [pc, #224]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	049b      	lsls	r3, r3, #18
 800285e:	4013      	ands	r3, r2
 8002860:	d108      	bne.n	8002874 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e062      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002866:	4b34      	ldr	r3, [pc, #208]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2202      	movs	r2, #2
 800286c:	4013      	ands	r3, r2
 800286e:	d101      	bne.n	8002874 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e05b      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002874:	4b30      	ldr	r3, [pc, #192]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2203      	movs	r2, #3
 800287a:	4393      	bics	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	4b2d      	ldr	r3, [pc, #180]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002884:	430a      	orrs	r2, r1
 8002886:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002888:	f7fe fa7e 	bl	8000d88 <HAL_GetTick>
 800288c:	0003      	movs	r3, r0
 800288e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002890:	e009      	b.n	80028a6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002892:	f7fe fa79 	bl	8000d88 <HAL_GetTick>
 8002896:	0002      	movs	r2, r0
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	4a27      	ldr	r2, [pc, #156]	; (800293c <HAL_RCC_ClockConfig+0x18c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e042      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a6:	4b24      	ldr	r3, [pc, #144]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	220c      	movs	r2, #12
 80028ac:	401a      	ands	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d1ec      	bne.n	8002892 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028b8:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d211      	bcs.n	80028ea <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c6:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2201      	movs	r2, #1
 80028cc:	4393      	bics	r3, r2
 80028ce:	0019      	movs	r1, r3
 80028d0:	4b18      	ldr	r3, [pc, #96]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d8:	4b16      	ldr	r3, [pc, #88]	; (8002934 <HAL_RCC_ClockConfig+0x184>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2201      	movs	r2, #1
 80028de:	4013      	ands	r3, r2
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d001      	beq.n	80028ea <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e020      	b.n	800292c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2204      	movs	r2, #4
 80028f0:	4013      	ands	r3, r2
 80028f2:	d009      	beq.n	8002908 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80028f4:	4b10      	ldr	r3, [pc, #64]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	4a11      	ldr	r2, [pc, #68]	; (8002940 <HAL_RCC_ClockConfig+0x190>)
 80028fa:	4013      	ands	r3, r2
 80028fc:	0019      	movs	r1, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	4b0d      	ldr	r3, [pc, #52]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002904:	430a      	orrs	r2, r1
 8002906:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002908:	f000 f820 	bl	800294c <HAL_RCC_GetSysClockFreq>
 800290c:	0001      	movs	r1, r0
 800290e:	4b0a      	ldr	r3, [pc, #40]	; (8002938 <HAL_RCC_ClockConfig+0x188>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	091b      	lsrs	r3, r3, #4
 8002914:	220f      	movs	r2, #15
 8002916:	4013      	ands	r3, r2
 8002918:	4a0a      	ldr	r2, [pc, #40]	; (8002944 <HAL_RCC_ClockConfig+0x194>)
 800291a:	5cd3      	ldrb	r3, [r2, r3]
 800291c:	000a      	movs	r2, r1
 800291e:	40da      	lsrs	r2, r3
 8002920:	4b09      	ldr	r3, [pc, #36]	; (8002948 <HAL_RCC_ClockConfig+0x198>)
 8002922:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002924:	2000      	movs	r0, #0
 8002926:	f7fe f9e9 	bl	8000cfc <HAL_InitTick>
  
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b004      	add	sp, #16
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40022000 	.word	0x40022000
 8002938:	40021000 	.word	0x40021000
 800293c:	00001388 	.word	0x00001388
 8002940:	fffff8ff 	.word	0xfffff8ff
 8002944:	080049ac 	.word	0x080049ac
 8002948:	20000000 	.word	0x20000000

0800294c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b08f      	sub	sp, #60	; 0x3c
 8002950:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002952:	2314      	movs	r3, #20
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	4a2b      	ldr	r2, [pc, #172]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002958:	ca13      	ldmia	r2!, {r0, r1, r4}
 800295a:	c313      	stmia	r3!, {r0, r1, r4}
 800295c:	6812      	ldr	r2, [r2, #0]
 800295e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002960:	1d3b      	adds	r3, r7, #4
 8002962:	4a29      	ldr	r2, [pc, #164]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002964:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002966:	c313      	stmia	r3!, {r0, r1, r4}
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800296c:	2300      	movs	r3, #0
 800296e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002970:	2300      	movs	r3, #0
 8002972:	62bb      	str	r3, [r7, #40]	; 0x28
 8002974:	2300      	movs	r3, #0
 8002976:	637b      	str	r3, [r7, #52]	; 0x34
 8002978:	2300      	movs	r3, #0
 800297a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800297c:	2300      	movs	r3, #0
 800297e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002980:	4b22      	ldr	r3, [pc, #136]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002988:	220c      	movs	r2, #12
 800298a:	4013      	ands	r3, r2
 800298c:	2b04      	cmp	r3, #4
 800298e:	d002      	beq.n	8002996 <HAL_RCC_GetSysClockFreq+0x4a>
 8002990:	2b08      	cmp	r3, #8
 8002992:	d003      	beq.n	800299c <HAL_RCC_GetSysClockFreq+0x50>
 8002994:	e02d      	b.n	80029f2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002996:	4b1e      	ldr	r3, [pc, #120]	; (8002a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002998:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800299a:	e02d      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800299c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800299e:	0c9b      	lsrs	r3, r3, #18
 80029a0:	220f      	movs	r2, #15
 80029a2:	4013      	ands	r3, r2
 80029a4:	2214      	movs	r2, #20
 80029a6:	18ba      	adds	r2, r7, r2
 80029a8:	5cd3      	ldrb	r3, [r2, r3]
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029ac:	4b17      	ldr	r3, [pc, #92]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xc0>)
 80029ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b0:	220f      	movs	r2, #15
 80029b2:	4013      	ands	r3, r2
 80029b4:	1d3a      	adds	r2, r7, #4
 80029b6:	5cd3      	ldrb	r3, [r2, r3]
 80029b8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	025b      	lsls	r3, r3, #9
 80029c0:	4013      	ands	r3, r2
 80029c2:	d009      	beq.n	80029d8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029c6:	4812      	ldr	r0, [pc, #72]	; (8002a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029c8:	f7fd fb9e 	bl	8000108 <__udivsi3>
 80029cc:	0003      	movs	r3, r0
 80029ce:	001a      	movs	r2, r3
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	4353      	muls	r3, r2
 80029d4:	637b      	str	r3, [r7, #52]	; 0x34
 80029d6:	e009      	b.n	80029ec <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80029d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029da:	000a      	movs	r2, r1
 80029dc:	0152      	lsls	r2, r2, #5
 80029de:	1a52      	subs	r2, r2, r1
 80029e0:	0193      	lsls	r3, r2, #6
 80029e2:	1a9b      	subs	r3, r3, r2
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	185b      	adds	r3, r3, r1
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80029ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029ee:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029f0:	e002      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029f2:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029f4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029f6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80029fa:	0018      	movs	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	b00f      	add	sp, #60	; 0x3c
 8002a00:	bd90      	pop	{r4, r7, pc}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	0800498c 	.word	0x0800498c
 8002a08:	0800499c 	.word	0x0800499c
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	007a1200 	.word	0x007a1200

08002a14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a18:	4b02      	ldr	r3, [pc, #8]	; (8002a24 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	20000000 	.word	0x20000000

08002a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002a2c:	f7ff fff2 	bl	8002a14 <HAL_RCC_GetHCLKFreq>
 8002a30:	0001      	movs	r1, r0
 8002a32:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	0a1b      	lsrs	r3, r3, #8
 8002a38:	2207      	movs	r2, #7
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	4a04      	ldr	r2, [pc, #16]	; (8002a50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a3e:	5cd3      	ldrb	r3, [r2, r3]
 8002a40:	40d9      	lsrs	r1, r3
 8002a42:	000b      	movs	r3, r1
}    
 8002a44:	0018      	movs	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	080049bc 	.word	0x080049bc

08002a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	; 0x80
 8002a6a:	025b      	lsls	r3, r3, #9
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d100      	bne.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002a70:	e08f      	b.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002a72:	2317      	movs	r3, #23
 8002a74:	18fb      	adds	r3, r7, r3
 8002a76:	2200      	movs	r2, #0
 8002a78:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a7a:	4b57      	ldr	r3, [pc, #348]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a7c:	69da      	ldr	r2, [r3, #28]
 8002a7e:	2380      	movs	r3, #128	; 0x80
 8002a80:	055b      	lsls	r3, r3, #21
 8002a82:	4013      	ands	r3, r2
 8002a84:	d111      	bne.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a86:	4b54      	ldr	r3, [pc, #336]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a88:	69da      	ldr	r2, [r3, #28]
 8002a8a:	4b53      	ldr	r3, [pc, #332]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a8c:	2180      	movs	r1, #128	; 0x80
 8002a8e:	0549      	lsls	r1, r1, #21
 8002a90:	430a      	orrs	r2, r1
 8002a92:	61da      	str	r2, [r3, #28]
 8002a94:	4b50      	ldr	r3, [pc, #320]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002a96:	69da      	ldr	r2, [r3, #28]
 8002a98:	2380      	movs	r3, #128	; 0x80
 8002a9a:	055b      	lsls	r3, r3, #21
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aa2:	2317      	movs	r3, #23
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aaa:	4b4c      	ldr	r3, [pc, #304]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	2380      	movs	r3, #128	; 0x80
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	d11a      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab6:	4b49      	ldr	r3, [pc, #292]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	4b48      	ldr	r3, [pc, #288]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002abc:	2180      	movs	r1, #128	; 0x80
 8002abe:	0049      	lsls	r1, r1, #1
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac4:	f7fe f960 	bl	8000d88 <HAL_GetTick>
 8002ac8:	0003      	movs	r3, r0
 8002aca:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	e008      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fe f95b 	bl	8000d88 <HAL_GetTick>
 8002ad2:	0002      	movs	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b64      	cmp	r3, #100	; 0x64
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e077      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae0:	4b3e      	ldr	r3, [pc, #248]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	2380      	movs	r3, #128	; 0x80
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4013      	ands	r3, r2
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002aec:	4b3a      	ldr	r3, [pc, #232]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002aee:	6a1a      	ldr	r2, [r3, #32]
 8002af0:	23c0      	movs	r3, #192	; 0xc0
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4013      	ands	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d034      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	23c0      	movs	r3, #192	; 0xc0
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4013      	ands	r3, r2
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d02c      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b0e:	4b32      	ldr	r3, [pc, #200]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	4a33      	ldr	r2, [pc, #204]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b18:	4b2f      	ldr	r3, [pc, #188]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b1a:	6a1a      	ldr	r2, [r3, #32]
 8002b1c:	4b2e      	ldr	r3, [pc, #184]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b1e:	2180      	movs	r1, #128	; 0x80
 8002b20:	0249      	lsls	r1, r1, #9
 8002b22:	430a      	orrs	r2, r1
 8002b24:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b26:	4b2c      	ldr	r3, [pc, #176]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b28:	6a1a      	ldr	r2, [r3, #32]
 8002b2a:	4b2b      	ldr	r3, [pc, #172]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b2c:	492d      	ldr	r1, [pc, #180]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002b2e:	400a      	ands	r2, r1
 8002b30:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b32:	4b29      	ldr	r3, [pc, #164]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d013      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b40:	f7fe f922 	bl	8000d88 <HAL_GetTick>
 8002b44:	0003      	movs	r3, r0
 8002b46:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b48:	e009      	b.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f7fe f91d 	bl	8000d88 <HAL_GetTick>
 8002b4e:	0002      	movs	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	4a24      	ldr	r2, [pc, #144]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e038      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b5e:	4b1e      	ldr	r3, [pc, #120]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	2202      	movs	r2, #2
 8002b64:	4013      	ands	r3, r2
 8002b66:	d0f0      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b68:	4b1b      	ldr	r3, [pc, #108]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	4a1c      	ldr	r2, [pc, #112]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	0019      	movs	r1, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	4b18      	ldr	r3, [pc, #96]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b7c:	2317      	movs	r3, #23
 8002b7e:	18fb      	adds	r3, r7, r3
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d105      	bne.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b88:	69da      	ldr	r2, [r3, #28]
 8002b8a:	4b13      	ldr	r3, [pc, #76]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b8c:	4917      	ldr	r1, [pc, #92]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002b8e:	400a      	ands	r2, r1
 8002b90:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2201      	movs	r2, #1
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d009      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b9c:	4b0e      	ldr	r3, [pc, #56]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba0:	2203      	movs	r2, #3
 8002ba2:	4393      	bics	r3, r2
 8002ba4:	0019      	movs	r1, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	4b0b      	ldr	r3, [pc, #44]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bac:	430a      	orrs	r2, r1
 8002bae:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d009      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	2210      	movs	r2, #16
 8002bc0:	4393      	bics	r3, r2
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	b006      	add	sp, #24
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40007000 	.word	0x40007000
 8002be0:	fffffcff 	.word	0xfffffcff
 8002be4:	fffeffff 	.word	0xfffeffff
 8002be8:	00001388 	.word	0x00001388
 8002bec:	efffffff 	.word	0xefffffff

08002bf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e044      	b.n	8002c8c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d107      	bne.n	8002c1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2270      	movs	r2, #112	; 0x70
 8002c0e:	2100      	movs	r1, #0
 8002c10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f7fd ff1b 	bl	8000a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2224      	movs	r2, #36	; 0x24
 8002c1e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	438a      	bics	r2, r1
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	0018      	movs	r0, r3
 8002c34:	f000 f988 	bl	8002f48 <UART_SetConfig>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d101      	bne.n	8002c42 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e024      	b.n	8002c8c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f000 fb01 	bl	8003254 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	490d      	ldr	r1, [pc, #52]	; (8002c94 <HAL_UART_Init+0xa4>)
 8002c5e:	400a      	ands	r2, r1
 8002c60:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2108      	movs	r1, #8
 8002c6e:	438a      	bics	r2, r1
 8002c70:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	0018      	movs	r0, r3
 8002c86:	f000 fb99 	bl	80033bc <UART_CheckIdleState>
 8002c8a:	0003      	movs	r3, r0
}
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b002      	add	sp, #8
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	fffff7ff 	.word	0xfffff7ff

08002c98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	; 0x28
 8002c9c:	af02      	add	r7, sp, #8
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	1dbb      	adds	r3, r7, #6
 8002ca6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cac:	2b20      	cmp	r3, #32
 8002cae:	d000      	beq.n	8002cb2 <HAL_UART_Transmit+0x1a>
 8002cb0:	e095      	b.n	8002dde <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_UART_Transmit+0x28>
 8002cb8:	1dbb      	adds	r3, r7, #6
 8002cba:	881b      	ldrh	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e08d      	b.n	8002de0 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	2380      	movs	r3, #128	; 0x80
 8002cca:	015b      	lsls	r3, r3, #5
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d109      	bne.n	8002ce4 <HAL_UART_Transmit+0x4c>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d105      	bne.n	8002ce4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d001      	beq.n	8002ce4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e07d      	b.n	8002de0 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2270      	movs	r2, #112	; 0x70
 8002ce8:	5c9b      	ldrb	r3, [r3, r2]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d101      	bne.n	8002cf2 <HAL_UART_Transmit+0x5a>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e076      	b.n	8002de0 <HAL_UART_Transmit+0x148>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2270      	movs	r2, #112	; 0x70
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2221      	movs	r2, #33	; 0x21
 8002d04:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002d06:	f7fe f83f 	bl	8000d88 <HAL_GetTick>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	1dba      	adds	r2, r7, #6
 8002d12:	2150      	movs	r1, #80	; 0x50
 8002d14:	8812      	ldrh	r2, [r2, #0]
 8002d16:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1dba      	adds	r2, r7, #6
 8002d1c:	2152      	movs	r1, #82	; 0x52
 8002d1e:	8812      	ldrh	r2, [r2, #0]
 8002d20:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	015b      	lsls	r3, r3, #5
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d108      	bne.n	8002d40 <HAL_UART_Transmit+0xa8>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d104      	bne.n	8002d40 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8002d36:	2300      	movs	r3, #0
 8002d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	61bb      	str	r3, [r7, #24]
 8002d3e:	e003      	b.n	8002d48 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d44:	2300      	movs	r3, #0
 8002d46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d48:	e02d      	b.n	8002da6 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	0013      	movs	r3, r2
 8002d54:	2200      	movs	r2, #0
 8002d56:	2180      	movs	r1, #128	; 0x80
 8002d58:	f000 fb76 	bl	8003448 <UART_WaitOnFlagUntilTimeout>
 8002d5c:	1e03      	subs	r3, r0, #0
 8002d5e:	d001      	beq.n	8002d64 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e03d      	b.n	8002de0 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10b      	bne.n	8002d82 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	881a      	ldrh	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	05d2      	lsls	r2, r2, #23
 8002d74:	0dd2      	lsrs	r2, r2, #23
 8002d76:	b292      	uxth	r2, r2
 8002d78:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	e008      	b.n	8002d94 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	b292      	uxth	r2, r2
 8002d8c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	3301      	adds	r3, #1
 8002d92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2252      	movs	r2, #82	; 0x52
 8002d98:	5a9b      	ldrh	r3, [r3, r2]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b299      	uxth	r1, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2252      	movs	r2, #82	; 0x52
 8002da4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2252      	movs	r2, #82	; 0x52
 8002daa:	5a9b      	ldrh	r3, [r3, r2]
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1cb      	bne.n	8002d4a <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	0013      	movs	r3, r2
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2140      	movs	r1, #64	; 0x40
 8002dc0:	f000 fb42 	bl	8003448 <UART_WaitOnFlagUntilTimeout>
 8002dc4:	1e03      	subs	r3, r0, #0
 8002dc6:	d001      	beq.n	8002dcc <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e009      	b.n	8002de0 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2270      	movs	r2, #112	; 0x70
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	e000      	b.n	8002de0 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002dde:	2302      	movs	r3, #2
  }
}
 8002de0:	0018      	movs	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b008      	add	sp, #32
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	1dbb      	adds	r3, r7, #6
 8002df4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	d000      	beq.n	8002e00 <HAL_UART_Receive_DMA+0x18>
 8002dfe:	e07f      	b.n	8002f00 <HAL_UART_Receive_DMA+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_UART_Receive_DMA+0x26>
 8002e06:	1dbb      	adds	r3, r7, #6
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e077      	b.n	8002f02 <HAL_UART_Receive_DMA+0x11a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	2380      	movs	r3, #128	; 0x80
 8002e18:	015b      	lsls	r3, r3, #5
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d109      	bne.n	8002e32 <HAL_UART_Receive_DMA+0x4a>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d105      	bne.n	8002e32 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d001      	beq.n	8002e32 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e067      	b.n	8002f02 <HAL_UART_Receive_DMA+0x11a>
      }
    }

    __HAL_LOCK(huart);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2270      	movs	r2, #112	; 0x70
 8002e36:	5c9b      	ldrb	r3, [r3, r2]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d101      	bne.n	8002e40 <HAL_UART_Receive_DMA+0x58>
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	e060      	b.n	8002f02 <HAL_UART_Receive_DMA+0x11a>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2270      	movs	r2, #112	; 0x70
 8002e44:	2101      	movs	r1, #1
 8002e46:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1dba      	adds	r2, r7, #6
 8002e52:	2158      	movs	r1, #88	; 0x58
 8002e54:	8812      	ldrh	r2, [r2, #0]
 8002e56:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2222      	movs	r2, #34	; 0x22
 8002e62:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d02a      	beq.n	8002ec2 <HAL_UART_Receive_DMA+0xda>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e70:	4a26      	ldr	r2, [pc, #152]	; (8002f0c <HAL_UART_Receive_DMA+0x124>)
 8002e72:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e78:	4a25      	ldr	r2, [pc, #148]	; (8002f10 <HAL_UART_Receive_DMA+0x128>)
 8002e7a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e80:	4a24      	ldr	r2, [pc, #144]	; (8002f14 <HAL_UART_Receive_DMA+0x12c>)
 8002e82:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e88:	2200      	movs	r2, #0
 8002e8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	3324      	adds	r3, #36	; 0x24
 8002e96:	0019      	movs	r1, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e9c:	001a      	movs	r2, r3
 8002e9e:	1dbb      	adds	r3, r7, #6
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	f7fe f8a1 	bl	8000fe8 <HAL_DMA_Start_IT>
 8002ea6:	1e03      	subs	r3, r0, #0
 8002ea8:	d00b      	beq.n	8002ec2 <HAL_UART_Receive_DMA+0xda>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2210      	movs	r2, #16
 8002eae:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2270      	movs	r2, #112	; 0x70
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e01f      	b.n	8002f02 <HAL_UART_Receive_DMA+0x11a>
      }
    }
    __HAL_UNLOCK(huart);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2270      	movs	r2, #112	; 0x70
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2180      	movs	r1, #128	; 0x80
 8002ed6:	0049      	lsls	r1, r1, #1
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2140      	movs	r1, #64	; 0x40
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	e000      	b.n	8002f02 <HAL_UART_Receive_DMA+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002f00:	2302      	movs	r3, #2
  }
}
 8002f02:	0018      	movs	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b004      	add	sp, #16
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	080035ad 	.word	0x080035ad
 8002f10:	08003615 	.word	0x08003615
 8002f14:	08003633 	.word	0x08003633

08002f18 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002f20:	46c0      	nop			; (mov r8, r8)
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b002      	add	sp, #8
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002f40:	46c0      	nop			; (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b002      	add	sp, #8
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f54:	2317      	movs	r3, #23
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	2200      	movs	r2, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4aad      	ldr	r2, [pc, #692]	; (8003230 <UART_SetConfig+0x2e8>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	0019      	movs	r1, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	4aa8      	ldr	r2, [pc, #672]	; (8003234 <UART_SetConfig+0x2ec>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	0019      	movs	r1, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	693a      	ldr	r2, [r7, #16]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	4a9f      	ldr	r2, [pc, #636]	; (8003238 <UART_SetConfig+0x2f0>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a9b      	ldr	r2, [pc, #620]	; (800323c <UART_SetConfig+0x2f4>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d125      	bne.n	800301e <UART_SetConfig+0xd6>
 8002fd2:	4b9b      	ldr	r3, [pc, #620]	; (8003240 <UART_SetConfig+0x2f8>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d00f      	beq.n	8002ffe <UART_SetConfig+0xb6>
 8002fde:	d304      	bcc.n	8002fea <UART_SetConfig+0xa2>
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d011      	beq.n	8003008 <UART_SetConfig+0xc0>
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d005      	beq.n	8002ff4 <UART_SetConfig+0xac>
 8002fe8:	e013      	b.n	8003012 <UART_SetConfig+0xca>
 8002fea:	231f      	movs	r3, #31
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	2200      	movs	r2, #0
 8002ff0:	701a      	strb	r2, [r3, #0]
 8002ff2:	e022      	b.n	800303a <UART_SetConfig+0xf2>
 8002ff4:	231f      	movs	r3, #31
 8002ff6:	18fb      	adds	r3, r7, r3
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	701a      	strb	r2, [r3, #0]
 8002ffc:	e01d      	b.n	800303a <UART_SetConfig+0xf2>
 8002ffe:	231f      	movs	r3, #31
 8003000:	18fb      	adds	r3, r7, r3
 8003002:	2204      	movs	r2, #4
 8003004:	701a      	strb	r2, [r3, #0]
 8003006:	e018      	b.n	800303a <UART_SetConfig+0xf2>
 8003008:	231f      	movs	r3, #31
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	2208      	movs	r2, #8
 800300e:	701a      	strb	r2, [r3, #0]
 8003010:	e013      	b.n	800303a <UART_SetConfig+0xf2>
 8003012:	231f      	movs	r3, #31
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	2210      	movs	r2, #16
 8003018:	701a      	strb	r2, [r3, #0]
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	e00d      	b.n	800303a <UART_SetConfig+0xf2>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a88      	ldr	r2, [pc, #544]	; (8003244 <UART_SetConfig+0x2fc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d104      	bne.n	8003032 <UART_SetConfig+0xea>
 8003028:	231f      	movs	r3, #31
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	2200      	movs	r2, #0
 800302e:	701a      	strb	r2, [r3, #0]
 8003030:	e003      	b.n	800303a <UART_SetConfig+0xf2>
 8003032:	231f      	movs	r3, #31
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	2210      	movs	r2, #16
 8003038:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69da      	ldr	r2, [r3, #28]
 800303e:	2380      	movs	r3, #128	; 0x80
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	429a      	cmp	r2, r3
 8003044:	d000      	beq.n	8003048 <UART_SetConfig+0x100>
 8003046:	e07d      	b.n	8003144 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8003048:	231f      	movs	r3, #31
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b02      	cmp	r3, #2
 8003050:	d01c      	beq.n	800308c <UART_SetConfig+0x144>
 8003052:	dc02      	bgt.n	800305a <UART_SetConfig+0x112>
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <UART_SetConfig+0x11c>
 8003058:	e04b      	b.n	80030f2 <UART_SetConfig+0x1aa>
 800305a:	2b04      	cmp	r3, #4
 800305c:	d025      	beq.n	80030aa <UART_SetConfig+0x162>
 800305e:	2b08      	cmp	r3, #8
 8003060:	d037      	beq.n	80030d2 <UART_SetConfig+0x18a>
 8003062:	e046      	b.n	80030f2 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003064:	f7ff fce0 	bl	8002a28 <HAL_RCC_GetPCLK1Freq>
 8003068:	0003      	movs	r3, r0
 800306a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	005a      	lsls	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	085b      	lsrs	r3, r3, #1
 8003076:	18d2      	adds	r2, r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	0019      	movs	r1, r3
 800307e:	0010      	movs	r0, r2
 8003080:	f7fd f842 	bl	8000108 <__udivsi3>
 8003084:	0003      	movs	r3, r0
 8003086:	b29b      	uxth	r3, r3
 8003088:	61bb      	str	r3, [r7, #24]
        break;
 800308a:	e037      	b.n	80030fc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	085b      	lsrs	r3, r3, #1
 8003092:	4a6d      	ldr	r2, [pc, #436]	; (8003248 <UART_SetConfig+0x300>)
 8003094:	189a      	adds	r2, r3, r2
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	0019      	movs	r1, r3
 800309c:	0010      	movs	r0, r2
 800309e:	f7fd f833 	bl	8000108 <__udivsi3>
 80030a2:	0003      	movs	r3, r0
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	61bb      	str	r3, [r7, #24]
        break;
 80030a8:	e028      	b.n	80030fc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030aa:	f7ff fc4f 	bl	800294c <HAL_RCC_GetSysClockFreq>
 80030ae:	0003      	movs	r3, r0
 80030b0:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	005a      	lsls	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	085b      	lsrs	r3, r3, #1
 80030bc:	18d2      	adds	r2, r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	0019      	movs	r1, r3
 80030c4:	0010      	movs	r0, r2
 80030c6:	f7fd f81f 	bl	8000108 <__udivsi3>
 80030ca:	0003      	movs	r3, r0
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	61bb      	str	r3, [r7, #24]
        break;
 80030d0:	e014      	b.n	80030fc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	085b      	lsrs	r3, r3, #1
 80030d8:	2280      	movs	r2, #128	; 0x80
 80030da:	0252      	lsls	r2, r2, #9
 80030dc:	189a      	adds	r2, r3, r2
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	0019      	movs	r1, r3
 80030e4:	0010      	movs	r0, r2
 80030e6:	f7fd f80f 	bl	8000108 <__udivsi3>
 80030ea:	0003      	movs	r3, r0
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	61bb      	str	r3, [r7, #24]
        break;
 80030f0:	e004      	b.n	80030fc <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 80030f2:	2317      	movs	r3, #23
 80030f4:	18fb      	adds	r3, r7, r3
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]
        break;
 80030fa:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	2b0f      	cmp	r3, #15
 8003100:	d91b      	bls.n	800313a <UART_SetConfig+0x1f2>
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	4a51      	ldr	r2, [pc, #324]	; (800324c <UART_SetConfig+0x304>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d817      	bhi.n	800313a <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	b29a      	uxth	r2, r3
 800310e:	200a      	movs	r0, #10
 8003110:	183b      	adds	r3, r7, r0
 8003112:	210f      	movs	r1, #15
 8003114:	438a      	bics	r2, r1
 8003116:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	085b      	lsrs	r3, r3, #1
 800311c:	b29b      	uxth	r3, r3
 800311e:	2207      	movs	r2, #7
 8003120:	4013      	ands	r3, r2
 8003122:	b299      	uxth	r1, r3
 8003124:	183b      	adds	r3, r7, r0
 8003126:	183a      	adds	r2, r7, r0
 8003128:	8812      	ldrh	r2, [r2, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	183a      	adds	r2, r7, r0
 8003134:	8812      	ldrh	r2, [r2, #0]
 8003136:	60da      	str	r2, [r3, #12]
 8003138:	e06c      	b.n	8003214 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800313a:	2317      	movs	r3, #23
 800313c:	18fb      	adds	r3, r7, r3
 800313e:	2201      	movs	r2, #1
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	e067      	b.n	8003214 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8003144:	231f      	movs	r3, #31
 8003146:	18fb      	adds	r3, r7, r3
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	2b02      	cmp	r3, #2
 800314c:	d01b      	beq.n	8003186 <UART_SetConfig+0x23e>
 800314e:	dc02      	bgt.n	8003156 <UART_SetConfig+0x20e>
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <UART_SetConfig+0x218>
 8003154:	e049      	b.n	80031ea <UART_SetConfig+0x2a2>
 8003156:	2b04      	cmp	r3, #4
 8003158:	d024      	beq.n	80031a4 <UART_SetConfig+0x25c>
 800315a:	2b08      	cmp	r3, #8
 800315c:	d035      	beq.n	80031ca <UART_SetConfig+0x282>
 800315e:	e044      	b.n	80031ea <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003160:	f7ff fc62 	bl	8002a28 <HAL_RCC_GetPCLK1Freq>
 8003164:	0003      	movs	r3, r0
 8003166:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	085a      	lsrs	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	18d2      	adds	r2, r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	0019      	movs	r1, r3
 8003178:	0010      	movs	r0, r2
 800317a:	f7fc ffc5 	bl	8000108 <__udivsi3>
 800317e:	0003      	movs	r3, r0
 8003180:	b29b      	uxth	r3, r3
 8003182:	61bb      	str	r3, [r7, #24]
        break;
 8003184:	e036      	b.n	80031f4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	4a30      	ldr	r2, [pc, #192]	; (8003250 <UART_SetConfig+0x308>)
 800318e:	189a      	adds	r2, r3, r2
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	0019      	movs	r1, r3
 8003196:	0010      	movs	r0, r2
 8003198:	f7fc ffb6 	bl	8000108 <__udivsi3>
 800319c:	0003      	movs	r3, r0
 800319e:	b29b      	uxth	r3, r3
 80031a0:	61bb      	str	r3, [r7, #24]
        break;
 80031a2:	e027      	b.n	80031f4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031a4:	f7ff fbd2 	bl	800294c <HAL_RCC_GetSysClockFreq>
 80031a8:	0003      	movs	r3, r0
 80031aa:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	085a      	lsrs	r2, r3, #1
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	18d2      	adds	r2, r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	0019      	movs	r1, r3
 80031bc:	0010      	movs	r0, r2
 80031be:	f7fc ffa3 	bl	8000108 <__udivsi3>
 80031c2:	0003      	movs	r3, r0
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	61bb      	str	r3, [r7, #24]
        break;
 80031c8:	e014      	b.n	80031f4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	085b      	lsrs	r3, r3, #1
 80031d0:	2280      	movs	r2, #128	; 0x80
 80031d2:	0212      	lsls	r2, r2, #8
 80031d4:	189a      	adds	r2, r3, r2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	0019      	movs	r1, r3
 80031dc:	0010      	movs	r0, r2
 80031de:	f7fc ff93 	bl	8000108 <__udivsi3>
 80031e2:	0003      	movs	r3, r0
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	61bb      	str	r3, [r7, #24]
        break;
 80031e8:	e004      	b.n	80031f4 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 80031ea:	2317      	movs	r3, #23
 80031ec:	18fb      	adds	r3, r7, r3
 80031ee:	2201      	movs	r2, #1
 80031f0:	701a      	strb	r2, [r3, #0]
        break;
 80031f2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	2b0f      	cmp	r3, #15
 80031f8:	d908      	bls.n	800320c <UART_SetConfig+0x2c4>
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	4a13      	ldr	r2, [pc, #76]	; (800324c <UART_SetConfig+0x304>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d804      	bhi.n	800320c <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	60da      	str	r2, [r3, #12]
 800320a:	e003      	b.n	8003214 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800320c:	2317      	movs	r3, #23
 800320e:	18fb      	adds	r3, r7, r3
 8003210:	2201      	movs	r2, #1
 8003212:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003220:	2317      	movs	r3, #23
 8003222:	18fb      	adds	r3, r7, r3
 8003224:	781b      	ldrb	r3, [r3, #0]
}
 8003226:	0018      	movs	r0, r3
 8003228:	46bd      	mov	sp, r7
 800322a:	b008      	add	sp, #32
 800322c:	bd80      	pop	{r7, pc}
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	ffff69f3 	.word	0xffff69f3
 8003234:	ffffcfff 	.word	0xffffcfff
 8003238:	fffff4ff 	.word	0xfffff4ff
 800323c:	40013800 	.word	0x40013800
 8003240:	40021000 	.word	0x40021000
 8003244:	40004400 	.word	0x40004400
 8003248:	00f42400 	.word	0x00f42400
 800324c:	0000ffff 	.word	0x0000ffff
 8003250:	007a1200 	.word	0x007a1200

08003254 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003260:	2201      	movs	r2, #1
 8003262:	4013      	ands	r3, r2
 8003264:	d00b      	beq.n	800327e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	4a4a      	ldr	r2, [pc, #296]	; (8003398 <UART_AdvFeatureConfig+0x144>)
 800326e:	4013      	ands	r3, r2
 8003270:	0019      	movs	r1, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	2202      	movs	r2, #2
 8003284:	4013      	ands	r3, r2
 8003286:	d00b      	beq.n	80032a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4a43      	ldr	r2, [pc, #268]	; (800339c <UART_AdvFeatureConfig+0x148>)
 8003290:	4013      	ands	r3, r2
 8003292:	0019      	movs	r1, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a4:	2204      	movs	r2, #4
 80032a6:	4013      	ands	r3, r2
 80032a8:	d00b      	beq.n	80032c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	4a3b      	ldr	r2, [pc, #236]	; (80033a0 <UART_AdvFeatureConfig+0x14c>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	0019      	movs	r1, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	2208      	movs	r2, #8
 80032c8:	4013      	ands	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4a34      	ldr	r2, [pc, #208]	; (80033a4 <UART_AdvFeatureConfig+0x150>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	0019      	movs	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e8:	2210      	movs	r2, #16
 80032ea:	4013      	ands	r3, r2
 80032ec:	d00b      	beq.n	8003306 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	4a2c      	ldr	r2, [pc, #176]	; (80033a8 <UART_AdvFeatureConfig+0x154>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	0019      	movs	r1, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330a:	2220      	movs	r2, #32
 800330c:	4013      	ands	r3, r2
 800330e:	d00b      	beq.n	8003328 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	4a25      	ldr	r2, [pc, #148]	; (80033ac <UART_AdvFeatureConfig+0x158>)
 8003318:	4013      	ands	r3, r2
 800331a:	0019      	movs	r1, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	2240      	movs	r2, #64	; 0x40
 800332e:	4013      	ands	r3, r2
 8003330:	d01d      	beq.n	800336e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	4a1d      	ldr	r2, [pc, #116]	; (80033b0 <UART_AdvFeatureConfig+0x15c>)
 800333a:	4013      	ands	r3, r2
 800333c:	0019      	movs	r1, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800334e:	2380      	movs	r3, #128	; 0x80
 8003350:	035b      	lsls	r3, r3, #13
 8003352:	429a      	cmp	r2, r3
 8003354:	d10b      	bne.n	800336e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4a15      	ldr	r2, [pc, #84]	; (80033b4 <UART_AdvFeatureConfig+0x160>)
 800335e:	4013      	ands	r3, r2
 8003360:	0019      	movs	r1, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003372:	2280      	movs	r2, #128	; 0x80
 8003374:	4013      	ands	r3, r2
 8003376:	d00b      	beq.n	8003390 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	4a0e      	ldr	r2, [pc, #56]	; (80033b8 <UART_AdvFeatureConfig+0x164>)
 8003380:	4013      	ands	r3, r2
 8003382:	0019      	movs	r1, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	605a      	str	r2, [r3, #4]
  }
}
 8003390:	46c0      	nop			; (mov r8, r8)
 8003392:	46bd      	mov	sp, r7
 8003394:	b002      	add	sp, #8
 8003396:	bd80      	pop	{r7, pc}
 8003398:	fffdffff 	.word	0xfffdffff
 800339c:	fffeffff 	.word	0xfffeffff
 80033a0:	fffbffff 	.word	0xfffbffff
 80033a4:	ffff7fff 	.word	0xffff7fff
 80033a8:	ffffefff 	.word	0xffffefff
 80033ac:	ffffdfff 	.word	0xffffdfff
 80033b0:	ffefffff 	.word	0xffefffff
 80033b4:	ff9fffff 	.word	0xff9fffff
 80033b8:	fff7ffff 	.word	0xfff7ffff

080033bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af02      	add	r7, sp, #8
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80033ca:	f7fd fcdd 	bl	8000d88 <HAL_GetTick>
 80033ce:	0003      	movs	r3, r0
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2208      	movs	r2, #8
 80033da:	4013      	ands	r3, r2
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d10d      	bne.n	80033fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	0399      	lsls	r1, r3, #14
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	4b16      	ldr	r3, [pc, #88]	; (8003444 <UART_CheckIdleState+0x88>)
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	0013      	movs	r3, r2
 80033ee:	2200      	movs	r2, #0
 80033f0:	f000 f82a 	bl	8003448 <UART_WaitOnFlagUntilTimeout>
 80033f4:	1e03      	subs	r3, r0, #0
 80033f6:	d001      	beq.n	80033fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e01f      	b.n	800343c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2204      	movs	r2, #4
 8003404:	4013      	ands	r3, r2
 8003406:	2b04      	cmp	r3, #4
 8003408:	d10d      	bne.n	8003426 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	2380      	movs	r3, #128	; 0x80
 800340e:	03d9      	lsls	r1, r3, #15
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	4b0c      	ldr	r3, [pc, #48]	; (8003444 <UART_CheckIdleState+0x88>)
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	0013      	movs	r3, r2
 8003418:	2200      	movs	r2, #0
 800341a:	f000 f815 	bl	8003448 <UART_WaitOnFlagUntilTimeout>
 800341e:	1e03      	subs	r3, r0, #0
 8003420:	d001      	beq.n	8003426 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e00a      	b.n	800343c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2270      	movs	r2, #112	; 0x70
 8003436:	2100      	movs	r1, #0
 8003438:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b004      	add	sp, #16
 8003442:	bd80      	pop	{r7, pc}
 8003444:	01ffffff 	.word	0x01ffffff

08003448 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	1dfb      	adds	r3, r7, #7
 8003456:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003458:	e05d      	b.n	8003516 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	3301      	adds	r3, #1
 800345e:	d05a      	beq.n	8003516 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003460:	f7fd fc92 	bl	8000d88 <HAL_GetTick>
 8003464:	0002      	movs	r2, r0
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	429a      	cmp	r2, r3
 800346e:	d302      	bcc.n	8003476 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d11b      	bne.n	80034ae <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	492f      	ldr	r1, [pc, #188]	; (8003540 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003482:	400a      	ands	r2, r1
 8003484:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2101      	movs	r1, #1
 8003492:	438a      	bics	r2, r1
 8003494:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2220      	movs	r2, #32
 80034a0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2270      	movs	r2, #112	; 0x70
 80034a6:	2100      	movs	r1, #0
 80034a8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e043      	b.n	8003536 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2204      	movs	r2, #4
 80034b6:	4013      	ands	r3, r2
 80034b8:	d02d      	beq.n	8003516 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	69da      	ldr	r2, [r3, #28]
 80034c0:	2380      	movs	r3, #128	; 0x80
 80034c2:	011b      	lsls	r3, r3, #4
 80034c4:	401a      	ands	r2, r3
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d123      	bne.n	8003516 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2280      	movs	r2, #128	; 0x80
 80034d4:	0112      	lsls	r2, r2, #4
 80034d6:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4917      	ldr	r1, [pc, #92]	; (8003540 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80034e4:	400a      	ands	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2101      	movs	r1, #1
 80034f4:	438a      	bics	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2220      	movs	r2, #32
 80034fc:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2220      	movs	r2, #32
 8003502:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2220      	movs	r2, #32
 8003508:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2270      	movs	r2, #112	; 0x70
 800350e:	2100      	movs	r1, #0
 8003510:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e00f      	b.n	8003536 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	4013      	ands	r3, r2
 8003520:	68ba      	ldr	r2, [r7, #8]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	425a      	negs	r2, r3
 8003526:	4153      	adcs	r3, r2
 8003528:	b2db      	uxtb	r3, r3
 800352a:	001a      	movs	r2, r3
 800352c:	1dfb      	adds	r3, r7, #7
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d092      	beq.n	800345a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	0018      	movs	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	b004      	add	sp, #16
 800353c:	bd80      	pop	{r7, pc}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	fffffe5f 	.word	0xfffffe5f

08003544 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	21c0      	movs	r1, #192	; 0xc0
 8003558:	438a      	bics	r2, r1
 800355a:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2220      	movs	r2, #32
 8003560:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	46bd      	mov	sp, r7
 8003566:	b002      	add	sp, #8
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	490a      	ldr	r1, [pc, #40]	; (80035a8 <UART_EndRxTransfer+0x3c>)
 8003580:	400a      	ands	r2, r1
 8003582:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2101      	movs	r1, #1
 8003590:	438a      	bics	r2, r1
 8003592:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2220      	movs	r2, #32
 8003598:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	661a      	str	r2, [r3, #96]	; 0x60
}
 80035a0:	46c0      	nop			; (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b002      	add	sp, #8
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	fffffedf 	.word	0xfffffedf

080035ac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b20      	cmp	r3, #32
 80035c0:	d01e      	beq.n	8003600 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	225a      	movs	r2, #90	; 0x5a
 80035c6:	2100      	movs	r1, #0
 80035c8:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	490e      	ldr	r1, [pc, #56]	; (8003610 <UART_DMAReceiveCplt+0x64>)
 80035d6:	400a      	ands	r2, r1
 80035d8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2101      	movs	r1, #1
 80035e6:	438a      	bics	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2140      	movs	r1, #64	; 0x40
 80035f6:	438a      	bics	r2, r1
 80035f8:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2220      	movs	r2, #32
 80035fe:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	0018      	movs	r0, r3
 8003604:	f7ff fc88 	bl	8002f18 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003608:	46c0      	nop			; (mov r8, r8)
 800360a:	46bd      	mov	sp, r7
 800360c:	b004      	add	sp, #16
 800360e:	bd80      	pop	{r7, pc}
 8003610:	fffffeff 	.word	0xfffffeff

08003614 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	0018      	movs	r0, r3
 8003626:	f7ff fc7f 	bl	8002f28 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	46bd      	mov	sp, r7
 800362e:	b004      	add	sp, #16
 8003630:	bd80      	pop	{r7, pc}

08003632 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b086      	sub	sp, #24
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003644:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800364a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	2280      	movs	r2, #128	; 0x80
 8003654:	4013      	ands	r3, r2
 8003656:	2b80      	cmp	r3, #128	; 0x80
 8003658:	d10a      	bne.n	8003670 <UART_DMAError+0x3e>
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	2b21      	cmp	r3, #33	; 0x21
 800365e:	d107      	bne.n	8003670 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	2252      	movs	r2, #82	; 0x52
 8003664:	2100      	movs	r1, #0
 8003666:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	0018      	movs	r0, r3
 800366c:	f7ff ff6a 	bl	8003544 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	2240      	movs	r2, #64	; 0x40
 8003678:	4013      	ands	r3, r2
 800367a:	2b40      	cmp	r3, #64	; 0x40
 800367c:	d10a      	bne.n	8003694 <UART_DMAError+0x62>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2b22      	cmp	r3, #34	; 0x22
 8003682:	d107      	bne.n	8003694 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	225a      	movs	r2, #90	; 0x5a
 8003688:	2100      	movs	r1, #0
 800368a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	0018      	movs	r0, r3
 8003690:	f7ff ff6c 	bl	800356c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003698:	2210      	movs	r2, #16
 800369a:	431a      	orrs	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	0018      	movs	r0, r3
 80036a4:	f7ff fc48 	bl	8002f38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036a8:	46c0      	nop			; (mov r8, r8)
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b006      	add	sp, #24
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <atoi>:
 80036b0:	b510      	push	{r4, lr}
 80036b2:	220a      	movs	r2, #10
 80036b4:	2100      	movs	r1, #0
 80036b6:	f000 f9ad 	bl	8003a14 <strtol>
 80036ba:	bd10      	pop	{r4, pc}

080036bc <__errno>:
 80036bc:	4b01      	ldr	r3, [pc, #4]	; (80036c4 <__errno+0x8>)
 80036be:	6818      	ldr	r0, [r3, #0]
 80036c0:	4770      	bx	lr
 80036c2:	46c0      	nop			; (mov r8, r8)
 80036c4:	2000000c 	.word	0x2000000c

080036c8 <__libc_init_array>:
 80036c8:	b570      	push	{r4, r5, r6, lr}
 80036ca:	2600      	movs	r6, #0
 80036cc:	4d0c      	ldr	r5, [pc, #48]	; (8003700 <__libc_init_array+0x38>)
 80036ce:	4c0d      	ldr	r4, [pc, #52]	; (8003704 <__libc_init_array+0x3c>)
 80036d0:	1b64      	subs	r4, r4, r5
 80036d2:	10a4      	asrs	r4, r4, #2
 80036d4:	42a6      	cmp	r6, r4
 80036d6:	d109      	bne.n	80036ec <__libc_init_array+0x24>
 80036d8:	2600      	movs	r6, #0
 80036da:	f001 f8e5 	bl	80048a8 <_init>
 80036de:	4d0a      	ldr	r5, [pc, #40]	; (8003708 <__libc_init_array+0x40>)
 80036e0:	4c0a      	ldr	r4, [pc, #40]	; (800370c <__libc_init_array+0x44>)
 80036e2:	1b64      	subs	r4, r4, r5
 80036e4:	10a4      	asrs	r4, r4, #2
 80036e6:	42a6      	cmp	r6, r4
 80036e8:	d105      	bne.n	80036f6 <__libc_init_array+0x2e>
 80036ea:	bd70      	pop	{r4, r5, r6, pc}
 80036ec:	00b3      	lsls	r3, r6, #2
 80036ee:	58eb      	ldr	r3, [r5, r3]
 80036f0:	4798      	blx	r3
 80036f2:	3601      	adds	r6, #1
 80036f4:	e7ee      	b.n	80036d4 <__libc_init_array+0xc>
 80036f6:	00b3      	lsls	r3, r6, #2
 80036f8:	58eb      	ldr	r3, [r5, r3]
 80036fa:	4798      	blx	r3
 80036fc:	3601      	adds	r6, #1
 80036fe:	e7f2      	b.n	80036e6 <__libc_init_array+0x1e>
 8003700:	08004b68 	.word	0x08004b68
 8003704:	08004b68 	.word	0x08004b68
 8003708:	08004b68 	.word	0x08004b68
 800370c:	08004b6c 	.word	0x08004b6c

08003710 <memset>:
 8003710:	0003      	movs	r3, r0
 8003712:	1812      	adds	r2, r2, r0
 8003714:	4293      	cmp	r3, r2
 8003716:	d100      	bne.n	800371a <memset+0xa>
 8003718:	4770      	bx	lr
 800371a:	7019      	strb	r1, [r3, #0]
 800371c:	3301      	adds	r3, #1
 800371e:	e7f9      	b.n	8003714 <memset+0x4>

08003720 <iprintf>:
 8003720:	b40f      	push	{r0, r1, r2, r3}
 8003722:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <iprintf+0x30>)
 8003724:	b513      	push	{r0, r1, r4, lr}
 8003726:	681c      	ldr	r4, [r3, #0]
 8003728:	2c00      	cmp	r4, #0
 800372a:	d005      	beq.n	8003738 <iprintf+0x18>
 800372c:	69a3      	ldr	r3, [r4, #24]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d102      	bne.n	8003738 <iprintf+0x18>
 8003732:	0020      	movs	r0, r4
 8003734:	f000 fb46 	bl	8003dc4 <__sinit>
 8003738:	ab05      	add	r3, sp, #20
 800373a:	9a04      	ldr	r2, [sp, #16]
 800373c:	68a1      	ldr	r1, [r4, #8]
 800373e:	0020      	movs	r0, r4
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	f000 fd3b 	bl	80041bc <_vfiprintf_r>
 8003746:	bc16      	pop	{r1, r2, r4}
 8003748:	bc08      	pop	{r3}
 800374a:	b004      	add	sp, #16
 800374c:	4718      	bx	r3
 800374e:	46c0      	nop			; (mov r8, r8)
 8003750:	2000000c 	.word	0x2000000c

08003754 <_puts_r>:
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	0005      	movs	r5, r0
 8003758:	000e      	movs	r6, r1
 800375a:	2800      	cmp	r0, #0
 800375c:	d004      	beq.n	8003768 <_puts_r+0x14>
 800375e:	6983      	ldr	r3, [r0, #24]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <_puts_r+0x14>
 8003764:	f000 fb2e 	bl	8003dc4 <__sinit>
 8003768:	69ab      	ldr	r3, [r5, #24]
 800376a:	68ac      	ldr	r4, [r5, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <_puts_r+0x22>
 8003770:	0028      	movs	r0, r5
 8003772:	f000 fb27 	bl	8003dc4 <__sinit>
 8003776:	4b24      	ldr	r3, [pc, #144]	; (8003808 <_puts_r+0xb4>)
 8003778:	429c      	cmp	r4, r3
 800377a:	d10f      	bne.n	800379c <_puts_r+0x48>
 800377c:	686c      	ldr	r4, [r5, #4]
 800377e:	89a3      	ldrh	r3, [r4, #12]
 8003780:	071b      	lsls	r3, r3, #28
 8003782:	d502      	bpl.n	800378a <_puts_r+0x36>
 8003784:	6923      	ldr	r3, [r4, #16]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d11f      	bne.n	80037ca <_puts_r+0x76>
 800378a:	0021      	movs	r1, r4
 800378c:	0028      	movs	r0, r5
 800378e:	f000 f9ab 	bl	8003ae8 <__swsetup_r>
 8003792:	2800      	cmp	r0, #0
 8003794:	d019      	beq.n	80037ca <_puts_r+0x76>
 8003796:	2001      	movs	r0, #1
 8003798:	4240      	negs	r0, r0
 800379a:	bd70      	pop	{r4, r5, r6, pc}
 800379c:	4b1b      	ldr	r3, [pc, #108]	; (800380c <_puts_r+0xb8>)
 800379e:	429c      	cmp	r4, r3
 80037a0:	d101      	bne.n	80037a6 <_puts_r+0x52>
 80037a2:	68ac      	ldr	r4, [r5, #8]
 80037a4:	e7eb      	b.n	800377e <_puts_r+0x2a>
 80037a6:	4b1a      	ldr	r3, [pc, #104]	; (8003810 <_puts_r+0xbc>)
 80037a8:	429c      	cmp	r4, r3
 80037aa:	d1e8      	bne.n	800377e <_puts_r+0x2a>
 80037ac:	68ec      	ldr	r4, [r5, #12]
 80037ae:	e7e6      	b.n	800377e <_puts_r+0x2a>
 80037b0:	3601      	adds	r6, #1
 80037b2:	60a3      	str	r3, [r4, #8]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	da04      	bge.n	80037c2 <_puts_r+0x6e>
 80037b8:	69a2      	ldr	r2, [r4, #24]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	dc16      	bgt.n	80037ec <_puts_r+0x98>
 80037be:	290a      	cmp	r1, #10
 80037c0:	d014      	beq.n	80037ec <_puts_r+0x98>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	6022      	str	r2, [r4, #0]
 80037c8:	7019      	strb	r1, [r3, #0]
 80037ca:	68a3      	ldr	r3, [r4, #8]
 80037cc:	7831      	ldrb	r1, [r6, #0]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	2900      	cmp	r1, #0
 80037d2:	d1ed      	bne.n	80037b0 <_puts_r+0x5c>
 80037d4:	60a3      	str	r3, [r4, #8]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	da0f      	bge.n	80037fa <_puts_r+0xa6>
 80037da:	0022      	movs	r2, r4
 80037dc:	310a      	adds	r1, #10
 80037de:	0028      	movs	r0, r5
 80037e0:	f000 f92c 	bl	8003a3c <__swbuf_r>
 80037e4:	1c43      	adds	r3, r0, #1
 80037e6:	d0d6      	beq.n	8003796 <_puts_r+0x42>
 80037e8:	200a      	movs	r0, #10
 80037ea:	e7d6      	b.n	800379a <_puts_r+0x46>
 80037ec:	0022      	movs	r2, r4
 80037ee:	0028      	movs	r0, r5
 80037f0:	f000 f924 	bl	8003a3c <__swbuf_r>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d1e8      	bne.n	80037ca <_puts_r+0x76>
 80037f8:	e7cd      	b.n	8003796 <_puts_r+0x42>
 80037fa:	200a      	movs	r0, #10
 80037fc:	6823      	ldr	r3, [r4, #0]
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	6022      	str	r2, [r4, #0]
 8003802:	7018      	strb	r0, [r3, #0]
 8003804:	e7c9      	b.n	800379a <_puts_r+0x46>
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	080049e8 	.word	0x080049e8
 800380c:	08004a08 	.word	0x08004a08
 8003810:	080049c8 	.word	0x080049c8

08003814 <puts>:
 8003814:	b510      	push	{r4, lr}
 8003816:	4b03      	ldr	r3, [pc, #12]	; (8003824 <puts+0x10>)
 8003818:	0001      	movs	r1, r0
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	f7ff ff9a 	bl	8003754 <_puts_r>
 8003820:	bd10      	pop	{r4, pc}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	2000000c 	.word	0x2000000c

08003828 <strcasecmp>:
 8003828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800382a:	0007      	movs	r7, r0
 800382c:	000e      	movs	r6, r1
 800382e:	783c      	ldrb	r4, [r7, #0]
 8003830:	f000 fb5e 	bl	8003ef0 <__locale_ctype_ptr>
 8003834:	2203      	movs	r2, #3
 8003836:	1900      	adds	r0, r0, r4
 8003838:	7843      	ldrb	r3, [r0, #1]
 800383a:	4013      	ands	r3, r2
 800383c:	2b01      	cmp	r3, #1
 800383e:	d100      	bne.n	8003842 <strcasecmp+0x1a>
 8003840:	3420      	adds	r4, #32
 8003842:	7835      	ldrb	r5, [r6, #0]
 8003844:	f000 fb54 	bl	8003ef0 <__locale_ctype_ptr>
 8003848:	2203      	movs	r2, #3
 800384a:	1940      	adds	r0, r0, r5
 800384c:	7843      	ldrb	r3, [r0, #1]
 800384e:	4013      	ands	r3, r2
 8003850:	2b01      	cmp	r3, #1
 8003852:	d100      	bne.n	8003856 <strcasecmp+0x2e>
 8003854:	3520      	adds	r5, #32
 8003856:	1b60      	subs	r0, r4, r5
 8003858:	d103      	bne.n	8003862 <strcasecmp+0x3a>
 800385a:	3701      	adds	r7, #1
 800385c:	3601      	adds	r6, #1
 800385e:	2d00      	cmp	r5, #0
 8003860:	d1e5      	bne.n	800382e <strcasecmp+0x6>
 8003862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003864 <strtok>:
 8003864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003866:	4b12      	ldr	r3, [pc, #72]	; (80038b0 <strtok+0x4c>)
 8003868:	0006      	movs	r6, r0
 800386a:	681d      	ldr	r5, [r3, #0]
 800386c:	000f      	movs	r7, r1
 800386e:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8003870:	2c00      	cmp	r4, #0
 8003872:	d116      	bne.n	80038a2 <strtok+0x3e>
 8003874:	2050      	movs	r0, #80	; 0x50
 8003876:	f000 fbb5 	bl	8003fe4 <malloc>
 800387a:	65a8      	str	r0, [r5, #88]	; 0x58
 800387c:	6004      	str	r4, [r0, #0]
 800387e:	6044      	str	r4, [r0, #4]
 8003880:	6084      	str	r4, [r0, #8]
 8003882:	60c4      	str	r4, [r0, #12]
 8003884:	6104      	str	r4, [r0, #16]
 8003886:	6144      	str	r4, [r0, #20]
 8003888:	6184      	str	r4, [r0, #24]
 800388a:	6284      	str	r4, [r0, #40]	; 0x28
 800388c:	62c4      	str	r4, [r0, #44]	; 0x2c
 800388e:	6304      	str	r4, [r0, #48]	; 0x30
 8003890:	6344      	str	r4, [r0, #52]	; 0x34
 8003892:	6384      	str	r4, [r0, #56]	; 0x38
 8003894:	63c4      	str	r4, [r0, #60]	; 0x3c
 8003896:	6404      	str	r4, [r0, #64]	; 0x40
 8003898:	6444      	str	r4, [r0, #68]	; 0x44
 800389a:	6484      	str	r4, [r0, #72]	; 0x48
 800389c:	64c4      	str	r4, [r0, #76]	; 0x4c
 800389e:	7704      	strb	r4, [r0, #28]
 80038a0:	6244      	str	r4, [r0, #36]	; 0x24
 80038a2:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80038a4:	0039      	movs	r1, r7
 80038a6:	0030      	movs	r0, r6
 80038a8:	2301      	movs	r3, #1
 80038aa:	f000 f803 	bl	80038b4 <__strtok_r>
 80038ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038b0:	2000000c 	.word	0x2000000c

080038b4 <__strtok_r>:
 80038b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038b6:	2800      	cmp	r0, #0
 80038b8:	d104      	bne.n	80038c4 <__strtok_r+0x10>
 80038ba:	6810      	ldr	r0, [r2, #0]
 80038bc:	2800      	cmp	r0, #0
 80038be:	d101      	bne.n	80038c4 <__strtok_r+0x10>
 80038c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038c2:	0020      	movs	r0, r4
 80038c4:	000e      	movs	r6, r1
 80038c6:	7805      	ldrb	r5, [r0, #0]
 80038c8:	1c44      	adds	r4, r0, #1
 80038ca:	7837      	ldrb	r7, [r6, #0]
 80038cc:	2f00      	cmp	r7, #0
 80038ce:	d104      	bne.n	80038da <__strtok_r+0x26>
 80038d0:	2d00      	cmp	r5, #0
 80038d2:	d110      	bne.n	80038f6 <__strtok_r+0x42>
 80038d4:	6015      	str	r5, [r2, #0]
 80038d6:	0028      	movs	r0, r5
 80038d8:	e7f2      	b.n	80038c0 <__strtok_r+0xc>
 80038da:	3601      	adds	r6, #1
 80038dc:	42bd      	cmp	r5, r7
 80038de:	d1f4      	bne.n	80038ca <__strtok_r+0x16>
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1ee      	bne.n	80038c2 <__strtok_r+0xe>
 80038e4:	6014      	str	r4, [r2, #0]
 80038e6:	7003      	strb	r3, [r0, #0]
 80038e8:	e7ea      	b.n	80038c0 <__strtok_r+0xc>
 80038ea:	0033      	movs	r3, r6
 80038ec:	e00d      	b.n	800390a <__strtok_r+0x56>
 80038ee:	3501      	adds	r5, #1
 80038f0:	2f00      	cmp	r7, #0
 80038f2:	d103      	bne.n	80038fc <__strtok_r+0x48>
 80038f4:	001c      	movs	r4, r3
 80038f6:	000d      	movs	r5, r1
 80038f8:	7826      	ldrb	r6, [r4, #0]
 80038fa:	1c63      	adds	r3, r4, #1
 80038fc:	782f      	ldrb	r7, [r5, #0]
 80038fe:	42be      	cmp	r6, r7
 8003900:	d1f5      	bne.n	80038ee <__strtok_r+0x3a>
 8003902:	2e00      	cmp	r6, #0
 8003904:	d0f1      	beq.n	80038ea <__strtok_r+0x36>
 8003906:	2100      	movs	r1, #0
 8003908:	7021      	strb	r1, [r4, #0]
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	e7d8      	b.n	80038c0 <__strtok_r+0xc>
	...

08003910 <_strtol_l.isra.0>:
 8003910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003912:	001f      	movs	r7, r3
 8003914:	000e      	movs	r6, r1
 8003916:	b087      	sub	sp, #28
 8003918:	9005      	str	r0, [sp, #20]
 800391a:	9101      	str	r1, [sp, #4]
 800391c:	9202      	str	r2, [sp, #8]
 800391e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003920:	7834      	ldrb	r4, [r6, #0]
 8003922:	f000 fae2 	bl	8003eea <__locale_ctype_ptr_l>
 8003926:	2208      	movs	r2, #8
 8003928:	1900      	adds	r0, r0, r4
 800392a:	7843      	ldrb	r3, [r0, #1]
 800392c:	1c75      	adds	r5, r6, #1
 800392e:	4013      	ands	r3, r2
 8003930:	d136      	bne.n	80039a0 <_strtol_l.isra.0+0x90>
 8003932:	2c2d      	cmp	r4, #45	; 0x2d
 8003934:	d136      	bne.n	80039a4 <_strtol_l.isra.0+0x94>
 8003936:	1cb5      	adds	r5, r6, #2
 8003938:	7874      	ldrb	r4, [r6, #1]
 800393a:	2601      	movs	r6, #1
 800393c:	2f00      	cmp	r7, #0
 800393e:	d062      	beq.n	8003a06 <_strtol_l.isra.0+0xf6>
 8003940:	2f10      	cmp	r7, #16
 8003942:	d109      	bne.n	8003958 <_strtol_l.isra.0+0x48>
 8003944:	2c30      	cmp	r4, #48	; 0x30
 8003946:	d107      	bne.n	8003958 <_strtol_l.isra.0+0x48>
 8003948:	2220      	movs	r2, #32
 800394a:	782b      	ldrb	r3, [r5, #0]
 800394c:	4393      	bics	r3, r2
 800394e:	2b58      	cmp	r3, #88	; 0x58
 8003950:	d154      	bne.n	80039fc <_strtol_l.isra.0+0xec>
 8003952:	2710      	movs	r7, #16
 8003954:	786c      	ldrb	r4, [r5, #1]
 8003956:	3502      	adds	r5, #2
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <_strtol_l.isra.0+0x100>)
 800395a:	0039      	movs	r1, r7
 800395c:	18f3      	adds	r3, r6, r3
 800395e:	0018      	movs	r0, r3
 8003960:	9303      	str	r3, [sp, #12]
 8003962:	f7fc fc57 	bl	8000214 <__aeabi_uidivmod>
 8003966:	9104      	str	r1, [sp, #16]
 8003968:	2101      	movs	r1, #1
 800396a:	2300      	movs	r3, #0
 800396c:	4249      	negs	r1, r1
 800396e:	0002      	movs	r2, r0
 8003970:	468c      	mov	ip, r1
 8003972:	0018      	movs	r0, r3
 8003974:	0021      	movs	r1, r4
 8003976:	3930      	subs	r1, #48	; 0x30
 8003978:	2909      	cmp	r1, #9
 800397a:	d81a      	bhi.n	80039b2 <_strtol_l.isra.0+0xa2>
 800397c:	000c      	movs	r4, r1
 800397e:	42a7      	cmp	r7, r4
 8003980:	dd23      	ble.n	80039ca <_strtol_l.isra.0+0xba>
 8003982:	1c59      	adds	r1, r3, #1
 8003984:	d009      	beq.n	800399a <_strtol_l.isra.0+0x8a>
 8003986:	4663      	mov	r3, ip
 8003988:	4282      	cmp	r2, r0
 800398a:	d306      	bcc.n	800399a <_strtol_l.isra.0+0x8a>
 800398c:	d102      	bne.n	8003994 <_strtol_l.isra.0+0x84>
 800398e:	9904      	ldr	r1, [sp, #16]
 8003990:	42a1      	cmp	r1, r4
 8003992:	db02      	blt.n	800399a <_strtol_l.isra.0+0x8a>
 8003994:	2301      	movs	r3, #1
 8003996:	4378      	muls	r0, r7
 8003998:	1820      	adds	r0, r4, r0
 800399a:	782c      	ldrb	r4, [r5, #0]
 800399c:	3501      	adds	r5, #1
 800399e:	e7e9      	b.n	8003974 <_strtol_l.isra.0+0x64>
 80039a0:	002e      	movs	r6, r5
 80039a2:	e7bc      	b.n	800391e <_strtol_l.isra.0+0xe>
 80039a4:	2c2b      	cmp	r4, #43	; 0x2b
 80039a6:	d001      	beq.n	80039ac <_strtol_l.isra.0+0x9c>
 80039a8:	001e      	movs	r6, r3
 80039aa:	e7c7      	b.n	800393c <_strtol_l.isra.0+0x2c>
 80039ac:	1cb5      	adds	r5, r6, #2
 80039ae:	7874      	ldrb	r4, [r6, #1]
 80039b0:	e7fa      	b.n	80039a8 <_strtol_l.isra.0+0x98>
 80039b2:	0021      	movs	r1, r4
 80039b4:	3941      	subs	r1, #65	; 0x41
 80039b6:	2919      	cmp	r1, #25
 80039b8:	d801      	bhi.n	80039be <_strtol_l.isra.0+0xae>
 80039ba:	3c37      	subs	r4, #55	; 0x37
 80039bc:	e7df      	b.n	800397e <_strtol_l.isra.0+0x6e>
 80039be:	0021      	movs	r1, r4
 80039c0:	3961      	subs	r1, #97	; 0x61
 80039c2:	2919      	cmp	r1, #25
 80039c4:	d801      	bhi.n	80039ca <_strtol_l.isra.0+0xba>
 80039c6:	3c57      	subs	r4, #87	; 0x57
 80039c8:	e7d9      	b.n	800397e <_strtol_l.isra.0+0x6e>
 80039ca:	1c5a      	adds	r2, r3, #1
 80039cc:	d108      	bne.n	80039e0 <_strtol_l.isra.0+0xd0>
 80039ce:	9a05      	ldr	r2, [sp, #20]
 80039d0:	3323      	adds	r3, #35	; 0x23
 80039d2:	6013      	str	r3, [r2, #0]
 80039d4:	9b02      	ldr	r3, [sp, #8]
 80039d6:	9803      	ldr	r0, [sp, #12]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d109      	bne.n	80039f0 <_strtol_l.isra.0+0xe0>
 80039dc:	b007      	add	sp, #28
 80039de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039e0:	2e00      	cmp	r6, #0
 80039e2:	d000      	beq.n	80039e6 <_strtol_l.isra.0+0xd6>
 80039e4:	4240      	negs	r0, r0
 80039e6:	9a02      	ldr	r2, [sp, #8]
 80039e8:	2a00      	cmp	r2, #0
 80039ea:	d0f7      	beq.n	80039dc <_strtol_l.isra.0+0xcc>
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <_strtol_l.isra.0+0xe4>
 80039f0:	1e6b      	subs	r3, r5, #1
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	9b02      	ldr	r3, [sp, #8]
 80039f6:	9a01      	ldr	r2, [sp, #4]
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e7ef      	b.n	80039dc <_strtol_l.isra.0+0xcc>
 80039fc:	2430      	movs	r4, #48	; 0x30
 80039fe:	2f00      	cmp	r7, #0
 8003a00:	d1aa      	bne.n	8003958 <_strtol_l.isra.0+0x48>
 8003a02:	2708      	movs	r7, #8
 8003a04:	e7a8      	b.n	8003958 <_strtol_l.isra.0+0x48>
 8003a06:	2c30      	cmp	r4, #48	; 0x30
 8003a08:	d09e      	beq.n	8003948 <_strtol_l.isra.0+0x38>
 8003a0a:	270a      	movs	r7, #10
 8003a0c:	e7a4      	b.n	8003958 <_strtol_l.isra.0+0x48>
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	7fffffff 	.word	0x7fffffff

08003a14 <strtol>:
 8003a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a16:	0013      	movs	r3, r2
 8003a18:	4a06      	ldr	r2, [pc, #24]	; (8003a34 <strtol+0x20>)
 8003a1a:	0005      	movs	r5, r0
 8003a1c:	6810      	ldr	r0, [r2, #0]
 8003a1e:	6a04      	ldr	r4, [r0, #32]
 8003a20:	2c00      	cmp	r4, #0
 8003a22:	d100      	bne.n	8003a26 <strtol+0x12>
 8003a24:	4c04      	ldr	r4, [pc, #16]	; (8003a38 <strtol+0x24>)
 8003a26:	000a      	movs	r2, r1
 8003a28:	9400      	str	r4, [sp, #0]
 8003a2a:	0029      	movs	r1, r5
 8003a2c:	f7ff ff70 	bl	8003910 <_strtol_l.isra.0>
 8003a30:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	2000000c 	.word	0x2000000c
 8003a38:	20000070 	.word	0x20000070

08003a3c <__swbuf_r>:
 8003a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a3e:	0005      	movs	r5, r0
 8003a40:	000e      	movs	r6, r1
 8003a42:	0014      	movs	r4, r2
 8003a44:	2800      	cmp	r0, #0
 8003a46:	d004      	beq.n	8003a52 <__swbuf_r+0x16>
 8003a48:	6983      	ldr	r3, [r0, #24]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <__swbuf_r+0x16>
 8003a4e:	f000 f9b9 	bl	8003dc4 <__sinit>
 8003a52:	4b22      	ldr	r3, [pc, #136]	; (8003adc <__swbuf_r+0xa0>)
 8003a54:	429c      	cmp	r4, r3
 8003a56:	d12d      	bne.n	8003ab4 <__swbuf_r+0x78>
 8003a58:	686c      	ldr	r4, [r5, #4]
 8003a5a:	69a3      	ldr	r3, [r4, #24]
 8003a5c:	60a3      	str	r3, [r4, #8]
 8003a5e:	89a3      	ldrh	r3, [r4, #12]
 8003a60:	071b      	lsls	r3, r3, #28
 8003a62:	d531      	bpl.n	8003ac8 <__swbuf_r+0x8c>
 8003a64:	6923      	ldr	r3, [r4, #16]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d02e      	beq.n	8003ac8 <__swbuf_r+0x8c>
 8003a6a:	6823      	ldr	r3, [r4, #0]
 8003a6c:	6922      	ldr	r2, [r4, #16]
 8003a6e:	b2f7      	uxtb	r7, r6
 8003a70:	1a98      	subs	r0, r3, r2
 8003a72:	6963      	ldr	r3, [r4, #20]
 8003a74:	b2f6      	uxtb	r6, r6
 8003a76:	4283      	cmp	r3, r0
 8003a78:	dc05      	bgt.n	8003a86 <__swbuf_r+0x4a>
 8003a7a:	0021      	movs	r1, r4
 8003a7c:	0028      	movs	r0, r5
 8003a7e:	f000 f933 	bl	8003ce8 <_fflush_r>
 8003a82:	2800      	cmp	r0, #0
 8003a84:	d126      	bne.n	8003ad4 <__swbuf_r+0x98>
 8003a86:	68a3      	ldr	r3, [r4, #8]
 8003a88:	3001      	adds	r0, #1
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	60a3      	str	r3, [r4, #8]
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	6022      	str	r2, [r4, #0]
 8003a94:	701f      	strb	r7, [r3, #0]
 8003a96:	6963      	ldr	r3, [r4, #20]
 8003a98:	4283      	cmp	r3, r0
 8003a9a:	d004      	beq.n	8003aa6 <__swbuf_r+0x6a>
 8003a9c:	89a3      	ldrh	r3, [r4, #12]
 8003a9e:	07db      	lsls	r3, r3, #31
 8003aa0:	d51a      	bpl.n	8003ad8 <__swbuf_r+0x9c>
 8003aa2:	2e0a      	cmp	r6, #10
 8003aa4:	d118      	bne.n	8003ad8 <__swbuf_r+0x9c>
 8003aa6:	0021      	movs	r1, r4
 8003aa8:	0028      	movs	r0, r5
 8003aaa:	f000 f91d 	bl	8003ce8 <_fflush_r>
 8003aae:	2800      	cmp	r0, #0
 8003ab0:	d012      	beq.n	8003ad8 <__swbuf_r+0x9c>
 8003ab2:	e00f      	b.n	8003ad4 <__swbuf_r+0x98>
 8003ab4:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <__swbuf_r+0xa4>)
 8003ab6:	429c      	cmp	r4, r3
 8003ab8:	d101      	bne.n	8003abe <__swbuf_r+0x82>
 8003aba:	68ac      	ldr	r4, [r5, #8]
 8003abc:	e7cd      	b.n	8003a5a <__swbuf_r+0x1e>
 8003abe:	4b09      	ldr	r3, [pc, #36]	; (8003ae4 <__swbuf_r+0xa8>)
 8003ac0:	429c      	cmp	r4, r3
 8003ac2:	d1ca      	bne.n	8003a5a <__swbuf_r+0x1e>
 8003ac4:	68ec      	ldr	r4, [r5, #12]
 8003ac6:	e7c8      	b.n	8003a5a <__swbuf_r+0x1e>
 8003ac8:	0021      	movs	r1, r4
 8003aca:	0028      	movs	r0, r5
 8003acc:	f000 f80c 	bl	8003ae8 <__swsetup_r>
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	d0ca      	beq.n	8003a6a <__swbuf_r+0x2e>
 8003ad4:	2601      	movs	r6, #1
 8003ad6:	4276      	negs	r6, r6
 8003ad8:	0030      	movs	r0, r6
 8003ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003adc:	080049e8 	.word	0x080049e8
 8003ae0:	08004a08 	.word	0x08004a08
 8003ae4:	080049c8 	.word	0x080049c8

08003ae8 <__swsetup_r>:
 8003ae8:	4b36      	ldr	r3, [pc, #216]	; (8003bc4 <__swsetup_r+0xdc>)
 8003aea:	b570      	push	{r4, r5, r6, lr}
 8003aec:	681d      	ldr	r5, [r3, #0]
 8003aee:	0006      	movs	r6, r0
 8003af0:	000c      	movs	r4, r1
 8003af2:	2d00      	cmp	r5, #0
 8003af4:	d005      	beq.n	8003b02 <__swsetup_r+0x1a>
 8003af6:	69ab      	ldr	r3, [r5, #24]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d102      	bne.n	8003b02 <__swsetup_r+0x1a>
 8003afc:	0028      	movs	r0, r5
 8003afe:	f000 f961 	bl	8003dc4 <__sinit>
 8003b02:	4b31      	ldr	r3, [pc, #196]	; (8003bc8 <__swsetup_r+0xe0>)
 8003b04:	429c      	cmp	r4, r3
 8003b06:	d10f      	bne.n	8003b28 <__swsetup_r+0x40>
 8003b08:	686c      	ldr	r4, [r5, #4]
 8003b0a:	230c      	movs	r3, #12
 8003b0c:	5ee2      	ldrsh	r2, [r4, r3]
 8003b0e:	b293      	uxth	r3, r2
 8003b10:	0719      	lsls	r1, r3, #28
 8003b12:	d42d      	bmi.n	8003b70 <__swsetup_r+0x88>
 8003b14:	06d9      	lsls	r1, r3, #27
 8003b16:	d411      	bmi.n	8003b3c <__swsetup_r+0x54>
 8003b18:	2309      	movs	r3, #9
 8003b1a:	2001      	movs	r0, #1
 8003b1c:	6033      	str	r3, [r6, #0]
 8003b1e:	3337      	adds	r3, #55	; 0x37
 8003b20:	4313      	orrs	r3, r2
 8003b22:	81a3      	strh	r3, [r4, #12]
 8003b24:	4240      	negs	r0, r0
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
 8003b28:	4b28      	ldr	r3, [pc, #160]	; (8003bcc <__swsetup_r+0xe4>)
 8003b2a:	429c      	cmp	r4, r3
 8003b2c:	d101      	bne.n	8003b32 <__swsetup_r+0x4a>
 8003b2e:	68ac      	ldr	r4, [r5, #8]
 8003b30:	e7eb      	b.n	8003b0a <__swsetup_r+0x22>
 8003b32:	4b27      	ldr	r3, [pc, #156]	; (8003bd0 <__swsetup_r+0xe8>)
 8003b34:	429c      	cmp	r4, r3
 8003b36:	d1e8      	bne.n	8003b0a <__swsetup_r+0x22>
 8003b38:	68ec      	ldr	r4, [r5, #12]
 8003b3a:	e7e6      	b.n	8003b0a <__swsetup_r+0x22>
 8003b3c:	075b      	lsls	r3, r3, #29
 8003b3e:	d513      	bpl.n	8003b68 <__swsetup_r+0x80>
 8003b40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b42:	2900      	cmp	r1, #0
 8003b44:	d008      	beq.n	8003b58 <__swsetup_r+0x70>
 8003b46:	0023      	movs	r3, r4
 8003b48:	3344      	adds	r3, #68	; 0x44
 8003b4a:	4299      	cmp	r1, r3
 8003b4c:	d002      	beq.n	8003b54 <__swsetup_r+0x6c>
 8003b4e:	0030      	movs	r0, r6
 8003b50:	f000 fa64 	bl	800401c <_free_r>
 8003b54:	2300      	movs	r3, #0
 8003b56:	6363      	str	r3, [r4, #52]	; 0x34
 8003b58:	2224      	movs	r2, #36	; 0x24
 8003b5a:	89a3      	ldrh	r3, [r4, #12]
 8003b5c:	4393      	bics	r3, r2
 8003b5e:	81a3      	strh	r3, [r4, #12]
 8003b60:	2300      	movs	r3, #0
 8003b62:	6063      	str	r3, [r4, #4]
 8003b64:	6923      	ldr	r3, [r4, #16]
 8003b66:	6023      	str	r3, [r4, #0]
 8003b68:	2308      	movs	r3, #8
 8003b6a:	89a2      	ldrh	r2, [r4, #12]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	81a3      	strh	r3, [r4, #12]
 8003b70:	6923      	ldr	r3, [r4, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10b      	bne.n	8003b8e <__swsetup_r+0xa6>
 8003b76:	21a0      	movs	r1, #160	; 0xa0
 8003b78:	2280      	movs	r2, #128	; 0x80
 8003b7a:	89a3      	ldrh	r3, [r4, #12]
 8003b7c:	0089      	lsls	r1, r1, #2
 8003b7e:	0092      	lsls	r2, r2, #2
 8003b80:	400b      	ands	r3, r1
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d003      	beq.n	8003b8e <__swsetup_r+0xa6>
 8003b86:	0021      	movs	r1, r4
 8003b88:	0030      	movs	r0, r6
 8003b8a:	f000 f9e7 	bl	8003f5c <__smakebuf_r>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	89a2      	ldrh	r2, [r4, #12]
 8003b92:	4013      	ands	r3, r2
 8003b94:	d011      	beq.n	8003bba <__swsetup_r+0xd2>
 8003b96:	2300      	movs	r3, #0
 8003b98:	60a3      	str	r3, [r4, #8]
 8003b9a:	6963      	ldr	r3, [r4, #20]
 8003b9c:	425b      	negs	r3, r3
 8003b9e:	61a3      	str	r3, [r4, #24]
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	6923      	ldr	r3, [r4, #16]
 8003ba4:	4283      	cmp	r3, r0
 8003ba6:	d1be      	bne.n	8003b26 <__swsetup_r+0x3e>
 8003ba8:	230c      	movs	r3, #12
 8003baa:	5ee2      	ldrsh	r2, [r4, r3]
 8003bac:	0613      	lsls	r3, r2, #24
 8003bae:	d5ba      	bpl.n	8003b26 <__swsetup_r+0x3e>
 8003bb0:	2340      	movs	r3, #64	; 0x40
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	81a3      	strh	r3, [r4, #12]
 8003bb6:	3801      	subs	r0, #1
 8003bb8:	e7b5      	b.n	8003b26 <__swsetup_r+0x3e>
 8003bba:	0792      	lsls	r2, r2, #30
 8003bbc:	d400      	bmi.n	8003bc0 <__swsetup_r+0xd8>
 8003bbe:	6963      	ldr	r3, [r4, #20]
 8003bc0:	60a3      	str	r3, [r4, #8]
 8003bc2:	e7ed      	b.n	8003ba0 <__swsetup_r+0xb8>
 8003bc4:	2000000c 	.word	0x2000000c
 8003bc8:	080049e8 	.word	0x080049e8
 8003bcc:	08004a08 	.word	0x08004a08
 8003bd0:	080049c8 	.word	0x080049c8

08003bd4 <__sflush_r>:
 8003bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bd6:	898a      	ldrh	r2, [r1, #12]
 8003bd8:	0005      	movs	r5, r0
 8003bda:	000c      	movs	r4, r1
 8003bdc:	0713      	lsls	r3, r2, #28
 8003bde:	d460      	bmi.n	8003ca2 <__sflush_r+0xce>
 8003be0:	684b      	ldr	r3, [r1, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	dc04      	bgt.n	8003bf0 <__sflush_r+0x1c>
 8003be6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	dc01      	bgt.n	8003bf0 <__sflush_r+0x1c>
 8003bec:	2000      	movs	r0, #0
 8003bee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003bf0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003bf2:	2f00      	cmp	r7, #0
 8003bf4:	d0fa      	beq.n	8003bec <__sflush_r+0x18>
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	682e      	ldr	r6, [r5, #0]
 8003bfa:	602b      	str	r3, [r5, #0]
 8003bfc:	2380      	movs	r3, #128	; 0x80
 8003bfe:	015b      	lsls	r3, r3, #5
 8003c00:	6a21      	ldr	r1, [r4, #32]
 8003c02:	401a      	ands	r2, r3
 8003c04:	d034      	beq.n	8003c70 <__sflush_r+0x9c>
 8003c06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003c08:	89a3      	ldrh	r3, [r4, #12]
 8003c0a:	075b      	lsls	r3, r3, #29
 8003c0c:	d506      	bpl.n	8003c1c <__sflush_r+0x48>
 8003c0e:	6863      	ldr	r3, [r4, #4]
 8003c10:	1ac0      	subs	r0, r0, r3
 8003c12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d001      	beq.n	8003c1c <__sflush_r+0x48>
 8003c18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c1a:	1ac0      	subs	r0, r0, r3
 8003c1c:	0002      	movs	r2, r0
 8003c1e:	6a21      	ldr	r1, [r4, #32]
 8003c20:	2300      	movs	r3, #0
 8003c22:	0028      	movs	r0, r5
 8003c24:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003c26:	47b8      	blx	r7
 8003c28:	89a1      	ldrh	r1, [r4, #12]
 8003c2a:	1c43      	adds	r3, r0, #1
 8003c2c:	d106      	bne.n	8003c3c <__sflush_r+0x68>
 8003c2e:	682b      	ldr	r3, [r5, #0]
 8003c30:	2b1d      	cmp	r3, #29
 8003c32:	d830      	bhi.n	8003c96 <__sflush_r+0xc2>
 8003c34:	4a2b      	ldr	r2, [pc, #172]	; (8003ce4 <__sflush_r+0x110>)
 8003c36:	40da      	lsrs	r2, r3
 8003c38:	07d3      	lsls	r3, r2, #31
 8003c3a:	d52c      	bpl.n	8003c96 <__sflush_r+0xc2>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	6063      	str	r3, [r4, #4]
 8003c40:	6923      	ldr	r3, [r4, #16]
 8003c42:	6023      	str	r3, [r4, #0]
 8003c44:	04cb      	lsls	r3, r1, #19
 8003c46:	d505      	bpl.n	8003c54 <__sflush_r+0x80>
 8003c48:	1c43      	adds	r3, r0, #1
 8003c4a:	d102      	bne.n	8003c52 <__sflush_r+0x7e>
 8003c4c:	682b      	ldr	r3, [r5, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d100      	bne.n	8003c54 <__sflush_r+0x80>
 8003c52:	6560      	str	r0, [r4, #84]	; 0x54
 8003c54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c56:	602e      	str	r6, [r5, #0]
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	d0c7      	beq.n	8003bec <__sflush_r+0x18>
 8003c5c:	0023      	movs	r3, r4
 8003c5e:	3344      	adds	r3, #68	; 0x44
 8003c60:	4299      	cmp	r1, r3
 8003c62:	d002      	beq.n	8003c6a <__sflush_r+0x96>
 8003c64:	0028      	movs	r0, r5
 8003c66:	f000 f9d9 	bl	800401c <_free_r>
 8003c6a:	2000      	movs	r0, #0
 8003c6c:	6360      	str	r0, [r4, #52]	; 0x34
 8003c6e:	e7be      	b.n	8003bee <__sflush_r+0x1a>
 8003c70:	2301      	movs	r3, #1
 8003c72:	0028      	movs	r0, r5
 8003c74:	47b8      	blx	r7
 8003c76:	1c43      	adds	r3, r0, #1
 8003c78:	d1c6      	bne.n	8003c08 <__sflush_r+0x34>
 8003c7a:	682b      	ldr	r3, [r5, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0c3      	beq.n	8003c08 <__sflush_r+0x34>
 8003c80:	2b1d      	cmp	r3, #29
 8003c82:	d001      	beq.n	8003c88 <__sflush_r+0xb4>
 8003c84:	2b16      	cmp	r3, #22
 8003c86:	d101      	bne.n	8003c8c <__sflush_r+0xb8>
 8003c88:	602e      	str	r6, [r5, #0]
 8003c8a:	e7af      	b.n	8003bec <__sflush_r+0x18>
 8003c8c:	2340      	movs	r3, #64	; 0x40
 8003c8e:	89a2      	ldrh	r2, [r4, #12]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	81a3      	strh	r3, [r4, #12]
 8003c94:	e7ab      	b.n	8003bee <__sflush_r+0x1a>
 8003c96:	2340      	movs	r3, #64	; 0x40
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	2001      	movs	r0, #1
 8003c9c:	81a3      	strh	r3, [r4, #12]
 8003c9e:	4240      	negs	r0, r0
 8003ca0:	e7a5      	b.n	8003bee <__sflush_r+0x1a>
 8003ca2:	690f      	ldr	r7, [r1, #16]
 8003ca4:	2f00      	cmp	r7, #0
 8003ca6:	d0a1      	beq.n	8003bec <__sflush_r+0x18>
 8003ca8:	680b      	ldr	r3, [r1, #0]
 8003caa:	600f      	str	r7, [r1, #0]
 8003cac:	1bdb      	subs	r3, r3, r7
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	0792      	lsls	r2, r2, #30
 8003cb4:	d100      	bne.n	8003cb8 <__sflush_r+0xe4>
 8003cb6:	694b      	ldr	r3, [r1, #20]
 8003cb8:	60a3      	str	r3, [r4, #8]
 8003cba:	9b01      	ldr	r3, [sp, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	dc00      	bgt.n	8003cc2 <__sflush_r+0xee>
 8003cc0:	e794      	b.n	8003bec <__sflush_r+0x18>
 8003cc2:	9b01      	ldr	r3, [sp, #4]
 8003cc4:	003a      	movs	r2, r7
 8003cc6:	6a21      	ldr	r1, [r4, #32]
 8003cc8:	0028      	movs	r0, r5
 8003cca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ccc:	47b0      	blx	r6
 8003cce:	2800      	cmp	r0, #0
 8003cd0:	dc03      	bgt.n	8003cda <__sflush_r+0x106>
 8003cd2:	2340      	movs	r3, #64	; 0x40
 8003cd4:	89a2      	ldrh	r2, [r4, #12]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	e7df      	b.n	8003c9a <__sflush_r+0xc6>
 8003cda:	9b01      	ldr	r3, [sp, #4]
 8003cdc:	183f      	adds	r7, r7, r0
 8003cde:	1a1b      	subs	r3, r3, r0
 8003ce0:	9301      	str	r3, [sp, #4]
 8003ce2:	e7ea      	b.n	8003cba <__sflush_r+0xe6>
 8003ce4:	20400001 	.word	0x20400001

08003ce8 <_fflush_r>:
 8003ce8:	690b      	ldr	r3, [r1, #16]
 8003cea:	b570      	push	{r4, r5, r6, lr}
 8003cec:	0005      	movs	r5, r0
 8003cee:	000c      	movs	r4, r1
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <_fflush_r+0x10>
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	bd70      	pop	{r4, r5, r6, pc}
 8003cf8:	2800      	cmp	r0, #0
 8003cfa:	d004      	beq.n	8003d06 <_fflush_r+0x1e>
 8003cfc:	6983      	ldr	r3, [r0, #24]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <_fflush_r+0x1e>
 8003d02:	f000 f85f 	bl	8003dc4 <__sinit>
 8003d06:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <_fflush_r+0x4c>)
 8003d08:	429c      	cmp	r4, r3
 8003d0a:	d109      	bne.n	8003d20 <_fflush_r+0x38>
 8003d0c:	686c      	ldr	r4, [r5, #4]
 8003d0e:	220c      	movs	r2, #12
 8003d10:	5ea3      	ldrsh	r3, [r4, r2]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0ee      	beq.n	8003cf4 <_fflush_r+0xc>
 8003d16:	0021      	movs	r1, r4
 8003d18:	0028      	movs	r0, r5
 8003d1a:	f7ff ff5b 	bl	8003bd4 <__sflush_r>
 8003d1e:	e7ea      	b.n	8003cf6 <_fflush_r+0xe>
 8003d20:	4b05      	ldr	r3, [pc, #20]	; (8003d38 <_fflush_r+0x50>)
 8003d22:	429c      	cmp	r4, r3
 8003d24:	d101      	bne.n	8003d2a <_fflush_r+0x42>
 8003d26:	68ac      	ldr	r4, [r5, #8]
 8003d28:	e7f1      	b.n	8003d0e <_fflush_r+0x26>
 8003d2a:	4b04      	ldr	r3, [pc, #16]	; (8003d3c <_fflush_r+0x54>)
 8003d2c:	429c      	cmp	r4, r3
 8003d2e:	d1ee      	bne.n	8003d0e <_fflush_r+0x26>
 8003d30:	68ec      	ldr	r4, [r5, #12]
 8003d32:	e7ec      	b.n	8003d0e <_fflush_r+0x26>
 8003d34:	080049e8 	.word	0x080049e8
 8003d38:	08004a08 	.word	0x08004a08
 8003d3c:	080049c8 	.word	0x080049c8

08003d40 <std>:
 8003d40:	2300      	movs	r3, #0
 8003d42:	b510      	push	{r4, lr}
 8003d44:	0004      	movs	r4, r0
 8003d46:	6003      	str	r3, [r0, #0]
 8003d48:	6043      	str	r3, [r0, #4]
 8003d4a:	6083      	str	r3, [r0, #8]
 8003d4c:	8181      	strh	r1, [r0, #12]
 8003d4e:	6643      	str	r3, [r0, #100]	; 0x64
 8003d50:	81c2      	strh	r2, [r0, #14]
 8003d52:	6103      	str	r3, [r0, #16]
 8003d54:	6143      	str	r3, [r0, #20]
 8003d56:	6183      	str	r3, [r0, #24]
 8003d58:	0019      	movs	r1, r3
 8003d5a:	2208      	movs	r2, #8
 8003d5c:	305c      	adds	r0, #92	; 0x5c
 8003d5e:	f7ff fcd7 	bl	8003710 <memset>
 8003d62:	4b05      	ldr	r3, [pc, #20]	; (8003d78 <std+0x38>)
 8003d64:	6224      	str	r4, [r4, #32]
 8003d66:	6263      	str	r3, [r4, #36]	; 0x24
 8003d68:	4b04      	ldr	r3, [pc, #16]	; (8003d7c <std+0x3c>)
 8003d6a:	62a3      	str	r3, [r4, #40]	; 0x28
 8003d6c:	4b04      	ldr	r3, [pc, #16]	; (8003d80 <std+0x40>)
 8003d6e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003d70:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <std+0x44>)
 8003d72:	6323      	str	r3, [r4, #48]	; 0x30
 8003d74:	bd10      	pop	{r4, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	080046f9 	.word	0x080046f9
 8003d7c:	08004721 	.word	0x08004721
 8003d80:	08004759 	.word	0x08004759
 8003d84:	08004785 	.word	0x08004785

08003d88 <_cleanup_r>:
 8003d88:	b510      	push	{r4, lr}
 8003d8a:	4902      	ldr	r1, [pc, #8]	; (8003d94 <_cleanup_r+0xc>)
 8003d8c:	f000 f88c 	bl	8003ea8 <_fwalk_reent>
 8003d90:	bd10      	pop	{r4, pc}
 8003d92:	46c0      	nop			; (mov r8, r8)
 8003d94:	08003ce9 	.word	0x08003ce9

08003d98 <__sfmoreglue>:
 8003d98:	b570      	push	{r4, r5, r6, lr}
 8003d9a:	2568      	movs	r5, #104	; 0x68
 8003d9c:	1e4a      	subs	r2, r1, #1
 8003d9e:	4355      	muls	r5, r2
 8003da0:	000e      	movs	r6, r1
 8003da2:	0029      	movs	r1, r5
 8003da4:	3174      	adds	r1, #116	; 0x74
 8003da6:	f000 f983 	bl	80040b0 <_malloc_r>
 8003daa:	1e04      	subs	r4, r0, #0
 8003dac:	d008      	beq.n	8003dc0 <__sfmoreglue+0x28>
 8003dae:	2100      	movs	r1, #0
 8003db0:	002a      	movs	r2, r5
 8003db2:	6001      	str	r1, [r0, #0]
 8003db4:	6046      	str	r6, [r0, #4]
 8003db6:	300c      	adds	r0, #12
 8003db8:	60a0      	str	r0, [r4, #8]
 8003dba:	3268      	adds	r2, #104	; 0x68
 8003dbc:	f7ff fca8 	bl	8003710 <memset>
 8003dc0:	0020      	movs	r0, r4
 8003dc2:	bd70      	pop	{r4, r5, r6, pc}

08003dc4 <__sinit>:
 8003dc4:	6983      	ldr	r3, [r0, #24]
 8003dc6:	b513      	push	{r0, r1, r4, lr}
 8003dc8:	0004      	movs	r4, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d128      	bne.n	8003e20 <__sinit+0x5c>
 8003dce:	6483      	str	r3, [r0, #72]	; 0x48
 8003dd0:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003dd2:	6503      	str	r3, [r0, #80]	; 0x50
 8003dd4:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <__sinit+0x60>)
 8003dd6:	4a14      	ldr	r2, [pc, #80]	; (8003e28 <__sinit+0x64>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6282      	str	r2, [r0, #40]	; 0x28
 8003ddc:	9301      	str	r3, [sp, #4]
 8003dde:	4298      	cmp	r0, r3
 8003de0:	d101      	bne.n	8003de6 <__sinit+0x22>
 8003de2:	2301      	movs	r3, #1
 8003de4:	6183      	str	r3, [r0, #24]
 8003de6:	0020      	movs	r0, r4
 8003de8:	f000 f820 	bl	8003e2c <__sfp>
 8003dec:	6060      	str	r0, [r4, #4]
 8003dee:	0020      	movs	r0, r4
 8003df0:	f000 f81c 	bl	8003e2c <__sfp>
 8003df4:	60a0      	str	r0, [r4, #8]
 8003df6:	0020      	movs	r0, r4
 8003df8:	f000 f818 	bl	8003e2c <__sfp>
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	60e0      	str	r0, [r4, #12]
 8003e00:	2104      	movs	r1, #4
 8003e02:	6860      	ldr	r0, [r4, #4]
 8003e04:	f7ff ff9c 	bl	8003d40 <std>
 8003e08:	2201      	movs	r2, #1
 8003e0a:	2109      	movs	r1, #9
 8003e0c:	68a0      	ldr	r0, [r4, #8]
 8003e0e:	f7ff ff97 	bl	8003d40 <std>
 8003e12:	2202      	movs	r2, #2
 8003e14:	2112      	movs	r1, #18
 8003e16:	68e0      	ldr	r0, [r4, #12]
 8003e18:	f7ff ff92 	bl	8003d40 <std>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	61a3      	str	r3, [r4, #24]
 8003e20:	bd13      	pop	{r0, r1, r4, pc}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	080049c4 	.word	0x080049c4
 8003e28:	08003d89 	.word	0x08003d89

08003e2c <__sfp>:
 8003e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e2e:	4b1c      	ldr	r3, [pc, #112]	; (8003ea0 <__sfp+0x74>)
 8003e30:	0007      	movs	r7, r0
 8003e32:	681e      	ldr	r6, [r3, #0]
 8003e34:	69b3      	ldr	r3, [r6, #24]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d102      	bne.n	8003e40 <__sfp+0x14>
 8003e3a:	0030      	movs	r0, r6
 8003e3c:	f7ff ffc2 	bl	8003dc4 <__sinit>
 8003e40:	3648      	adds	r6, #72	; 0x48
 8003e42:	68b4      	ldr	r4, [r6, #8]
 8003e44:	6873      	ldr	r3, [r6, #4]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	d504      	bpl.n	8003e54 <__sfp+0x28>
 8003e4a:	6833      	ldr	r3, [r6, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <__sfp+0x34>
 8003e50:	6836      	ldr	r6, [r6, #0]
 8003e52:	e7f6      	b.n	8003e42 <__sfp+0x16>
 8003e54:	220c      	movs	r2, #12
 8003e56:	5ea5      	ldrsh	r5, [r4, r2]
 8003e58:	2d00      	cmp	r5, #0
 8003e5a:	d00d      	beq.n	8003e78 <__sfp+0x4c>
 8003e5c:	3468      	adds	r4, #104	; 0x68
 8003e5e:	e7f2      	b.n	8003e46 <__sfp+0x1a>
 8003e60:	2104      	movs	r1, #4
 8003e62:	0038      	movs	r0, r7
 8003e64:	f7ff ff98 	bl	8003d98 <__sfmoreglue>
 8003e68:	6030      	str	r0, [r6, #0]
 8003e6a:	2800      	cmp	r0, #0
 8003e6c:	d1f0      	bne.n	8003e50 <__sfp+0x24>
 8003e6e:	230c      	movs	r3, #12
 8003e70:	0004      	movs	r4, r0
 8003e72:	603b      	str	r3, [r7, #0]
 8003e74:	0020      	movs	r0, r4
 8003e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e78:	0020      	movs	r0, r4
 8003e7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ea4 <__sfp+0x78>)
 8003e7c:	6665      	str	r5, [r4, #100]	; 0x64
 8003e7e:	6025      	str	r5, [r4, #0]
 8003e80:	6065      	str	r5, [r4, #4]
 8003e82:	60a5      	str	r5, [r4, #8]
 8003e84:	60e3      	str	r3, [r4, #12]
 8003e86:	6125      	str	r5, [r4, #16]
 8003e88:	6165      	str	r5, [r4, #20]
 8003e8a:	61a5      	str	r5, [r4, #24]
 8003e8c:	2208      	movs	r2, #8
 8003e8e:	0029      	movs	r1, r5
 8003e90:	305c      	adds	r0, #92	; 0x5c
 8003e92:	f7ff fc3d 	bl	8003710 <memset>
 8003e96:	6365      	str	r5, [r4, #52]	; 0x34
 8003e98:	63a5      	str	r5, [r4, #56]	; 0x38
 8003e9a:	64a5      	str	r5, [r4, #72]	; 0x48
 8003e9c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003e9e:	e7e9      	b.n	8003e74 <__sfp+0x48>
 8003ea0:	080049c4 	.word	0x080049c4
 8003ea4:	ffff0001 	.word	0xffff0001

08003ea8 <_fwalk_reent>:
 8003ea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003eaa:	0004      	movs	r4, r0
 8003eac:	0007      	movs	r7, r0
 8003eae:	2600      	movs	r6, #0
 8003eb0:	9101      	str	r1, [sp, #4]
 8003eb2:	3448      	adds	r4, #72	; 0x48
 8003eb4:	2c00      	cmp	r4, #0
 8003eb6:	d101      	bne.n	8003ebc <_fwalk_reent+0x14>
 8003eb8:	0030      	movs	r0, r6
 8003eba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ebc:	6863      	ldr	r3, [r4, #4]
 8003ebe:	68a5      	ldr	r5, [r4, #8]
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	9b00      	ldr	r3, [sp, #0]
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	d501      	bpl.n	8003ece <_fwalk_reent+0x26>
 8003eca:	6824      	ldr	r4, [r4, #0]
 8003ecc:	e7f2      	b.n	8003eb4 <_fwalk_reent+0xc>
 8003ece:	89ab      	ldrh	r3, [r5, #12]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d908      	bls.n	8003ee6 <_fwalk_reent+0x3e>
 8003ed4:	220e      	movs	r2, #14
 8003ed6:	5eab      	ldrsh	r3, [r5, r2]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	d004      	beq.n	8003ee6 <_fwalk_reent+0x3e>
 8003edc:	0029      	movs	r1, r5
 8003ede:	0038      	movs	r0, r7
 8003ee0:	9b01      	ldr	r3, [sp, #4]
 8003ee2:	4798      	blx	r3
 8003ee4:	4306      	orrs	r6, r0
 8003ee6:	3568      	adds	r5, #104	; 0x68
 8003ee8:	e7eb      	b.n	8003ec2 <_fwalk_reent+0x1a>

08003eea <__locale_ctype_ptr_l>:
 8003eea:	30ec      	adds	r0, #236	; 0xec
 8003eec:	6800      	ldr	r0, [r0, #0]
 8003eee:	4770      	bx	lr

08003ef0 <__locale_ctype_ptr>:
 8003ef0:	4b04      	ldr	r3, [pc, #16]	; (8003f04 <__locale_ctype_ptr+0x14>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d100      	bne.n	8003efc <__locale_ctype_ptr+0xc>
 8003efa:	4b03      	ldr	r3, [pc, #12]	; (8003f08 <__locale_ctype_ptr+0x18>)
 8003efc:	33ec      	adds	r3, #236	; 0xec
 8003efe:	6818      	ldr	r0, [r3, #0]
 8003f00:	4770      	bx	lr
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	2000000c 	.word	0x2000000c
 8003f08:	20000070 	.word	0x20000070

08003f0c <__swhatbuf_r>:
 8003f0c:	b570      	push	{r4, r5, r6, lr}
 8003f0e:	000e      	movs	r6, r1
 8003f10:	001d      	movs	r5, r3
 8003f12:	230e      	movs	r3, #14
 8003f14:	5ec9      	ldrsh	r1, [r1, r3]
 8003f16:	b096      	sub	sp, #88	; 0x58
 8003f18:	0014      	movs	r4, r2
 8003f1a:	2900      	cmp	r1, #0
 8003f1c:	da07      	bge.n	8003f2e <__swhatbuf_r+0x22>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	602b      	str	r3, [r5, #0]
 8003f22:	89b3      	ldrh	r3, [r6, #12]
 8003f24:	061b      	lsls	r3, r3, #24
 8003f26:	d411      	bmi.n	8003f4c <__swhatbuf_r+0x40>
 8003f28:	2380      	movs	r3, #128	; 0x80
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	e00f      	b.n	8003f4e <__swhatbuf_r+0x42>
 8003f2e:	466a      	mov	r2, sp
 8003f30:	f000 fc60 	bl	80047f4 <_fstat_r>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	dbf2      	blt.n	8003f1e <__swhatbuf_r+0x12>
 8003f38:	22f0      	movs	r2, #240	; 0xf0
 8003f3a:	9b01      	ldr	r3, [sp, #4]
 8003f3c:	0212      	lsls	r2, r2, #8
 8003f3e:	4013      	ands	r3, r2
 8003f40:	4a05      	ldr	r2, [pc, #20]	; (8003f58 <__swhatbuf_r+0x4c>)
 8003f42:	189b      	adds	r3, r3, r2
 8003f44:	425a      	negs	r2, r3
 8003f46:	4153      	adcs	r3, r2
 8003f48:	602b      	str	r3, [r5, #0]
 8003f4a:	e7ed      	b.n	8003f28 <__swhatbuf_r+0x1c>
 8003f4c:	2340      	movs	r3, #64	; 0x40
 8003f4e:	2000      	movs	r0, #0
 8003f50:	6023      	str	r3, [r4, #0]
 8003f52:	b016      	add	sp, #88	; 0x58
 8003f54:	bd70      	pop	{r4, r5, r6, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	ffffe000 	.word	0xffffe000

08003f5c <__smakebuf_r>:
 8003f5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f5e:	2602      	movs	r6, #2
 8003f60:	898b      	ldrh	r3, [r1, #12]
 8003f62:	0005      	movs	r5, r0
 8003f64:	000c      	movs	r4, r1
 8003f66:	4233      	tst	r3, r6
 8003f68:	d006      	beq.n	8003f78 <__smakebuf_r+0x1c>
 8003f6a:	0023      	movs	r3, r4
 8003f6c:	3347      	adds	r3, #71	; 0x47
 8003f6e:	6023      	str	r3, [r4, #0]
 8003f70:	6123      	str	r3, [r4, #16]
 8003f72:	2301      	movs	r3, #1
 8003f74:	6163      	str	r3, [r4, #20]
 8003f76:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003f78:	ab01      	add	r3, sp, #4
 8003f7a:	466a      	mov	r2, sp
 8003f7c:	f7ff ffc6 	bl	8003f0c <__swhatbuf_r>
 8003f80:	9900      	ldr	r1, [sp, #0]
 8003f82:	0007      	movs	r7, r0
 8003f84:	0028      	movs	r0, r5
 8003f86:	f000 f893 	bl	80040b0 <_malloc_r>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d108      	bne.n	8003fa0 <__smakebuf_r+0x44>
 8003f8e:	220c      	movs	r2, #12
 8003f90:	5ea3      	ldrsh	r3, [r4, r2]
 8003f92:	059a      	lsls	r2, r3, #22
 8003f94:	d4ef      	bmi.n	8003f76 <__smakebuf_r+0x1a>
 8003f96:	2203      	movs	r2, #3
 8003f98:	4393      	bics	r3, r2
 8003f9a:	431e      	orrs	r6, r3
 8003f9c:	81a6      	strh	r6, [r4, #12]
 8003f9e:	e7e4      	b.n	8003f6a <__smakebuf_r+0xe>
 8003fa0:	4b0f      	ldr	r3, [pc, #60]	; (8003fe0 <__smakebuf_r+0x84>)
 8003fa2:	62ab      	str	r3, [r5, #40]	; 0x28
 8003fa4:	2380      	movs	r3, #128	; 0x80
 8003fa6:	89a2      	ldrh	r2, [r4, #12]
 8003fa8:	6020      	str	r0, [r4, #0]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	9b00      	ldr	r3, [sp, #0]
 8003fb0:	6120      	str	r0, [r4, #16]
 8003fb2:	6163      	str	r3, [r4, #20]
 8003fb4:	9b01      	ldr	r3, [sp, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00d      	beq.n	8003fd6 <__smakebuf_r+0x7a>
 8003fba:	230e      	movs	r3, #14
 8003fbc:	5ee1      	ldrsh	r1, [r4, r3]
 8003fbe:	0028      	movs	r0, r5
 8003fc0:	f000 fc2a 	bl	8004818 <_isatty_r>
 8003fc4:	2800      	cmp	r0, #0
 8003fc6:	d006      	beq.n	8003fd6 <__smakebuf_r+0x7a>
 8003fc8:	2203      	movs	r2, #3
 8003fca:	89a3      	ldrh	r3, [r4, #12]
 8003fcc:	4393      	bics	r3, r2
 8003fce:	001a      	movs	r2, r3
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	81a3      	strh	r3, [r4, #12]
 8003fd6:	89a0      	ldrh	r0, [r4, #12]
 8003fd8:	4338      	orrs	r0, r7
 8003fda:	81a0      	strh	r0, [r4, #12]
 8003fdc:	e7cb      	b.n	8003f76 <__smakebuf_r+0x1a>
 8003fde:	46c0      	nop			; (mov r8, r8)
 8003fe0:	08003d89 	.word	0x08003d89

08003fe4 <malloc>:
 8003fe4:	b510      	push	{r4, lr}
 8003fe6:	4b03      	ldr	r3, [pc, #12]	; (8003ff4 <malloc+0x10>)
 8003fe8:	0001      	movs	r1, r0
 8003fea:	6818      	ldr	r0, [r3, #0]
 8003fec:	f000 f860 	bl	80040b0 <_malloc_r>
 8003ff0:	bd10      	pop	{r4, pc}
 8003ff2:	46c0      	nop			; (mov r8, r8)
 8003ff4:	2000000c 	.word	0x2000000c

08003ff8 <__ascii_mbtowc>:
 8003ff8:	b082      	sub	sp, #8
 8003ffa:	2900      	cmp	r1, #0
 8003ffc:	d100      	bne.n	8004000 <__ascii_mbtowc+0x8>
 8003ffe:	a901      	add	r1, sp, #4
 8004000:	1e10      	subs	r0, r2, #0
 8004002:	d006      	beq.n	8004012 <__ascii_mbtowc+0x1a>
 8004004:	2b00      	cmp	r3, #0
 8004006:	d006      	beq.n	8004016 <__ascii_mbtowc+0x1e>
 8004008:	7813      	ldrb	r3, [r2, #0]
 800400a:	600b      	str	r3, [r1, #0]
 800400c:	7810      	ldrb	r0, [r2, #0]
 800400e:	1e43      	subs	r3, r0, #1
 8004010:	4198      	sbcs	r0, r3
 8004012:	b002      	add	sp, #8
 8004014:	4770      	bx	lr
 8004016:	2002      	movs	r0, #2
 8004018:	4240      	negs	r0, r0
 800401a:	e7fa      	b.n	8004012 <__ascii_mbtowc+0x1a>

0800401c <_free_r>:
 800401c:	b570      	push	{r4, r5, r6, lr}
 800401e:	0005      	movs	r5, r0
 8004020:	2900      	cmp	r1, #0
 8004022:	d010      	beq.n	8004046 <_free_r+0x2a>
 8004024:	1f0c      	subs	r4, r1, #4
 8004026:	6823      	ldr	r3, [r4, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	da00      	bge.n	800402e <_free_r+0x12>
 800402c:	18e4      	adds	r4, r4, r3
 800402e:	0028      	movs	r0, r5
 8004030:	f000 fc23 	bl	800487a <__malloc_lock>
 8004034:	4a1d      	ldr	r2, [pc, #116]	; (80040ac <_free_r+0x90>)
 8004036:	6813      	ldr	r3, [r2, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d105      	bne.n	8004048 <_free_r+0x2c>
 800403c:	6063      	str	r3, [r4, #4]
 800403e:	6014      	str	r4, [r2, #0]
 8004040:	0028      	movs	r0, r5
 8004042:	f000 fc1b 	bl	800487c <__malloc_unlock>
 8004046:	bd70      	pop	{r4, r5, r6, pc}
 8004048:	42a3      	cmp	r3, r4
 800404a:	d909      	bls.n	8004060 <_free_r+0x44>
 800404c:	6821      	ldr	r1, [r4, #0]
 800404e:	1860      	adds	r0, r4, r1
 8004050:	4283      	cmp	r3, r0
 8004052:	d1f3      	bne.n	800403c <_free_r+0x20>
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	1841      	adds	r1, r0, r1
 800405a:	6021      	str	r1, [r4, #0]
 800405c:	e7ee      	b.n	800403c <_free_r+0x20>
 800405e:	0013      	movs	r3, r2
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	2a00      	cmp	r2, #0
 8004064:	d001      	beq.n	800406a <_free_r+0x4e>
 8004066:	42a2      	cmp	r2, r4
 8004068:	d9f9      	bls.n	800405e <_free_r+0x42>
 800406a:	6819      	ldr	r1, [r3, #0]
 800406c:	1858      	adds	r0, r3, r1
 800406e:	42a0      	cmp	r0, r4
 8004070:	d10b      	bne.n	800408a <_free_r+0x6e>
 8004072:	6820      	ldr	r0, [r4, #0]
 8004074:	1809      	adds	r1, r1, r0
 8004076:	1858      	adds	r0, r3, r1
 8004078:	6019      	str	r1, [r3, #0]
 800407a:	4282      	cmp	r2, r0
 800407c:	d1e0      	bne.n	8004040 <_free_r+0x24>
 800407e:	6810      	ldr	r0, [r2, #0]
 8004080:	6852      	ldr	r2, [r2, #4]
 8004082:	1841      	adds	r1, r0, r1
 8004084:	6019      	str	r1, [r3, #0]
 8004086:	605a      	str	r2, [r3, #4]
 8004088:	e7da      	b.n	8004040 <_free_r+0x24>
 800408a:	42a0      	cmp	r0, r4
 800408c:	d902      	bls.n	8004094 <_free_r+0x78>
 800408e:	230c      	movs	r3, #12
 8004090:	602b      	str	r3, [r5, #0]
 8004092:	e7d5      	b.n	8004040 <_free_r+0x24>
 8004094:	6821      	ldr	r1, [r4, #0]
 8004096:	1860      	adds	r0, r4, r1
 8004098:	4282      	cmp	r2, r0
 800409a:	d103      	bne.n	80040a4 <_free_r+0x88>
 800409c:	6810      	ldr	r0, [r2, #0]
 800409e:	6852      	ldr	r2, [r2, #4]
 80040a0:	1841      	adds	r1, r0, r1
 80040a2:	6021      	str	r1, [r4, #0]
 80040a4:	6062      	str	r2, [r4, #4]
 80040a6:	605c      	str	r4, [r3, #4]
 80040a8:	e7ca      	b.n	8004040 <_free_r+0x24>
 80040aa:	46c0      	nop			; (mov r8, r8)
 80040ac:	20000340 	.word	0x20000340

080040b0 <_malloc_r>:
 80040b0:	2303      	movs	r3, #3
 80040b2:	b570      	push	{r4, r5, r6, lr}
 80040b4:	1ccd      	adds	r5, r1, #3
 80040b6:	439d      	bics	r5, r3
 80040b8:	3508      	adds	r5, #8
 80040ba:	0006      	movs	r6, r0
 80040bc:	2d0c      	cmp	r5, #12
 80040be:	d21e      	bcs.n	80040fe <_malloc_r+0x4e>
 80040c0:	250c      	movs	r5, #12
 80040c2:	42a9      	cmp	r1, r5
 80040c4:	d81d      	bhi.n	8004102 <_malloc_r+0x52>
 80040c6:	0030      	movs	r0, r6
 80040c8:	f000 fbd7 	bl	800487a <__malloc_lock>
 80040cc:	4a25      	ldr	r2, [pc, #148]	; (8004164 <_malloc_r+0xb4>)
 80040ce:	6814      	ldr	r4, [r2, #0]
 80040d0:	0021      	movs	r1, r4
 80040d2:	2900      	cmp	r1, #0
 80040d4:	d119      	bne.n	800410a <_malloc_r+0x5a>
 80040d6:	4c24      	ldr	r4, [pc, #144]	; (8004168 <_malloc_r+0xb8>)
 80040d8:	6823      	ldr	r3, [r4, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d103      	bne.n	80040e6 <_malloc_r+0x36>
 80040de:	0030      	movs	r0, r6
 80040e0:	f000 faf8 	bl	80046d4 <_sbrk_r>
 80040e4:	6020      	str	r0, [r4, #0]
 80040e6:	0029      	movs	r1, r5
 80040e8:	0030      	movs	r0, r6
 80040ea:	f000 faf3 	bl	80046d4 <_sbrk_r>
 80040ee:	1c43      	adds	r3, r0, #1
 80040f0:	d12b      	bne.n	800414a <_malloc_r+0x9a>
 80040f2:	230c      	movs	r3, #12
 80040f4:	0030      	movs	r0, r6
 80040f6:	6033      	str	r3, [r6, #0]
 80040f8:	f000 fbc0 	bl	800487c <__malloc_unlock>
 80040fc:	e003      	b.n	8004106 <_malloc_r+0x56>
 80040fe:	2d00      	cmp	r5, #0
 8004100:	dadf      	bge.n	80040c2 <_malloc_r+0x12>
 8004102:	230c      	movs	r3, #12
 8004104:	6033      	str	r3, [r6, #0]
 8004106:	2000      	movs	r0, #0
 8004108:	bd70      	pop	{r4, r5, r6, pc}
 800410a:	680b      	ldr	r3, [r1, #0]
 800410c:	1b5b      	subs	r3, r3, r5
 800410e:	d419      	bmi.n	8004144 <_malloc_r+0x94>
 8004110:	2b0b      	cmp	r3, #11
 8004112:	d903      	bls.n	800411c <_malloc_r+0x6c>
 8004114:	600b      	str	r3, [r1, #0]
 8004116:	18cc      	adds	r4, r1, r3
 8004118:	6025      	str	r5, [r4, #0]
 800411a:	e003      	b.n	8004124 <_malloc_r+0x74>
 800411c:	684b      	ldr	r3, [r1, #4]
 800411e:	428c      	cmp	r4, r1
 8004120:	d10d      	bne.n	800413e <_malloc_r+0x8e>
 8004122:	6013      	str	r3, [r2, #0]
 8004124:	0030      	movs	r0, r6
 8004126:	f000 fba9 	bl	800487c <__malloc_unlock>
 800412a:	0020      	movs	r0, r4
 800412c:	2207      	movs	r2, #7
 800412e:	300b      	adds	r0, #11
 8004130:	1d23      	adds	r3, r4, #4
 8004132:	4390      	bics	r0, r2
 8004134:	1ac3      	subs	r3, r0, r3
 8004136:	d0e7      	beq.n	8004108 <_malloc_r+0x58>
 8004138:	425a      	negs	r2, r3
 800413a:	50e2      	str	r2, [r4, r3]
 800413c:	e7e4      	b.n	8004108 <_malloc_r+0x58>
 800413e:	6063      	str	r3, [r4, #4]
 8004140:	000c      	movs	r4, r1
 8004142:	e7ef      	b.n	8004124 <_malloc_r+0x74>
 8004144:	000c      	movs	r4, r1
 8004146:	6849      	ldr	r1, [r1, #4]
 8004148:	e7c3      	b.n	80040d2 <_malloc_r+0x22>
 800414a:	2303      	movs	r3, #3
 800414c:	1cc4      	adds	r4, r0, #3
 800414e:	439c      	bics	r4, r3
 8004150:	42a0      	cmp	r0, r4
 8004152:	d0e1      	beq.n	8004118 <_malloc_r+0x68>
 8004154:	1a21      	subs	r1, r4, r0
 8004156:	0030      	movs	r0, r6
 8004158:	f000 fabc 	bl	80046d4 <_sbrk_r>
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	d1db      	bne.n	8004118 <_malloc_r+0x68>
 8004160:	e7c7      	b.n	80040f2 <_malloc_r+0x42>
 8004162:	46c0      	nop			; (mov r8, r8)
 8004164:	20000340 	.word	0x20000340
 8004168:	20000344 	.word	0x20000344

0800416c <__sfputc_r>:
 800416c:	6893      	ldr	r3, [r2, #8]
 800416e:	b510      	push	{r4, lr}
 8004170:	3b01      	subs	r3, #1
 8004172:	6093      	str	r3, [r2, #8]
 8004174:	2b00      	cmp	r3, #0
 8004176:	da04      	bge.n	8004182 <__sfputc_r+0x16>
 8004178:	6994      	ldr	r4, [r2, #24]
 800417a:	42a3      	cmp	r3, r4
 800417c:	db07      	blt.n	800418e <__sfputc_r+0x22>
 800417e:	290a      	cmp	r1, #10
 8004180:	d005      	beq.n	800418e <__sfputc_r+0x22>
 8004182:	6813      	ldr	r3, [r2, #0]
 8004184:	1c58      	adds	r0, r3, #1
 8004186:	6010      	str	r0, [r2, #0]
 8004188:	7019      	strb	r1, [r3, #0]
 800418a:	0008      	movs	r0, r1
 800418c:	bd10      	pop	{r4, pc}
 800418e:	f7ff fc55 	bl	8003a3c <__swbuf_r>
 8004192:	0001      	movs	r1, r0
 8004194:	e7f9      	b.n	800418a <__sfputc_r+0x1e>

08004196 <__sfputs_r>:
 8004196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004198:	0006      	movs	r6, r0
 800419a:	000f      	movs	r7, r1
 800419c:	0014      	movs	r4, r2
 800419e:	18d5      	adds	r5, r2, r3
 80041a0:	42ac      	cmp	r4, r5
 80041a2:	d101      	bne.n	80041a8 <__sfputs_r+0x12>
 80041a4:	2000      	movs	r0, #0
 80041a6:	e007      	b.n	80041b8 <__sfputs_r+0x22>
 80041a8:	7821      	ldrb	r1, [r4, #0]
 80041aa:	003a      	movs	r2, r7
 80041ac:	0030      	movs	r0, r6
 80041ae:	f7ff ffdd 	bl	800416c <__sfputc_r>
 80041b2:	3401      	adds	r4, #1
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	d1f3      	bne.n	80041a0 <__sfputs_r+0xa>
 80041b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041bc <_vfiprintf_r>:
 80041bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041be:	b0a1      	sub	sp, #132	; 0x84
 80041c0:	9003      	str	r0, [sp, #12]
 80041c2:	000f      	movs	r7, r1
 80041c4:	0016      	movs	r6, r2
 80041c6:	001d      	movs	r5, r3
 80041c8:	2800      	cmp	r0, #0
 80041ca:	d005      	beq.n	80041d8 <_vfiprintf_r+0x1c>
 80041cc:	6983      	ldr	r3, [r0, #24]
 80041ce:	9305      	str	r3, [sp, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <_vfiprintf_r+0x1c>
 80041d4:	f7ff fdf6 	bl	8003dc4 <__sinit>
 80041d8:	4b7b      	ldr	r3, [pc, #492]	; (80043c8 <_vfiprintf_r+0x20c>)
 80041da:	429f      	cmp	r7, r3
 80041dc:	d15c      	bne.n	8004298 <_vfiprintf_r+0xdc>
 80041de:	9b03      	ldr	r3, [sp, #12]
 80041e0:	685f      	ldr	r7, [r3, #4]
 80041e2:	89bb      	ldrh	r3, [r7, #12]
 80041e4:	071b      	lsls	r3, r3, #28
 80041e6:	d563      	bpl.n	80042b0 <_vfiprintf_r+0xf4>
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d060      	beq.n	80042b0 <_vfiprintf_r+0xf4>
 80041ee:	2300      	movs	r3, #0
 80041f0:	ac08      	add	r4, sp, #32
 80041f2:	6163      	str	r3, [r4, #20]
 80041f4:	3320      	adds	r3, #32
 80041f6:	7663      	strb	r3, [r4, #25]
 80041f8:	3310      	adds	r3, #16
 80041fa:	76a3      	strb	r3, [r4, #26]
 80041fc:	9507      	str	r5, [sp, #28]
 80041fe:	0035      	movs	r5, r6
 8004200:	782b      	ldrb	r3, [r5, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <_vfiprintf_r+0x4e>
 8004206:	2b25      	cmp	r3, #37	; 0x25
 8004208:	d15c      	bne.n	80042c4 <_vfiprintf_r+0x108>
 800420a:	1bab      	subs	r3, r5, r6
 800420c:	9305      	str	r3, [sp, #20]
 800420e:	d00c      	beq.n	800422a <_vfiprintf_r+0x6e>
 8004210:	0032      	movs	r2, r6
 8004212:	0039      	movs	r1, r7
 8004214:	9803      	ldr	r0, [sp, #12]
 8004216:	f7ff ffbe 	bl	8004196 <__sfputs_r>
 800421a:	1c43      	adds	r3, r0, #1
 800421c:	d100      	bne.n	8004220 <_vfiprintf_r+0x64>
 800421e:	e0c4      	b.n	80043aa <_vfiprintf_r+0x1ee>
 8004220:	6962      	ldr	r2, [r4, #20]
 8004222:	9b05      	ldr	r3, [sp, #20]
 8004224:	4694      	mov	ip, r2
 8004226:	4463      	add	r3, ip
 8004228:	6163      	str	r3, [r4, #20]
 800422a:	782b      	ldrb	r3, [r5, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d100      	bne.n	8004232 <_vfiprintf_r+0x76>
 8004230:	e0bb      	b.n	80043aa <_vfiprintf_r+0x1ee>
 8004232:	2201      	movs	r2, #1
 8004234:	2300      	movs	r3, #0
 8004236:	4252      	negs	r2, r2
 8004238:	6062      	str	r2, [r4, #4]
 800423a:	a904      	add	r1, sp, #16
 800423c:	3254      	adds	r2, #84	; 0x54
 800423e:	1852      	adds	r2, r2, r1
 8004240:	1c6e      	adds	r6, r5, #1
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	60e3      	str	r3, [r4, #12]
 8004246:	60a3      	str	r3, [r4, #8]
 8004248:	7013      	strb	r3, [r2, #0]
 800424a:	65a3      	str	r3, [r4, #88]	; 0x58
 800424c:	7831      	ldrb	r1, [r6, #0]
 800424e:	2205      	movs	r2, #5
 8004250:	485e      	ldr	r0, [pc, #376]	; (80043cc <_vfiprintf_r+0x210>)
 8004252:	f000 fb07 	bl	8004864 <memchr>
 8004256:	1c75      	adds	r5, r6, #1
 8004258:	2800      	cmp	r0, #0
 800425a:	d135      	bne.n	80042c8 <_vfiprintf_r+0x10c>
 800425c:	6822      	ldr	r2, [r4, #0]
 800425e:	06d3      	lsls	r3, r2, #27
 8004260:	d504      	bpl.n	800426c <_vfiprintf_r+0xb0>
 8004262:	2353      	movs	r3, #83	; 0x53
 8004264:	a904      	add	r1, sp, #16
 8004266:	185b      	adds	r3, r3, r1
 8004268:	2120      	movs	r1, #32
 800426a:	7019      	strb	r1, [r3, #0]
 800426c:	0713      	lsls	r3, r2, #28
 800426e:	d504      	bpl.n	800427a <_vfiprintf_r+0xbe>
 8004270:	2353      	movs	r3, #83	; 0x53
 8004272:	a904      	add	r1, sp, #16
 8004274:	185b      	adds	r3, r3, r1
 8004276:	212b      	movs	r1, #43	; 0x2b
 8004278:	7019      	strb	r1, [r3, #0]
 800427a:	7833      	ldrb	r3, [r6, #0]
 800427c:	2b2a      	cmp	r3, #42	; 0x2a
 800427e:	d02c      	beq.n	80042da <_vfiprintf_r+0x11e>
 8004280:	0035      	movs	r5, r6
 8004282:	2100      	movs	r1, #0
 8004284:	200a      	movs	r0, #10
 8004286:	68e3      	ldr	r3, [r4, #12]
 8004288:	782a      	ldrb	r2, [r5, #0]
 800428a:	1c6e      	adds	r6, r5, #1
 800428c:	3a30      	subs	r2, #48	; 0x30
 800428e:	2a09      	cmp	r2, #9
 8004290:	d964      	bls.n	800435c <_vfiprintf_r+0x1a0>
 8004292:	2900      	cmp	r1, #0
 8004294:	d02e      	beq.n	80042f4 <_vfiprintf_r+0x138>
 8004296:	e026      	b.n	80042e6 <_vfiprintf_r+0x12a>
 8004298:	4b4d      	ldr	r3, [pc, #308]	; (80043d0 <_vfiprintf_r+0x214>)
 800429a:	429f      	cmp	r7, r3
 800429c:	d102      	bne.n	80042a4 <_vfiprintf_r+0xe8>
 800429e:	9b03      	ldr	r3, [sp, #12]
 80042a0:	689f      	ldr	r7, [r3, #8]
 80042a2:	e79e      	b.n	80041e2 <_vfiprintf_r+0x26>
 80042a4:	4b4b      	ldr	r3, [pc, #300]	; (80043d4 <_vfiprintf_r+0x218>)
 80042a6:	429f      	cmp	r7, r3
 80042a8:	d19b      	bne.n	80041e2 <_vfiprintf_r+0x26>
 80042aa:	9b03      	ldr	r3, [sp, #12]
 80042ac:	68df      	ldr	r7, [r3, #12]
 80042ae:	e798      	b.n	80041e2 <_vfiprintf_r+0x26>
 80042b0:	0039      	movs	r1, r7
 80042b2:	9803      	ldr	r0, [sp, #12]
 80042b4:	f7ff fc18 	bl	8003ae8 <__swsetup_r>
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d098      	beq.n	80041ee <_vfiprintf_r+0x32>
 80042bc:	2001      	movs	r0, #1
 80042be:	4240      	negs	r0, r0
 80042c0:	b021      	add	sp, #132	; 0x84
 80042c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042c4:	3501      	adds	r5, #1
 80042c6:	e79b      	b.n	8004200 <_vfiprintf_r+0x44>
 80042c8:	4b40      	ldr	r3, [pc, #256]	; (80043cc <_vfiprintf_r+0x210>)
 80042ca:	6822      	ldr	r2, [r4, #0]
 80042cc:	1ac0      	subs	r0, r0, r3
 80042ce:	2301      	movs	r3, #1
 80042d0:	4083      	lsls	r3, r0
 80042d2:	4313      	orrs	r3, r2
 80042d4:	6023      	str	r3, [r4, #0]
 80042d6:	002e      	movs	r6, r5
 80042d8:	e7b8      	b.n	800424c <_vfiprintf_r+0x90>
 80042da:	9b07      	ldr	r3, [sp, #28]
 80042dc:	1d19      	adds	r1, r3, #4
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	9107      	str	r1, [sp, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	db01      	blt.n	80042ea <_vfiprintf_r+0x12e>
 80042e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80042e8:	e004      	b.n	80042f4 <_vfiprintf_r+0x138>
 80042ea:	425b      	negs	r3, r3
 80042ec:	60e3      	str	r3, [r4, #12]
 80042ee:	2302      	movs	r3, #2
 80042f0:	4313      	orrs	r3, r2
 80042f2:	6023      	str	r3, [r4, #0]
 80042f4:	782b      	ldrb	r3, [r5, #0]
 80042f6:	2b2e      	cmp	r3, #46	; 0x2e
 80042f8:	d10a      	bne.n	8004310 <_vfiprintf_r+0x154>
 80042fa:	786b      	ldrb	r3, [r5, #1]
 80042fc:	2b2a      	cmp	r3, #42	; 0x2a
 80042fe:	d135      	bne.n	800436c <_vfiprintf_r+0x1b0>
 8004300:	9b07      	ldr	r3, [sp, #28]
 8004302:	3502      	adds	r5, #2
 8004304:	1d1a      	adds	r2, r3, #4
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	9207      	str	r2, [sp, #28]
 800430a:	2b00      	cmp	r3, #0
 800430c:	db2b      	blt.n	8004366 <_vfiprintf_r+0x1aa>
 800430e:	9309      	str	r3, [sp, #36]	; 0x24
 8004310:	4e31      	ldr	r6, [pc, #196]	; (80043d8 <_vfiprintf_r+0x21c>)
 8004312:	7829      	ldrb	r1, [r5, #0]
 8004314:	2203      	movs	r2, #3
 8004316:	0030      	movs	r0, r6
 8004318:	f000 faa4 	bl	8004864 <memchr>
 800431c:	2800      	cmp	r0, #0
 800431e:	d006      	beq.n	800432e <_vfiprintf_r+0x172>
 8004320:	2340      	movs	r3, #64	; 0x40
 8004322:	1b80      	subs	r0, r0, r6
 8004324:	4083      	lsls	r3, r0
 8004326:	6822      	ldr	r2, [r4, #0]
 8004328:	3501      	adds	r5, #1
 800432a:	4313      	orrs	r3, r2
 800432c:	6023      	str	r3, [r4, #0]
 800432e:	7829      	ldrb	r1, [r5, #0]
 8004330:	2206      	movs	r2, #6
 8004332:	482a      	ldr	r0, [pc, #168]	; (80043dc <_vfiprintf_r+0x220>)
 8004334:	1c6e      	adds	r6, r5, #1
 8004336:	7621      	strb	r1, [r4, #24]
 8004338:	f000 fa94 	bl	8004864 <memchr>
 800433c:	2800      	cmp	r0, #0
 800433e:	d03a      	beq.n	80043b6 <_vfiprintf_r+0x1fa>
 8004340:	4b27      	ldr	r3, [pc, #156]	; (80043e0 <_vfiprintf_r+0x224>)
 8004342:	2b00      	cmp	r3, #0
 8004344:	d125      	bne.n	8004392 <_vfiprintf_r+0x1d6>
 8004346:	2207      	movs	r2, #7
 8004348:	9b07      	ldr	r3, [sp, #28]
 800434a:	3307      	adds	r3, #7
 800434c:	4393      	bics	r3, r2
 800434e:	3308      	adds	r3, #8
 8004350:	9307      	str	r3, [sp, #28]
 8004352:	6963      	ldr	r3, [r4, #20]
 8004354:	9a04      	ldr	r2, [sp, #16]
 8004356:	189b      	adds	r3, r3, r2
 8004358:	6163      	str	r3, [r4, #20]
 800435a:	e750      	b.n	80041fe <_vfiprintf_r+0x42>
 800435c:	4343      	muls	r3, r0
 800435e:	2101      	movs	r1, #1
 8004360:	189b      	adds	r3, r3, r2
 8004362:	0035      	movs	r5, r6
 8004364:	e790      	b.n	8004288 <_vfiprintf_r+0xcc>
 8004366:	2301      	movs	r3, #1
 8004368:	425b      	negs	r3, r3
 800436a:	e7d0      	b.n	800430e <_vfiprintf_r+0x152>
 800436c:	2300      	movs	r3, #0
 800436e:	200a      	movs	r0, #10
 8004370:	001a      	movs	r2, r3
 8004372:	3501      	adds	r5, #1
 8004374:	6063      	str	r3, [r4, #4]
 8004376:	7829      	ldrb	r1, [r5, #0]
 8004378:	1c6e      	adds	r6, r5, #1
 800437a:	3930      	subs	r1, #48	; 0x30
 800437c:	2909      	cmp	r1, #9
 800437e:	d903      	bls.n	8004388 <_vfiprintf_r+0x1cc>
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0c5      	beq.n	8004310 <_vfiprintf_r+0x154>
 8004384:	9209      	str	r2, [sp, #36]	; 0x24
 8004386:	e7c3      	b.n	8004310 <_vfiprintf_r+0x154>
 8004388:	4342      	muls	r2, r0
 800438a:	2301      	movs	r3, #1
 800438c:	1852      	adds	r2, r2, r1
 800438e:	0035      	movs	r5, r6
 8004390:	e7f1      	b.n	8004376 <_vfiprintf_r+0x1ba>
 8004392:	ab07      	add	r3, sp, #28
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	003a      	movs	r2, r7
 8004398:	4b12      	ldr	r3, [pc, #72]	; (80043e4 <_vfiprintf_r+0x228>)
 800439a:	0021      	movs	r1, r4
 800439c:	9803      	ldr	r0, [sp, #12]
 800439e:	e000      	b.n	80043a2 <_vfiprintf_r+0x1e6>
 80043a0:	bf00      	nop
 80043a2:	9004      	str	r0, [sp, #16]
 80043a4:	9b04      	ldr	r3, [sp, #16]
 80043a6:	3301      	adds	r3, #1
 80043a8:	d1d3      	bne.n	8004352 <_vfiprintf_r+0x196>
 80043aa:	89bb      	ldrh	r3, [r7, #12]
 80043ac:	065b      	lsls	r3, r3, #25
 80043ae:	d500      	bpl.n	80043b2 <_vfiprintf_r+0x1f6>
 80043b0:	e784      	b.n	80042bc <_vfiprintf_r+0x100>
 80043b2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80043b4:	e784      	b.n	80042c0 <_vfiprintf_r+0x104>
 80043b6:	ab07      	add	r3, sp, #28
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	003a      	movs	r2, r7
 80043bc:	4b09      	ldr	r3, [pc, #36]	; (80043e4 <_vfiprintf_r+0x228>)
 80043be:	0021      	movs	r1, r4
 80043c0:	9803      	ldr	r0, [sp, #12]
 80043c2:	f000 f87f 	bl	80044c4 <_printf_i>
 80043c6:	e7ec      	b.n	80043a2 <_vfiprintf_r+0x1e6>
 80043c8:	080049e8 	.word	0x080049e8
 80043cc:	08004a32 	.word	0x08004a32
 80043d0:	08004a08 	.word	0x08004a08
 80043d4:	080049c8 	.word	0x080049c8
 80043d8:	08004a38 	.word	0x08004a38
 80043dc:	08004a3c 	.word	0x08004a3c
 80043e0:	00000000 	.word	0x00000000
 80043e4:	08004197 	.word	0x08004197

080043e8 <_printf_common>:
 80043e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ea:	0015      	movs	r5, r2
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	688a      	ldr	r2, [r1, #8]
 80043f0:	690b      	ldr	r3, [r1, #16]
 80043f2:	9000      	str	r0, [sp, #0]
 80043f4:	000c      	movs	r4, r1
 80043f6:	4293      	cmp	r3, r2
 80043f8:	da00      	bge.n	80043fc <_printf_common+0x14>
 80043fa:	0013      	movs	r3, r2
 80043fc:	0022      	movs	r2, r4
 80043fe:	602b      	str	r3, [r5, #0]
 8004400:	3243      	adds	r2, #67	; 0x43
 8004402:	7812      	ldrb	r2, [r2, #0]
 8004404:	2a00      	cmp	r2, #0
 8004406:	d001      	beq.n	800440c <_printf_common+0x24>
 8004408:	3301      	adds	r3, #1
 800440a:	602b      	str	r3, [r5, #0]
 800440c:	6823      	ldr	r3, [r4, #0]
 800440e:	069b      	lsls	r3, r3, #26
 8004410:	d502      	bpl.n	8004418 <_printf_common+0x30>
 8004412:	682b      	ldr	r3, [r5, #0]
 8004414:	3302      	adds	r3, #2
 8004416:	602b      	str	r3, [r5, #0]
 8004418:	2706      	movs	r7, #6
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	401f      	ands	r7, r3
 800441e:	d027      	beq.n	8004470 <_printf_common+0x88>
 8004420:	0023      	movs	r3, r4
 8004422:	3343      	adds	r3, #67	; 0x43
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	1e5a      	subs	r2, r3, #1
 8004428:	4193      	sbcs	r3, r2
 800442a:	6822      	ldr	r2, [r4, #0]
 800442c:	0692      	lsls	r2, r2, #26
 800442e:	d430      	bmi.n	8004492 <_printf_common+0xaa>
 8004430:	0022      	movs	r2, r4
 8004432:	9901      	ldr	r1, [sp, #4]
 8004434:	3243      	adds	r2, #67	; 0x43
 8004436:	9800      	ldr	r0, [sp, #0]
 8004438:	9e08      	ldr	r6, [sp, #32]
 800443a:	47b0      	blx	r6
 800443c:	1c43      	adds	r3, r0, #1
 800443e:	d025      	beq.n	800448c <_printf_common+0xa4>
 8004440:	2306      	movs	r3, #6
 8004442:	6820      	ldr	r0, [r4, #0]
 8004444:	682a      	ldr	r2, [r5, #0]
 8004446:	68e1      	ldr	r1, [r4, #12]
 8004448:	4003      	ands	r3, r0
 800444a:	2500      	movs	r5, #0
 800444c:	2b04      	cmp	r3, #4
 800444e:	d103      	bne.n	8004458 <_printf_common+0x70>
 8004450:	1a8d      	subs	r5, r1, r2
 8004452:	43eb      	mvns	r3, r5
 8004454:	17db      	asrs	r3, r3, #31
 8004456:	401d      	ands	r5, r3
 8004458:	68a3      	ldr	r3, [r4, #8]
 800445a:	6922      	ldr	r2, [r4, #16]
 800445c:	4293      	cmp	r3, r2
 800445e:	dd01      	ble.n	8004464 <_printf_common+0x7c>
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	18ed      	adds	r5, r5, r3
 8004464:	2700      	movs	r7, #0
 8004466:	42bd      	cmp	r5, r7
 8004468:	d120      	bne.n	80044ac <_printf_common+0xc4>
 800446a:	2000      	movs	r0, #0
 800446c:	e010      	b.n	8004490 <_printf_common+0xa8>
 800446e:	3701      	adds	r7, #1
 8004470:	68e3      	ldr	r3, [r4, #12]
 8004472:	682a      	ldr	r2, [r5, #0]
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	42bb      	cmp	r3, r7
 8004478:	ddd2      	ble.n	8004420 <_printf_common+0x38>
 800447a:	0022      	movs	r2, r4
 800447c:	2301      	movs	r3, #1
 800447e:	3219      	adds	r2, #25
 8004480:	9901      	ldr	r1, [sp, #4]
 8004482:	9800      	ldr	r0, [sp, #0]
 8004484:	9e08      	ldr	r6, [sp, #32]
 8004486:	47b0      	blx	r6
 8004488:	1c43      	adds	r3, r0, #1
 800448a:	d1f0      	bne.n	800446e <_printf_common+0x86>
 800448c:	2001      	movs	r0, #1
 800448e:	4240      	negs	r0, r0
 8004490:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004492:	2030      	movs	r0, #48	; 0x30
 8004494:	18e1      	adds	r1, r4, r3
 8004496:	3143      	adds	r1, #67	; 0x43
 8004498:	7008      	strb	r0, [r1, #0]
 800449a:	0021      	movs	r1, r4
 800449c:	1c5a      	adds	r2, r3, #1
 800449e:	3145      	adds	r1, #69	; 0x45
 80044a0:	7809      	ldrb	r1, [r1, #0]
 80044a2:	18a2      	adds	r2, r4, r2
 80044a4:	3243      	adds	r2, #67	; 0x43
 80044a6:	3302      	adds	r3, #2
 80044a8:	7011      	strb	r1, [r2, #0]
 80044aa:	e7c1      	b.n	8004430 <_printf_common+0x48>
 80044ac:	0022      	movs	r2, r4
 80044ae:	2301      	movs	r3, #1
 80044b0:	321a      	adds	r2, #26
 80044b2:	9901      	ldr	r1, [sp, #4]
 80044b4:	9800      	ldr	r0, [sp, #0]
 80044b6:	9e08      	ldr	r6, [sp, #32]
 80044b8:	47b0      	blx	r6
 80044ba:	1c43      	adds	r3, r0, #1
 80044bc:	d0e6      	beq.n	800448c <_printf_common+0xa4>
 80044be:	3701      	adds	r7, #1
 80044c0:	e7d1      	b.n	8004466 <_printf_common+0x7e>
	...

080044c4 <_printf_i>:
 80044c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044c6:	b089      	sub	sp, #36	; 0x24
 80044c8:	9204      	str	r2, [sp, #16]
 80044ca:	000a      	movs	r2, r1
 80044cc:	3243      	adds	r2, #67	; 0x43
 80044ce:	9305      	str	r3, [sp, #20]
 80044d0:	9003      	str	r0, [sp, #12]
 80044d2:	9202      	str	r2, [sp, #8]
 80044d4:	7e0a      	ldrb	r2, [r1, #24]
 80044d6:	000c      	movs	r4, r1
 80044d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044da:	2a6e      	cmp	r2, #110	; 0x6e
 80044dc:	d100      	bne.n	80044e0 <_printf_i+0x1c>
 80044de:	e086      	b.n	80045ee <_printf_i+0x12a>
 80044e0:	d81f      	bhi.n	8004522 <_printf_i+0x5e>
 80044e2:	2a63      	cmp	r2, #99	; 0x63
 80044e4:	d033      	beq.n	800454e <_printf_i+0x8a>
 80044e6:	d808      	bhi.n	80044fa <_printf_i+0x36>
 80044e8:	2a00      	cmp	r2, #0
 80044ea:	d100      	bne.n	80044ee <_printf_i+0x2a>
 80044ec:	e08c      	b.n	8004608 <_printf_i+0x144>
 80044ee:	2a58      	cmp	r2, #88	; 0x58
 80044f0:	d04d      	beq.n	800458e <_printf_i+0xca>
 80044f2:	0025      	movs	r5, r4
 80044f4:	3542      	adds	r5, #66	; 0x42
 80044f6:	702a      	strb	r2, [r5, #0]
 80044f8:	e030      	b.n	800455c <_printf_i+0x98>
 80044fa:	2a64      	cmp	r2, #100	; 0x64
 80044fc:	d001      	beq.n	8004502 <_printf_i+0x3e>
 80044fe:	2a69      	cmp	r2, #105	; 0x69
 8004500:	d1f7      	bne.n	80044f2 <_printf_i+0x2e>
 8004502:	6819      	ldr	r1, [r3, #0]
 8004504:	6825      	ldr	r5, [r4, #0]
 8004506:	1d0a      	adds	r2, r1, #4
 8004508:	0628      	lsls	r0, r5, #24
 800450a:	d529      	bpl.n	8004560 <_printf_i+0x9c>
 800450c:	6808      	ldr	r0, [r1, #0]
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	2800      	cmp	r0, #0
 8004512:	da03      	bge.n	800451c <_printf_i+0x58>
 8004514:	232d      	movs	r3, #45	; 0x2d
 8004516:	9a02      	ldr	r2, [sp, #8]
 8004518:	4240      	negs	r0, r0
 800451a:	7013      	strb	r3, [r2, #0]
 800451c:	4e6b      	ldr	r6, [pc, #428]	; (80046cc <_printf_i+0x208>)
 800451e:	270a      	movs	r7, #10
 8004520:	e04f      	b.n	80045c2 <_printf_i+0xfe>
 8004522:	2a73      	cmp	r2, #115	; 0x73
 8004524:	d074      	beq.n	8004610 <_printf_i+0x14c>
 8004526:	d808      	bhi.n	800453a <_printf_i+0x76>
 8004528:	2a6f      	cmp	r2, #111	; 0x6f
 800452a:	d01f      	beq.n	800456c <_printf_i+0xa8>
 800452c:	2a70      	cmp	r2, #112	; 0x70
 800452e:	d1e0      	bne.n	80044f2 <_printf_i+0x2e>
 8004530:	2220      	movs	r2, #32
 8004532:	6809      	ldr	r1, [r1, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	6022      	str	r2, [r4, #0]
 8004538:	e003      	b.n	8004542 <_printf_i+0x7e>
 800453a:	2a75      	cmp	r2, #117	; 0x75
 800453c:	d016      	beq.n	800456c <_printf_i+0xa8>
 800453e:	2a78      	cmp	r2, #120	; 0x78
 8004540:	d1d7      	bne.n	80044f2 <_printf_i+0x2e>
 8004542:	0022      	movs	r2, r4
 8004544:	2178      	movs	r1, #120	; 0x78
 8004546:	3245      	adds	r2, #69	; 0x45
 8004548:	7011      	strb	r1, [r2, #0]
 800454a:	4e61      	ldr	r6, [pc, #388]	; (80046d0 <_printf_i+0x20c>)
 800454c:	e022      	b.n	8004594 <_printf_i+0xd0>
 800454e:	0025      	movs	r5, r4
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	3542      	adds	r5, #66	; 0x42
 8004554:	1d11      	adds	r1, r2, #4
 8004556:	6019      	str	r1, [r3, #0]
 8004558:	6813      	ldr	r3, [r2, #0]
 800455a:	702b      	strb	r3, [r5, #0]
 800455c:	2301      	movs	r3, #1
 800455e:	e065      	b.n	800462c <_printf_i+0x168>
 8004560:	6808      	ldr	r0, [r1, #0]
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	0669      	lsls	r1, r5, #25
 8004566:	d5d3      	bpl.n	8004510 <_printf_i+0x4c>
 8004568:	b200      	sxth	r0, r0
 800456a:	e7d1      	b.n	8004510 <_printf_i+0x4c>
 800456c:	6819      	ldr	r1, [r3, #0]
 800456e:	6825      	ldr	r5, [r4, #0]
 8004570:	1d08      	adds	r0, r1, #4
 8004572:	6018      	str	r0, [r3, #0]
 8004574:	6808      	ldr	r0, [r1, #0]
 8004576:	062e      	lsls	r6, r5, #24
 8004578:	d505      	bpl.n	8004586 <_printf_i+0xc2>
 800457a:	4e54      	ldr	r6, [pc, #336]	; (80046cc <_printf_i+0x208>)
 800457c:	2708      	movs	r7, #8
 800457e:	2a6f      	cmp	r2, #111	; 0x6f
 8004580:	d01b      	beq.n	80045ba <_printf_i+0xf6>
 8004582:	270a      	movs	r7, #10
 8004584:	e019      	b.n	80045ba <_printf_i+0xf6>
 8004586:	066d      	lsls	r5, r5, #25
 8004588:	d5f7      	bpl.n	800457a <_printf_i+0xb6>
 800458a:	b280      	uxth	r0, r0
 800458c:	e7f5      	b.n	800457a <_printf_i+0xb6>
 800458e:	3145      	adds	r1, #69	; 0x45
 8004590:	4e4e      	ldr	r6, [pc, #312]	; (80046cc <_printf_i+0x208>)
 8004592:	700a      	strb	r2, [r1, #0]
 8004594:	6818      	ldr	r0, [r3, #0]
 8004596:	6822      	ldr	r2, [r4, #0]
 8004598:	1d01      	adds	r1, r0, #4
 800459a:	6800      	ldr	r0, [r0, #0]
 800459c:	6019      	str	r1, [r3, #0]
 800459e:	0615      	lsls	r5, r2, #24
 80045a0:	d521      	bpl.n	80045e6 <_printf_i+0x122>
 80045a2:	07d3      	lsls	r3, r2, #31
 80045a4:	d502      	bpl.n	80045ac <_printf_i+0xe8>
 80045a6:	2320      	movs	r3, #32
 80045a8:	431a      	orrs	r2, r3
 80045aa:	6022      	str	r2, [r4, #0]
 80045ac:	2710      	movs	r7, #16
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d103      	bne.n	80045ba <_printf_i+0xf6>
 80045b2:	2320      	movs	r3, #32
 80045b4:	6822      	ldr	r2, [r4, #0]
 80045b6:	439a      	bics	r2, r3
 80045b8:	6022      	str	r2, [r4, #0]
 80045ba:	0023      	movs	r3, r4
 80045bc:	2200      	movs	r2, #0
 80045be:	3343      	adds	r3, #67	; 0x43
 80045c0:	701a      	strb	r2, [r3, #0]
 80045c2:	6863      	ldr	r3, [r4, #4]
 80045c4:	60a3      	str	r3, [r4, #8]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	db58      	blt.n	800467c <_printf_i+0x1b8>
 80045ca:	2204      	movs	r2, #4
 80045cc:	6821      	ldr	r1, [r4, #0]
 80045ce:	4391      	bics	r1, r2
 80045d0:	6021      	str	r1, [r4, #0]
 80045d2:	2800      	cmp	r0, #0
 80045d4:	d154      	bne.n	8004680 <_printf_i+0x1bc>
 80045d6:	9d02      	ldr	r5, [sp, #8]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d05a      	beq.n	8004692 <_printf_i+0x1ce>
 80045dc:	0025      	movs	r5, r4
 80045de:	7833      	ldrb	r3, [r6, #0]
 80045e0:	3542      	adds	r5, #66	; 0x42
 80045e2:	702b      	strb	r3, [r5, #0]
 80045e4:	e055      	b.n	8004692 <_printf_i+0x1ce>
 80045e6:	0655      	lsls	r5, r2, #25
 80045e8:	d5db      	bpl.n	80045a2 <_printf_i+0xde>
 80045ea:	b280      	uxth	r0, r0
 80045ec:	e7d9      	b.n	80045a2 <_printf_i+0xde>
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	680d      	ldr	r5, [r1, #0]
 80045f2:	1d10      	adds	r0, r2, #4
 80045f4:	6949      	ldr	r1, [r1, #20]
 80045f6:	6018      	str	r0, [r3, #0]
 80045f8:	6813      	ldr	r3, [r2, #0]
 80045fa:	062e      	lsls	r6, r5, #24
 80045fc:	d501      	bpl.n	8004602 <_printf_i+0x13e>
 80045fe:	6019      	str	r1, [r3, #0]
 8004600:	e002      	b.n	8004608 <_printf_i+0x144>
 8004602:	066d      	lsls	r5, r5, #25
 8004604:	d5fb      	bpl.n	80045fe <_printf_i+0x13a>
 8004606:	8019      	strh	r1, [r3, #0]
 8004608:	2300      	movs	r3, #0
 800460a:	9d02      	ldr	r5, [sp, #8]
 800460c:	6123      	str	r3, [r4, #16]
 800460e:	e04f      	b.n	80046b0 <_printf_i+0x1ec>
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	1d11      	adds	r1, r2, #4
 8004614:	6019      	str	r1, [r3, #0]
 8004616:	6815      	ldr	r5, [r2, #0]
 8004618:	2100      	movs	r1, #0
 800461a:	6862      	ldr	r2, [r4, #4]
 800461c:	0028      	movs	r0, r5
 800461e:	f000 f921 	bl	8004864 <memchr>
 8004622:	2800      	cmp	r0, #0
 8004624:	d001      	beq.n	800462a <_printf_i+0x166>
 8004626:	1b40      	subs	r0, r0, r5
 8004628:	6060      	str	r0, [r4, #4]
 800462a:	6863      	ldr	r3, [r4, #4]
 800462c:	6123      	str	r3, [r4, #16]
 800462e:	2300      	movs	r3, #0
 8004630:	9a02      	ldr	r2, [sp, #8]
 8004632:	7013      	strb	r3, [r2, #0]
 8004634:	e03c      	b.n	80046b0 <_printf_i+0x1ec>
 8004636:	6923      	ldr	r3, [r4, #16]
 8004638:	002a      	movs	r2, r5
 800463a:	9904      	ldr	r1, [sp, #16]
 800463c:	9803      	ldr	r0, [sp, #12]
 800463e:	9d05      	ldr	r5, [sp, #20]
 8004640:	47a8      	blx	r5
 8004642:	1c43      	adds	r3, r0, #1
 8004644:	d03e      	beq.n	80046c4 <_printf_i+0x200>
 8004646:	6823      	ldr	r3, [r4, #0]
 8004648:	079b      	lsls	r3, r3, #30
 800464a:	d415      	bmi.n	8004678 <_printf_i+0x1b4>
 800464c:	9b07      	ldr	r3, [sp, #28]
 800464e:	68e0      	ldr	r0, [r4, #12]
 8004650:	4298      	cmp	r0, r3
 8004652:	da39      	bge.n	80046c8 <_printf_i+0x204>
 8004654:	0018      	movs	r0, r3
 8004656:	e037      	b.n	80046c8 <_printf_i+0x204>
 8004658:	0022      	movs	r2, r4
 800465a:	2301      	movs	r3, #1
 800465c:	3219      	adds	r2, #25
 800465e:	9904      	ldr	r1, [sp, #16]
 8004660:	9803      	ldr	r0, [sp, #12]
 8004662:	9e05      	ldr	r6, [sp, #20]
 8004664:	47b0      	blx	r6
 8004666:	1c43      	adds	r3, r0, #1
 8004668:	d02c      	beq.n	80046c4 <_printf_i+0x200>
 800466a:	3501      	adds	r5, #1
 800466c:	68e3      	ldr	r3, [r4, #12]
 800466e:	9a07      	ldr	r2, [sp, #28]
 8004670:	1a9b      	subs	r3, r3, r2
 8004672:	42ab      	cmp	r3, r5
 8004674:	dcf0      	bgt.n	8004658 <_printf_i+0x194>
 8004676:	e7e9      	b.n	800464c <_printf_i+0x188>
 8004678:	2500      	movs	r5, #0
 800467a:	e7f7      	b.n	800466c <_printf_i+0x1a8>
 800467c:	2800      	cmp	r0, #0
 800467e:	d0ad      	beq.n	80045dc <_printf_i+0x118>
 8004680:	9d02      	ldr	r5, [sp, #8]
 8004682:	0039      	movs	r1, r7
 8004684:	f7fb fdc6 	bl	8000214 <__aeabi_uidivmod>
 8004688:	5c73      	ldrb	r3, [r6, r1]
 800468a:	3d01      	subs	r5, #1
 800468c:	702b      	strb	r3, [r5, #0]
 800468e:	2800      	cmp	r0, #0
 8004690:	d1f7      	bne.n	8004682 <_printf_i+0x1be>
 8004692:	2f08      	cmp	r7, #8
 8004694:	d109      	bne.n	80046aa <_printf_i+0x1e6>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	07db      	lsls	r3, r3, #31
 800469a:	d506      	bpl.n	80046aa <_printf_i+0x1e6>
 800469c:	6863      	ldr	r3, [r4, #4]
 800469e:	6922      	ldr	r2, [r4, #16]
 80046a0:	4293      	cmp	r3, r2
 80046a2:	dc02      	bgt.n	80046aa <_printf_i+0x1e6>
 80046a4:	2330      	movs	r3, #48	; 0x30
 80046a6:	3d01      	subs	r5, #1
 80046a8:	702b      	strb	r3, [r5, #0]
 80046aa:	9b02      	ldr	r3, [sp, #8]
 80046ac:	1b5b      	subs	r3, r3, r5
 80046ae:	6123      	str	r3, [r4, #16]
 80046b0:	9b05      	ldr	r3, [sp, #20]
 80046b2:	aa07      	add	r2, sp, #28
 80046b4:	9300      	str	r3, [sp, #0]
 80046b6:	0021      	movs	r1, r4
 80046b8:	9b04      	ldr	r3, [sp, #16]
 80046ba:	9803      	ldr	r0, [sp, #12]
 80046bc:	f7ff fe94 	bl	80043e8 <_printf_common>
 80046c0:	1c43      	adds	r3, r0, #1
 80046c2:	d1b8      	bne.n	8004636 <_printf_i+0x172>
 80046c4:	2001      	movs	r0, #1
 80046c6:	4240      	negs	r0, r0
 80046c8:	b009      	add	sp, #36	; 0x24
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046cc:	08004a43 	.word	0x08004a43
 80046d0:	08004a54 	.word	0x08004a54

080046d4 <_sbrk_r>:
 80046d4:	2300      	movs	r3, #0
 80046d6:	b570      	push	{r4, r5, r6, lr}
 80046d8:	4c06      	ldr	r4, [pc, #24]	; (80046f4 <_sbrk_r+0x20>)
 80046da:	0005      	movs	r5, r0
 80046dc:	0008      	movs	r0, r1
 80046de:	6023      	str	r3, [r4, #0]
 80046e0:	f7fc fa9c 	bl	8000c1c <_sbrk>
 80046e4:	1c43      	adds	r3, r0, #1
 80046e6:	d103      	bne.n	80046f0 <_sbrk_r+0x1c>
 80046e8:	6823      	ldr	r3, [r4, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d000      	beq.n	80046f0 <_sbrk_r+0x1c>
 80046ee:	602b      	str	r3, [r5, #0]
 80046f0:	bd70      	pop	{r4, r5, r6, pc}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	20000460 	.word	0x20000460

080046f8 <__sread>:
 80046f8:	b570      	push	{r4, r5, r6, lr}
 80046fa:	000c      	movs	r4, r1
 80046fc:	250e      	movs	r5, #14
 80046fe:	5f49      	ldrsh	r1, [r1, r5]
 8004700:	f000 f8be 	bl	8004880 <_read_r>
 8004704:	2800      	cmp	r0, #0
 8004706:	db03      	blt.n	8004710 <__sread+0x18>
 8004708:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800470a:	181b      	adds	r3, r3, r0
 800470c:	6563      	str	r3, [r4, #84]	; 0x54
 800470e:	bd70      	pop	{r4, r5, r6, pc}
 8004710:	89a3      	ldrh	r3, [r4, #12]
 8004712:	4a02      	ldr	r2, [pc, #8]	; (800471c <__sread+0x24>)
 8004714:	4013      	ands	r3, r2
 8004716:	81a3      	strh	r3, [r4, #12]
 8004718:	e7f9      	b.n	800470e <__sread+0x16>
 800471a:	46c0      	nop			; (mov r8, r8)
 800471c:	ffffefff 	.word	0xffffefff

08004720 <__swrite>:
 8004720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004722:	001f      	movs	r7, r3
 8004724:	898b      	ldrh	r3, [r1, #12]
 8004726:	0005      	movs	r5, r0
 8004728:	000c      	movs	r4, r1
 800472a:	0016      	movs	r6, r2
 800472c:	05db      	lsls	r3, r3, #23
 800472e:	d505      	bpl.n	800473c <__swrite+0x1c>
 8004730:	230e      	movs	r3, #14
 8004732:	5ec9      	ldrsh	r1, [r1, r3]
 8004734:	2200      	movs	r2, #0
 8004736:	2302      	movs	r3, #2
 8004738:	f000 f880 	bl	800483c <_lseek_r>
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	4a05      	ldr	r2, [pc, #20]	; (8004754 <__swrite+0x34>)
 8004740:	0028      	movs	r0, r5
 8004742:	4013      	ands	r3, r2
 8004744:	81a3      	strh	r3, [r4, #12]
 8004746:	0032      	movs	r2, r6
 8004748:	230e      	movs	r3, #14
 800474a:	5ee1      	ldrsh	r1, [r4, r3]
 800474c:	003b      	movs	r3, r7
 800474e:	f000 f82b 	bl	80047a8 <_write_r>
 8004752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004754:	ffffefff 	.word	0xffffefff

08004758 <__sseek>:
 8004758:	b570      	push	{r4, r5, r6, lr}
 800475a:	000c      	movs	r4, r1
 800475c:	250e      	movs	r5, #14
 800475e:	5f49      	ldrsh	r1, [r1, r5]
 8004760:	f000 f86c 	bl	800483c <_lseek_r>
 8004764:	89a3      	ldrh	r3, [r4, #12]
 8004766:	1c42      	adds	r2, r0, #1
 8004768:	d103      	bne.n	8004772 <__sseek+0x1a>
 800476a:	4a05      	ldr	r2, [pc, #20]	; (8004780 <__sseek+0x28>)
 800476c:	4013      	ands	r3, r2
 800476e:	81a3      	strh	r3, [r4, #12]
 8004770:	bd70      	pop	{r4, r5, r6, pc}
 8004772:	2280      	movs	r2, #128	; 0x80
 8004774:	0152      	lsls	r2, r2, #5
 8004776:	4313      	orrs	r3, r2
 8004778:	81a3      	strh	r3, [r4, #12]
 800477a:	6560      	str	r0, [r4, #84]	; 0x54
 800477c:	e7f8      	b.n	8004770 <__sseek+0x18>
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	ffffefff 	.word	0xffffefff

08004784 <__sclose>:
 8004784:	b510      	push	{r4, lr}
 8004786:	230e      	movs	r3, #14
 8004788:	5ec9      	ldrsh	r1, [r1, r3]
 800478a:	f000 f821 	bl	80047d0 <_close_r>
 800478e:	bd10      	pop	{r4, pc}

08004790 <__ascii_wctomb>:
 8004790:	1e0b      	subs	r3, r1, #0
 8004792:	d004      	beq.n	800479e <__ascii_wctomb+0xe>
 8004794:	2aff      	cmp	r2, #255	; 0xff
 8004796:	d904      	bls.n	80047a2 <__ascii_wctomb+0x12>
 8004798:	238a      	movs	r3, #138	; 0x8a
 800479a:	6003      	str	r3, [r0, #0]
 800479c:	3b8b      	subs	r3, #139	; 0x8b
 800479e:	0018      	movs	r0, r3
 80047a0:	4770      	bx	lr
 80047a2:	700a      	strb	r2, [r1, #0]
 80047a4:	2301      	movs	r3, #1
 80047a6:	e7fa      	b.n	800479e <__ascii_wctomb+0xe>

080047a8 <_write_r>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	0005      	movs	r5, r0
 80047ac:	0008      	movs	r0, r1
 80047ae:	0011      	movs	r1, r2
 80047b0:	2200      	movs	r2, #0
 80047b2:	4c06      	ldr	r4, [pc, #24]	; (80047cc <_write_r+0x24>)
 80047b4:	6022      	str	r2, [r4, #0]
 80047b6:	001a      	movs	r2, r3
 80047b8:	f7fc f8bc 	bl	8000934 <_write>
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	d103      	bne.n	80047c8 <_write_r+0x20>
 80047c0:	6823      	ldr	r3, [r4, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d000      	beq.n	80047c8 <_write_r+0x20>
 80047c6:	602b      	str	r3, [r5, #0]
 80047c8:	bd70      	pop	{r4, r5, r6, pc}
 80047ca:	46c0      	nop			; (mov r8, r8)
 80047cc:	20000460 	.word	0x20000460

080047d0 <_close_r>:
 80047d0:	2300      	movs	r3, #0
 80047d2:	b570      	push	{r4, r5, r6, lr}
 80047d4:	4c06      	ldr	r4, [pc, #24]	; (80047f0 <_close_r+0x20>)
 80047d6:	0005      	movs	r5, r0
 80047d8:	0008      	movs	r0, r1
 80047da:	6023      	str	r3, [r4, #0]
 80047dc:	f7fc f9f1 	bl	8000bc2 <_close>
 80047e0:	1c43      	adds	r3, r0, #1
 80047e2:	d103      	bne.n	80047ec <_close_r+0x1c>
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d000      	beq.n	80047ec <_close_r+0x1c>
 80047ea:	602b      	str	r3, [r5, #0]
 80047ec:	bd70      	pop	{r4, r5, r6, pc}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	20000460 	.word	0x20000460

080047f4 <_fstat_r>:
 80047f4:	2300      	movs	r3, #0
 80047f6:	b570      	push	{r4, r5, r6, lr}
 80047f8:	4c06      	ldr	r4, [pc, #24]	; (8004814 <_fstat_r+0x20>)
 80047fa:	0005      	movs	r5, r0
 80047fc:	0008      	movs	r0, r1
 80047fe:	0011      	movs	r1, r2
 8004800:	6023      	str	r3, [r4, #0]
 8004802:	f7fc f9e8 	bl	8000bd6 <_fstat>
 8004806:	1c43      	adds	r3, r0, #1
 8004808:	d103      	bne.n	8004812 <_fstat_r+0x1e>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d000      	beq.n	8004812 <_fstat_r+0x1e>
 8004810:	602b      	str	r3, [r5, #0]
 8004812:	bd70      	pop	{r4, r5, r6, pc}
 8004814:	20000460 	.word	0x20000460

08004818 <_isatty_r>:
 8004818:	2300      	movs	r3, #0
 800481a:	b570      	push	{r4, r5, r6, lr}
 800481c:	4c06      	ldr	r4, [pc, #24]	; (8004838 <_isatty_r+0x20>)
 800481e:	0005      	movs	r5, r0
 8004820:	0008      	movs	r0, r1
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	f7fc f9e5 	bl	8000bf2 <_isatty>
 8004828:	1c43      	adds	r3, r0, #1
 800482a:	d103      	bne.n	8004834 <_isatty_r+0x1c>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d000      	beq.n	8004834 <_isatty_r+0x1c>
 8004832:	602b      	str	r3, [r5, #0]
 8004834:	bd70      	pop	{r4, r5, r6, pc}
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	20000460 	.word	0x20000460

0800483c <_lseek_r>:
 800483c:	b570      	push	{r4, r5, r6, lr}
 800483e:	0005      	movs	r5, r0
 8004840:	0008      	movs	r0, r1
 8004842:	0011      	movs	r1, r2
 8004844:	2200      	movs	r2, #0
 8004846:	4c06      	ldr	r4, [pc, #24]	; (8004860 <_lseek_r+0x24>)
 8004848:	6022      	str	r2, [r4, #0]
 800484a:	001a      	movs	r2, r3
 800484c:	f7fc f9da 	bl	8000c04 <_lseek>
 8004850:	1c43      	adds	r3, r0, #1
 8004852:	d103      	bne.n	800485c <_lseek_r+0x20>
 8004854:	6823      	ldr	r3, [r4, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d000      	beq.n	800485c <_lseek_r+0x20>
 800485a:	602b      	str	r3, [r5, #0]
 800485c:	bd70      	pop	{r4, r5, r6, pc}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	20000460 	.word	0x20000460

08004864 <memchr>:
 8004864:	b2c9      	uxtb	r1, r1
 8004866:	1882      	adds	r2, r0, r2
 8004868:	4290      	cmp	r0, r2
 800486a:	d101      	bne.n	8004870 <memchr+0xc>
 800486c:	2000      	movs	r0, #0
 800486e:	4770      	bx	lr
 8004870:	7803      	ldrb	r3, [r0, #0]
 8004872:	428b      	cmp	r3, r1
 8004874:	d0fb      	beq.n	800486e <memchr+0xa>
 8004876:	3001      	adds	r0, #1
 8004878:	e7f6      	b.n	8004868 <memchr+0x4>

0800487a <__malloc_lock>:
 800487a:	4770      	bx	lr

0800487c <__malloc_unlock>:
 800487c:	4770      	bx	lr
	...

08004880 <_read_r>:
 8004880:	b570      	push	{r4, r5, r6, lr}
 8004882:	0005      	movs	r5, r0
 8004884:	0008      	movs	r0, r1
 8004886:	0011      	movs	r1, r2
 8004888:	2200      	movs	r2, #0
 800488a:	4c06      	ldr	r4, [pc, #24]	; (80048a4 <_read_r+0x24>)
 800488c:	6022      	str	r2, [r4, #0]
 800488e:	001a      	movs	r2, r3
 8004890:	f7fc f97a 	bl	8000b88 <_read>
 8004894:	1c43      	adds	r3, r0, #1
 8004896:	d103      	bne.n	80048a0 <_read_r+0x20>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d000      	beq.n	80048a0 <_read_r+0x20>
 800489e:	602b      	str	r3, [r5, #0]
 80048a0:	bd70      	pop	{r4, r5, r6, pc}
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	20000460 	.word	0x20000460

080048a8 <_init>:
 80048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ae:	bc08      	pop	{r3}
 80048b0:	469e      	mov	lr, r3
 80048b2:	4770      	bx	lr

080048b4 <_fini>:
 80048b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ba:	bc08      	pop	{r3}
 80048bc:	469e      	mov	lr, r3
 80048be:	4770      	bx	lr
