
BFMC_BNO055_401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b4c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08000ce0  08000ce0  00001ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000d2c  08000d2c  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000d2c  08000d2c  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000d2c  08000d2c  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d2c  08000d2c  00001d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d30  08000d30  00001d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000d34  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08000d40  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000d40  0000202c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000027c4  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ab1  00000000  00000000  00004800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000388  00000000  00000000  000052b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000028f  00000000  00000000  00005640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000149f4  00000000  00000000  000058cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003c4e  00000000  00000000  0001a2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008222e  00000000  00000000  0001df11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a013f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c98  00000000  00000000  000a0184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000a0e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000cc8 	.word	0x08000cc8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08000cc8 	.word	0x08000cc8

080001d4 <UART_init>:
#define PWR_MODE_SUSPEND     0x02

#define BNO055_CHIP_ID_VAL   0xA0

void UART_init(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af00      	add	r7, sp, #0
    /* ===== Enable clocks ===== */
    uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 80001da:	4b3c      	ldr	r3, [pc, #240]	@ (80002cc <UART_init+0xf8>)
 80001dc:	617b      	str	r3, [r7, #20]
    uint32_t* RCC_APB2ENR = (uint32_t*)(RCC_BASE_ADDR + 0x44);
 80001de:	4b3c      	ldr	r3, [pc, #240]	@ (80002d0 <UART_init+0xfc>)
 80001e0:	613b      	str	r3, [r7, #16]

    *RCC_AHB1ENR |= (1 << 0);    // GPIOA clock
 80001e2:	697b      	ldr	r3, [r7, #20]
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f043 0201 	orr.w	r2, r3, #1
 80001ea:	697b      	ldr	r3, [r7, #20]
 80001ec:	601a      	str	r2, [r3, #0]
    *RCC_APB2ENR |= (1 << 4);    // USART1 clock
 80001ee:	693b      	ldr	r3, [r7, #16]
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	f043 0210 	orr.w	r2, r3, #16
 80001f6:	693b      	ldr	r3, [r7, #16]
 80001f8:	601a      	str	r2, [r3, #0]

    /* ===== GPIO PA9, PA10 alternate function ===== */
    uint32_t* GPIOA_MODER = (uint32_t*)(GPIOA_BASE_ADDR + 0x00);
 80001fa:	4b36      	ldr	r3, [pc, #216]	@ (80002d4 <UART_init+0x100>)
 80001fc:	60fb      	str	r3, [r7, #12]
    uint32_t* GPIOA_AFRH  = (uint32_t*)(GPIOA_BASE_ADDR + 0x24);
 80001fe:	4b36      	ldr	r3, [pc, #216]	@ (80002d8 <UART_init+0x104>)
 8000200:	60bb      	str	r3, [r7, #8]

    /* PA9 -> USART1_TX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (9 * 2));
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (9 * 2));
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000216:	68fb      	ldr	r3, [r7, #12]
 8000218:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((9 - 8) * 4));
 800021a:	68bb      	ldr	r3, [r7, #8]
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000222:	68bb      	ldr	r3, [r7, #8]
 8000224:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((9 - 8) * 4));
 8000226:	68bb      	ldr	r3, [r7, #8]
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f043 0270 	orr.w	r2, r3, #112	@ 0x70
 800022e:	68bb      	ldr	r3, [r7, #8]
 8000230:	601a      	str	r2, [r3, #0]

    /* PA10 -> USART1_RX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (10 * 2));
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (10 * 2));
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((10 - 8) * 4));
 800024a:	68bb      	ldr	r3, [r7, #8]
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8000252:	68bb      	ldr	r3, [r7, #8]
 8000254:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((10 - 8) * 4));
 8000256:	68bb      	ldr	r3, [r7, #8]
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 800025e:	68bb      	ldr	r3, [r7, #8]
 8000260:	601a      	str	r2, [r3, #0]

    /* ===== USART1 configuration ===== */
    uint32_t* USART1_BRR = (uint32_t*)(USART1_BASE_ADDR + 0x08);
 8000262:	4b1e      	ldr	r3, [pc, #120]	@ (80002dc <UART_init+0x108>)
 8000264:	607b      	str	r3, [r7, #4]
    uint32_t* USART1_CR1 = (uint32_t*)(USART1_BASE_ADDR + 0x0C);
 8000266:	4b1e      	ldr	r3, [pc, #120]	@ (80002e0 <UART_init+0x10c>)
 8000268:	603b      	str	r3, [r7, #0]

    /* Baudrate = 9600, PCLK2 = 16 MHz
       USARTDIV = 16MHz / (16 * 9600) = 104.166 */
    *USART1_BRR = (104 << 4) | (3 << 0);
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	f240 6283 	movw	r2, #1667	@ 0x683
 8000270:	601a      	str	r2, [r3, #0]

    *USART1_CR1 = 0;
 8000272:	683b      	ldr	r3, [r7, #0]
 8000274:	2200      	movs	r2, #0
 8000276:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 15);   // Oversampling 16
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 12);   // 8-bit data
 8000284:	683b      	ldr	r3, [r7, #0]
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 10);   // No parity
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000298:	683b      	ldr	r3, [r7, #0]
 800029a:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 2);    // RE
 800029c:	683b      	ldr	r3, [r7, #0]
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	f043 0204 	orr.w	r2, r3, #4
 80002a4:	683b      	ldr	r3, [r7, #0]
 80002a6:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 3);    // TE
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	f043 0208 	orr.w	r2, r3, #8
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 13);   // UE
 80002b4:	683b      	ldr	r3, [r7, #0]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80002bc:	683b      	ldr	r3, [r7, #0]
 80002be:	601a      	str	r2, [r3, #0]
}
 80002c0:	bf00      	nop
 80002c2:	371c      	adds	r7, #28
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	40023830 	.word	0x40023830
 80002d0:	40023844 	.word	0x40023844
 80002d4:	40020000 	.word	0x40020000
 80002d8:	40020024 	.word	0x40020024
 80002dc:	40011008 	.word	0x40011008
 80002e0:	4001100c 	.word	0x4001100c

080002e4 <UART_Transmit>:


void UART_Transmit(uint8_t data)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	71fb      	strb	r3, [r7, #7]
    uint32_t* USART_DR= (uint32_t*)(USART1_BASE_ADDR + 0x04);
 80002ee:	4b0f      	ldr	r3, [pc, #60]	@ (800032c <UART_Transmit+0x48>)
 80002f0:	60fb      	str	r3, [r7, #12]
    uint32_t* USART_SR= (uint32_t*)(USART1_BASE_ADDR + 0x00);
 80002f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000330 <UART_Transmit+0x4c>)
 80002f4:	60bb      	str	r3, [r7, #8]
    while(((*USART_SR >> 7) & 1) == 0); // TXE
 80002f6:	bf00      	nop
 80002f8:	68bb      	ldr	r3, [r7, #8]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	09db      	lsrs	r3, r3, #7
 80002fe:	f003 0301 	and.w	r3, r3, #1
 8000302:	2b00      	cmp	r3, #0
 8000304:	d0f8      	beq.n	80002f8 <UART_Transmit+0x14>
    *USART_DR = data;
 8000306:	79fa      	ldrb	r2, [r7, #7]
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	601a      	str	r2, [r3, #0]
    while(((*USART_SR >> 6) & 1) == 0); // TC
 800030c:	bf00      	nop
 800030e:	68bb      	ldr	r3, [r7, #8]
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	099b      	lsrs	r3, r3, #6
 8000314:	f003 0301 	and.w	r3, r3, #1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d0f8      	beq.n	800030e <UART_Transmit+0x2a>
}
 800031c:	bf00      	nop
 800031e:	bf00      	nop
 8000320:	3714      	adds	r7, #20
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	40011004 	.word	0x40011004
 8000330:	40011000 	.word	0x40011000

08000334 <UART_send_number>:

void UART_send_number(int num)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b086      	sub	sp, #24
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
    char buf[12]; int i = 0;
 800033c:	2300      	movs	r3, #0
 800033e:	617b      	str	r3, [r7, #20]
    if (num == 0) { UART_Transmit('0'); return; }
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d103      	bne.n	800034e <UART_send_number+0x1a>
 8000346:	2030      	movs	r0, #48	@ 0x30
 8000348:	f7ff ffcc 	bl	80002e4 <UART_Transmit>
 800034c:	e038      	b.n	80003c0 <UART_send_number+0x8c>
    if (num < 0) { UART_Transmit('-'); num = -num; }
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	2b00      	cmp	r3, #0
 8000352:	da24      	bge.n	800039e <UART_send_number+0x6a>
 8000354:	202d      	movs	r0, #45	@ 0x2d
 8000356:	f7ff ffc5 	bl	80002e4 <UART_Transmit>
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	425b      	negs	r3, r3
 800035e:	607b      	str	r3, [r7, #4]
    while (num > 0) { buf[i++] = (num%10)+'0'; num/=10; }
 8000360:	e01d      	b.n	800039e <UART_send_number+0x6a>
 8000362:	687a      	ldr	r2, [r7, #4]
 8000364:	4b18      	ldr	r3, [pc, #96]	@ (80003c8 <UART_send_number+0x94>)
 8000366:	fb83 1302 	smull	r1, r3, r3, r2
 800036a:	1099      	asrs	r1, r3, #2
 800036c:	17d3      	asrs	r3, r2, #31
 800036e:	1ac9      	subs	r1, r1, r3
 8000370:	460b      	mov	r3, r1
 8000372:	009b      	lsls	r3, r3, #2
 8000374:	440b      	add	r3, r1
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	1ad1      	subs	r1, r2, r3
 800037a:	b2ca      	uxtb	r2, r1
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	1c59      	adds	r1, r3, #1
 8000380:	6179      	str	r1, [r7, #20]
 8000382:	3230      	adds	r2, #48	@ 0x30
 8000384:	b2d2      	uxtb	r2, r2
 8000386:	3318      	adds	r3, #24
 8000388:	443b      	add	r3, r7
 800038a:	f803 2c10 	strb.w	r2, [r3, #-16]
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a0d      	ldr	r2, [pc, #52]	@ (80003c8 <UART_send_number+0x94>)
 8000392:	fb82 1203 	smull	r1, r2, r2, r3
 8000396:	1092      	asrs	r2, r2, #2
 8000398:	17db      	asrs	r3, r3, #31
 800039a:	1ad3      	subs	r3, r2, r3
 800039c:	607b      	str	r3, [r7, #4]
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	dcde      	bgt.n	8000362 <UART_send_number+0x2e>
    while (i--) UART_Transmit(buf[i]);
 80003a4:	e007      	b.n	80003b6 <UART_send_number+0x82>
 80003a6:	f107 0208 	add.w	r2, r7, #8
 80003aa:	697b      	ldr	r3, [r7, #20]
 80003ac:	4413      	add	r3, r2
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff ff97 	bl	80002e4 <UART_Transmit>
 80003b6:	697b      	ldr	r3, [r7, #20]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	617a      	str	r2, [r7, #20]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d1f2      	bne.n	80003a6 <UART_send_number+0x72>
}
 80003c0:	3718      	adds	r7, #24
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	66666667 	.word	0x66666667

080003cc <UART_print_log>:
void UART_print_log(char *m)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
    for (int i = 0; m[i]; i++) UART_Transmit((uint8_t)m[i]);
 80003d4:	2300      	movs	r3, #0
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	e009      	b.n	80003ee <UART_print_log+0x22>
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	687a      	ldr	r2, [r7, #4]
 80003de:	4413      	add	r3, r2
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	4618      	mov	r0, r3
 80003e4:	f7ff ff7e 	bl	80002e4 <UART_Transmit>
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	3301      	adds	r3, #1
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	687a      	ldr	r2, [r7, #4]
 80003f2:	4413      	add	r3, r2
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d1ef      	bne.n	80003da <UART_print_log+0xe>
}
 80003fa:	bf00      	nop
 80003fc:	bf00      	nop
 80003fe:	3710      	adds	r7, #16
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}

08000404 <I2C1_Master_Init>:
    UART_send_number(fp);
    UART_Transmit('\r'); UART_Transmit('\n');
}

void I2C1_Master_Init()
{
 8000404:	b480      	push	{r7}
 8000406:	b08d      	sub	sp, #52	@ 0x34
 8000408:	af00      	add	r7, sp, #0
    volatile uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 800040a:	4b40      	ldr	r3, [pc, #256]	@ (800050c <I2C1_Master_Init+0x108>)
 800040c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    volatile uint32_t* RCC_APB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x40);
 800040e:	4b40      	ldr	r3, [pc, #256]	@ (8000510 <I2C1_Master_Init+0x10c>)
 8000410:	62bb      	str	r3, [r7, #40]	@ 0x28
    *RCC_AHB1ENR |= (1 << 1); // GPIOB
 8000412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f043 0202 	orr.w	r2, r3, #2
 800041a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800041c:	601a      	str	r2, [r3, #0]
    *RCC_APB1ENR |= (1 << 21); // I2C1
 800041e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000428:	601a      	str	r2, [r3, #0]

    volatile uint32_t* MODER   = (uint32_t*)(GPIOB_BASE_ADDR + 0x00);
 800042a:	4b3a      	ldr	r3, [pc, #232]	@ (8000514 <I2C1_Master_Init+0x110>)
 800042c:	627b      	str	r3, [r7, #36]	@ 0x24
    volatile uint32_t* OTYPER  = (uint32_t*)(GPIOB_BASE_ADDR + 0x04);
 800042e:	4b3a      	ldr	r3, [pc, #232]	@ (8000518 <I2C1_Master_Init+0x114>)
 8000430:	623b      	str	r3, [r7, #32]
    volatile uint32_t* OSPEEDR = (uint32_t*)(GPIOB_BASE_ADDR + 0x08);
 8000432:	4b3a      	ldr	r3, [pc, #232]	@ (800051c <I2C1_Master_Init+0x118>)
 8000434:	61fb      	str	r3, [r7, #28]
    volatile uint32_t* PUPDR   = (uint32_t*)(GPIOB_BASE_ADDR + 0x0C);
 8000436:	4b3a      	ldr	r3, [pc, #232]	@ (8000520 <I2C1_Master_Init+0x11c>)
 8000438:	61bb      	str	r3, [r7, #24]
    volatile uint32_t* AFRL    = (uint32_t*)(GPIOB_BASE_ADDR + 0x20);
 800043a:	4b3a      	ldr	r3, [pc, #232]	@ (8000524 <I2C1_Master_Init+0x120>)
 800043c:	617b      	str	r3, [r7, #20]
    volatile uint32_t* AFRH    = (uint32_t*)(GPIOB_BASE_ADDR + 0x24);
 800043e:	4b3a      	ldr	r3, [pc, #232]	@ (8000528 <I2C1_Master_Init+0x124>)
 8000440:	613b      	str	r3, [r7, #16]

    *MODER &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 8000442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800044a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800044c:	601a      	str	r2, [r3, #0]
    *MODER |=  ((0b10<<(8*2)) | (0b10<<(9*2)));  // AF
 800044e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	f443 2220 	orr.w	r2, r3, #655360	@ 0xa0000
 8000456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000458:	601a      	str	r2, [r3, #0]

    *OTYPER |= (1<<8) | (1<<9);                  // OD
 800045a:	6a3b      	ldr	r3, [r7, #32]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8000462:	6a3b      	ldr	r3, [r7, #32]
 8000464:	601a      	str	r2, [r3, #0]

    *OSPEEDR |= (0b11<<(8*2)) | (0b11<<(9*2));   // High
 8000466:	69fb      	ldr	r3, [r7, #28]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f443 2270 	orr.w	r2, r3, #983040	@ 0xf0000
 800046e:	69fb      	ldr	r3, [r7, #28]
 8000470:	601a      	str	r2, [r3, #0]

    *PUPDR &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 8000472:	69bb      	ldr	r3, [r7, #24]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800047a:	69bb      	ldr	r3, [r7, #24]
 800047c:	601a      	str	r2, [r3, #0]
    *PUPDR |=  ((0b01<<(8*2)) | (0b01<<(9*2)));  // Pull-up
 800047e:	69bb      	ldr	r3, [r7, #24]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	f443 22a0 	orr.w	r2, r3, #327680	@ 0x50000
 8000486:	69bb      	ldr	r3, [r7, #24]
 8000488:	601a      	str	r2, [r3, #0]

    *AFRH &= ~(0xF<<(0*4));
 800048a:	693b      	ldr	r3, [r7, #16]
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	f023 020f 	bic.w	r2, r3, #15
 8000492:	693b      	ldr	r3, [r7, #16]
 8000494:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(0*4));
 8000496:	693b      	ldr	r3, [r7, #16]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f043 0204 	orr.w	r2, r3, #4
 800049e:	693b      	ldr	r3, [r7, #16]
 80004a0:	601a      	str	r2, [r3, #0]
    *AFRH &= ~(0xF<<(1*4));
 80004a2:	693b      	ldr	r3, [r7, #16]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(1*4));
 80004ae:	693b      	ldr	r3, [r7, #16]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80004b6:	693b      	ldr	r3, [r7, #16]
 80004b8:	601a      	str	r2, [r3, #0]

    volatile uint32_t* CR1   = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 80004ba:	4b1c      	ldr	r3, [pc, #112]	@ (800052c <I2C1_Master_Init+0x128>)
 80004bc:	60fb      	str	r3, [r7, #12]
    volatile uint32_t* CR2   = (uint32_t*)(I2C1_BASE_ADDR + 0x04);
 80004be:	4b1c      	ldr	r3, [pc, #112]	@ (8000530 <I2C1_Master_Init+0x12c>)
 80004c0:	60bb      	str	r3, [r7, #8]
    volatile uint32_t* CCR   = (uint32_t*)(I2C1_BASE_ADDR + 0x1C);
 80004c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000534 <I2C1_Master_Init+0x130>)
 80004c4:	607b      	str	r3, [r7, #4]
    volatile uint32_t* TRISE = (uint32_t*)(I2C1_BASE_ADDR + 0x20);
 80004c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000538 <I2C1_Master_Init+0x134>)
 80004c8:	603b      	str	r3, [r7, #0]

    *CR1 &= ~(1<<0);   // PE=0
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	f023 0201 	bic.w	r2, r3, #1
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	601a      	str	r2, [r3, #0]
    *CR2 = 16;         // PCLK1=16MHz
 80004d6:	68bb      	ldr	r3, [r7, #8]
 80004d8:	2210      	movs	r2, #16
 80004da:	601a      	str	r2, [r3, #0]
    *CCR = 80;         // 100kHz
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2250      	movs	r2, #80	@ 0x50
 80004e0:	601a      	str	r2, [r3, #0]
    *TRISE = 17;       // 1000ns @16MHz
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	2211      	movs	r2, #17
 80004e6:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<10);   // ACK
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<0);    // PE=1
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f043 0201 	orr.w	r2, r3, #1
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	601a      	str	r2, [r3, #0]
}
 8000500:	bf00      	nop
 8000502:	3734      	adds	r7, #52	@ 0x34
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr
 800050c:	40023830 	.word	0x40023830
 8000510:	40023840 	.word	0x40023840
 8000514:	40020400 	.word	0x40020400
 8000518:	40020404 	.word	0x40020404
 800051c:	40020408 	.word	0x40020408
 8000520:	4002040c 	.word	0x4002040c
 8000524:	40020420 	.word	0x40020420
 8000528:	40020424 	.word	0x40020424
 800052c:	40005400 	.word	0x40005400
 8000530:	40005404 	.word	0x40005404
 8000534:	4000541c 	.word	0x4000541c
 8000538:	40005420 	.word	0x40005420

0800053c <I2C1_WriteReg>:

static void I2C1_WriteReg(uint8_t dev, uint8_t reg, uint8_t data)
{
 800053c:	b480      	push	{r7}
 800053e:	b087      	sub	sp, #28
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
 8000546:	460b      	mov	r3, r1
 8000548:	71bb      	strb	r3, [r7, #6]
 800054a:	4613      	mov	r3, r2
 800054c:	717b      	strb	r3, [r7, #5]
    volatile uint32_t* CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 800054e:	4b2a      	ldr	r3, [pc, #168]	@ (80005f8 <I2C1_WriteReg+0xbc>)
 8000550:	617b      	str	r3, [r7, #20]
    volatile uint32_t* SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 8000552:	4b2a      	ldr	r3, [pc, #168]	@ (80005fc <I2C1_WriteReg+0xc0>)
 8000554:	613b      	str	r3, [r7, #16]
    volatile uint32_t* SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 8000556:	4b2a      	ldr	r3, [pc, #168]	@ (8000600 <I2C1_WriteReg+0xc4>)
 8000558:	60fb      	str	r3, [r7, #12]
    volatile uint32_t* DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 800055a:	4b2a      	ldr	r3, [pc, #168]	@ (8000604 <I2C1_WriteReg+0xc8>)
 800055c:	60bb      	str	r3, [r7, #8]

    *CR1 |= (1<<8);               // START
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	601a      	str	r2, [r3, #0]
    while(((*SR1)&1)==0);         // SB
 800056a:	bf00      	nop
 800056c:	693b      	ldr	r3, [r7, #16]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f003 0301 	and.w	r3, r3, #1
 8000574:	2b00      	cmp	r3, #0
 8000576:	d0f9      	beq.n	800056c <I2C1_WriteReg+0x30>
    *DR = (dev << 1);             // W
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	005a      	lsls	r2, r3, #1
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	601a      	str	r2, [r3, #0]
    while(((*SR1>>1)&1)==0);      // ADDR
 8000580:	bf00      	nop
 8000582:	693b      	ldr	r3, [r7, #16]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	085b      	lsrs	r3, r3, #1
 8000588:	f003 0301 	and.w	r3, r3, #1
 800058c:	2b00      	cmp	r3, #0
 800058e:	d0f8      	beq.n	8000582 <I2C1_WriteReg+0x46>
    (void)*SR2;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	681b      	ldr	r3, [r3, #0]

    while(((*SR1>>7)&1)==0);      // TxE
 8000594:	bf00      	nop
 8000596:	693b      	ldr	r3, [r7, #16]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	09db      	lsrs	r3, r3, #7
 800059c:	f003 0301 	and.w	r3, r3, #1
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d0f8      	beq.n	8000596 <I2C1_WriteReg+0x5a>
    *DR = reg;
 80005a4:	79ba      	ldrb	r2, [r7, #6]
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	601a      	str	r2, [r3, #0]

    while(((*SR1>>7)&1)==0);      // TxE
 80005aa:	bf00      	nop
 80005ac:	693b      	ldr	r3, [r7, #16]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	09db      	lsrs	r3, r3, #7
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0f8      	beq.n	80005ac <I2C1_WriteReg+0x70>
    *DR = data;
 80005ba:	797a      	ldrb	r2, [r7, #5]
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	601a      	str	r2, [r3, #0]

    while(((*SR1>>2)&1)==0);      // BTF
 80005c0:	bf00      	nop
 80005c2:	693b      	ldr	r3, [r7, #16]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	089b      	lsrs	r3, r3, #2
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d0f8      	beq.n	80005c2 <I2C1_WriteReg+0x86>
    *CR1 |= (1<<9);               // STOP
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	601a      	str	r2, [r3, #0]
    while(*CR1 & (1<<9));
 80005dc:	bf00      	nop
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d1f9      	bne.n	80005de <I2C1_WriteReg+0xa2>
}
 80005ea:	bf00      	nop
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	40005400 	.word	0x40005400
 80005fc:	40005414 	.word	0x40005414
 8000600:	40005418 	.word	0x40005418
 8000604:	40005410 	.word	0x40005410

08000608 <I2C1_ReadMulti>:

static void I2C1_ReadMulti(uint8_t dev, uint8_t reg_start, uint8_t* buf, uint8_t len)
{
 8000608:	b480      	push	{r7}
 800060a:	b089      	sub	sp, #36	@ 0x24
 800060c:	af00      	add	r7, sp, #0
 800060e:	603a      	str	r2, [r7, #0]
 8000610:	461a      	mov	r2, r3
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
 8000616:	460b      	mov	r3, r1
 8000618:	71bb      	strb	r3, [r7, #6]
 800061a:	4613      	mov	r3, r2
 800061c:	717b      	strb	r3, [r7, #5]
    volatile uint32_t* CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 800061e:	4b42      	ldr	r3, [pc, #264]	@ (8000728 <I2C1_ReadMulti+0x120>)
 8000620:	61bb      	str	r3, [r7, #24]
    volatile uint32_t* SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 8000622:	4b42      	ldr	r3, [pc, #264]	@ (800072c <I2C1_ReadMulti+0x124>)
 8000624:	617b      	str	r3, [r7, #20]
    volatile uint32_t* SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 8000626:	4b42      	ldr	r3, [pc, #264]	@ (8000730 <I2C1_ReadMulti+0x128>)
 8000628:	613b      	str	r3, [r7, #16]
    volatile uint32_t* DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 800062a:	4b42      	ldr	r3, [pc, #264]	@ (8000734 <I2C1_ReadMulti+0x12c>)
 800062c:	60fb      	str	r3, [r7, #12]

    // Write reg address
    *CR1 |= (1<<8);
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 800063a:	bf00      	nop
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	2b00      	cmp	r3, #0
 8000646:	d0f9      	beq.n	800063c <I2C1_ReadMulti+0x34>
    *DR = (dev << 1);             // W
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	005a      	lsls	r2, r3, #1
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 8000650:	bf00      	nop
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f003 0302 	and.w	r3, r3, #2
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0f9      	beq.n	8000652 <I2C1_ReadMulti+0x4a>
    (void)*SR2;
 800065e:	693b      	ldr	r3, [r7, #16]
 8000660:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));
 8000662:	bf00      	nop
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800066c:	2b00      	cmp	r3, #0
 800066e:	d0f9      	beq.n	8000664 <I2C1_ReadMulti+0x5c>
    *DR = reg_start;              // (BNO không cần auto-inc flag)
 8000670:	79ba      	ldrb	r2, [r7, #6]
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));      // TxE done
 8000676:	bf00      	nop
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000680:	2b00      	cmp	r3, #0
 8000682:	d0f9      	beq.n	8000678 <I2C1_ReadMulti+0x70>

    // Re-START for Read
    *CR1 |= (1<<8);
 8000684:	69bb      	ldr	r3, [r7, #24]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800068c:	69bb      	ldr	r3, [r7, #24]
 800068e:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 8000690:	bf00      	nop
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	2b00      	cmp	r3, #0
 800069c:	d0f9      	beq.n	8000692 <I2C1_ReadMulti+0x8a>
    *DR = (dev << 1) | 1;         // R
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	f043 0301 	orr.w	r3, r3, #1
 80006a6:	461a      	mov	r2, r3
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 80006ac:	bf00      	nop
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	f003 0302 	and.w	r3, r3, #2
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d0f9      	beq.n	80006ae <I2C1_ReadMulti+0xa6>
    (void)*SR2;
 80006ba:	693b      	ldr	r3, [r7, #16]
 80006bc:	681b      	ldr	r3, [r3, #0]

    for (uint8_t i = 0; i < len; i++)
 80006be:	2300      	movs	r3, #0
 80006c0:	77fb      	strb	r3, [r7, #31]
 80006c2:	e021      	b.n	8000708 <I2C1_ReadMulti+0x100>
    {
        if (i == len - 1)
 80006c4:	7ffa      	ldrb	r2, [r7, #31]
 80006c6:	797b      	ldrb	r3, [r7, #5]
 80006c8:	3b01      	subs	r3, #1
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d10b      	bne.n	80006e6 <I2C1_ReadMulti+0xde>
        {
            *CR1 &= ~(1<<10);     // ACK=0 cho byte cuối
 80006ce:	69bb      	ldr	r3, [r7, #24]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	601a      	str	r2, [r3, #0]
            *CR1 |= (1<<9);       // STOP
 80006da:	69bb      	ldr	r3, [r7, #24]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80006e2:	69bb      	ldr	r3, [r7, #24]
 80006e4:	601a      	str	r2, [r3, #0]
        }
        while(!(*SR1 & (1<<6)));  // RxNE
 80006e6:	bf00      	nop
 80006e8:	697b      	ldr	r3, [r7, #20]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d0f9      	beq.n	80006e8 <I2C1_ReadMulti+0xe0>
        buf[i] = *DR;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	6819      	ldr	r1, [r3, #0]
 80006f8:	7ffb      	ldrb	r3, [r7, #31]
 80006fa:	683a      	ldr	r2, [r7, #0]
 80006fc:	4413      	add	r3, r2
 80006fe:	b2ca      	uxtb	r2, r1
 8000700:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < len; i++)
 8000702:	7ffb      	ldrb	r3, [r7, #31]
 8000704:	3301      	adds	r3, #1
 8000706:	77fb      	strb	r3, [r7, #31]
 8000708:	7ffa      	ldrb	r2, [r7, #31]
 800070a:	797b      	ldrb	r3, [r7, #5]
 800070c:	429a      	cmp	r2, r3
 800070e:	d3d9      	bcc.n	80006c4 <I2C1_ReadMulti+0xbc>
    }
    *CR1 |= (1<<10); // bật lại ACK cho lần giao tiếp kế
 8000710:	69bb      	ldr	r3, [r7, #24]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	601a      	str	r2, [r3, #0]
}
 800071c:	bf00      	nop
 800071e:	3724      	adds	r7, #36	@ 0x24
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	40005400 	.word	0x40005400
 800072c:	40005414 	.word	0x40005414
 8000730:	40005418 	.word	0x40005418
 8000734:	40005410 	.word	0x40005410

08000738 <BNO055_ReadReg>:

//BNO055 helpers
static uint8_t BNO055_ReadReg(uint8_t reg)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
    uint8_t v=0;
 8000742:	2300      	movs	r3, #0
 8000744:	73fb      	strb	r3, [r7, #15]
    I2C1_ReadMulti(BNO055_I2C_ADDR, reg, &v, 1);
 8000746:	f107 020f 	add.w	r2, r7, #15
 800074a:	79f9      	ldrb	r1, [r7, #7]
 800074c:	2301      	movs	r3, #1
 800074e:	2028      	movs	r0, #40	@ 0x28
 8000750:	f7ff ff5a 	bl	8000608 <I2C1_ReadMulti>
    return v;
 8000754:	7bfb      	ldrb	r3, [r7, #15]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <BNO055_Init>:

/* Khởi tạo: CONFIG -> PAGE0 -> PWR NORMAL -> NDOF */
void BNO055_Init(void)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	af00      	add	r7, sp, #0
    // Về CONFIG mode
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_CONFIG);
 8000762:	2200      	movs	r2, #0
 8000764:	213d      	movs	r1, #61	@ 0x3d
 8000766:	2028      	movs	r0, #40	@ 0x28
 8000768:	f7ff fee8 	bl	800053c <I2C1_WriteReg>
    HAL_Delay(25);
 800076c:	2019      	movs	r0, #25
 800076e:	f000 f97d 	bl	8000a6c <HAL_Delay>

    // Khóa Page 0 để chắc chắn đúng bank thanh ghi
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PAGE_ID, 0x00);
 8000772:	2200      	movs	r2, #0
 8000774:	2107      	movs	r1, #7
 8000776:	2028      	movs	r0, #40	@ 0x28
 8000778:	f7ff fee0 	bl	800053c <I2C1_WriteReg>

    // Chọn Power mode NORMAL
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PWR_MODE, PWR_MODE_NORMAL);
 800077c:	2200      	movs	r2, #0
 800077e:	213e      	movs	r1, #62	@ 0x3e
 8000780:	2028      	movs	r0, #40	@ 0x28
 8000782:	f7ff fedb 	bl	800053c <I2C1_WriteReg>
    HAL_Delay(10);
 8000786:	200a      	movs	r0, #10
 8000788:	f000 f970 	bl	8000a6c <HAL_Delay>

    // Sang NDOF (Fusion 9DOF)
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_NDOF);
 800078c:	220c      	movs	r2, #12
 800078e:	213d      	movs	r1, #61	@ 0x3d
 8000790:	2028      	movs	r0, #40	@ 0x28
 8000792:	f7ff fed3 	bl	800053c <I2C1_WriteReg>
    HAL_Delay(20);
 8000796:	2014      	movs	r0, #20
 8000798:	f000 f968 	bl	8000a6c <HAL_Delay>
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}

080007a0 <BNO055_ReadEuler_raw>:

/* Đọc Euler (Heading/Yaw, Roll, Pitch) – raw 1/16 độ */
void BNO055_ReadEuler_raw(int16_t* eul_x, int16_t* eul_y, int16_t* eul_z)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
    uint8_t buf[6];
    I2C1_ReadMulti(BNO055_I2C_ADDR, BNO055_EUL_X_LSB, buf, 6);
 80007ac:	f107 0210 	add.w	r2, r7, #16
 80007b0:	2306      	movs	r3, #6
 80007b2:	211a      	movs	r1, #26
 80007b4:	2028      	movs	r0, #40	@ 0x28
 80007b6:	f7ff ff27 	bl	8000608 <I2C1_ReadMulti>
    // Little-endian
    *eul_x = (int16_t)((buf[1] << 8) | buf[0]); // Heading/Yaw
 80007ba:	7c7b      	ldrb	r3, [r7, #17]
 80007bc:	b21b      	sxth	r3, r3
 80007be:	021b      	lsls	r3, r3, #8
 80007c0:	b21a      	sxth	r2, r3
 80007c2:	7c3b      	ldrb	r3, [r7, #16]
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	801a      	strh	r2, [r3, #0]
//    *eul_y = (int16_t)((buf[3] << 8) | buf[2]); // Roll
//    *eul_z = (int16_t)((buf[5] << 8) | buf[4]); // Pitch
}
 80007ce:	bf00      	nop
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <main>:
    return data;
}


int main(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
    HAL_Init();
 80007de:	f000 f8d3 	bl	8000988 <HAL_Init>
    UART_init();
 80007e2:	f7ff fcf7 	bl	80001d4 <UART_init>
    I2C1_Master_Init();
 80007e6:	f7ff fe0d 	bl	8000404 <I2C1_Master_Init>
//    I2C_master_transmit(0x28,0x40);
    uint8_t id = BNO055_ReadReg(BNO055_CHIP_ID);
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff ffa4 	bl	8000738 <BNO055_ReadReg>
 80007f0:	4603      	mov	r3, r0
 80007f2:	73fb      	strb	r3, [r7, #15]
    UART_print_log("CHIP_ID="); UART_send_number(id); UART_print_log("\r\n");
 80007f4:	4816      	ldr	r0, [pc, #88]	@ (8000850 <main+0x78>)
 80007f6:	f7ff fde9 	bl	80003cc <UART_print_log>
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff fd99 	bl	8000334 <UART_send_number>
 8000802:	4814      	ldr	r0, [pc, #80]	@ (8000854 <main+0x7c>)
 8000804:	f7ff fde2 	bl	80003cc <UART_print_log>
    if (id != BNO055_CHIP_ID_VAL) {
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	2ba0      	cmp	r3, #160	@ 0xa0
 800080c:	d004      	beq.n	8000818 <main+0x40>
        UART_print_log("BNO055 not found (addr/PS/pull-up?)\r\n");
 800080e:	4812      	ldr	r0, [pc, #72]	@ (8000858 <main+0x80>)
 8000810:	f7ff fddc 	bl	80003cc <UART_print_log>
        while(1);
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <main+0x3c>
    }

    UART_print_log("BNO055 init...\r\n");
 8000818:	4810      	ldr	r0, [pc, #64]	@ (800085c <main+0x84>)
 800081a:	f7ff fdd7 	bl	80003cc <UART_print_log>
    BNO055_Init();
 800081e:	f7ff ff9e 	bl	800075e <BNO055_Init>

    HAL_Delay(50);
 8000822:	2032      	movs	r0, #50	@ 0x32
 8000824:	f000 f922 	bl	8000a6c <HAL_Delay>
    while (1)
    {
        int16_t ex, ey, ez;     // raw (1/16 deg)
        float   yaw, roll, pitch;

        BNO055_ReadEuler_raw(&ex, &ey, &ez);
 8000828:	1cba      	adds	r2, r7, #2
 800082a:	1d39      	adds	r1, r7, #4
 800082c:	1dbb      	adds	r3, r7, #6
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ffb6 	bl	80007a0 <BNO055_ReadEuler_raw>

        yaw   =  ex / 16.0f;    // Heading/Yaw
 8000834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000838:	ee07 3a90 	vmov	s15, r3
 800083c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000840:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000844:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000848:	edc7 7a02 	vstr	s15, [r7, #8]
    {
 800084c:	bf00      	nop
 800084e:	e7eb      	b.n	8000828 <main+0x50>
 8000850:	08000ce0 	.word	0x08000ce0
 8000854:	08000cec 	.word	0x08000cec
 8000858:	08000cf0 	.word	0x08000cf0
 800085c:	08000d18 	.word	0x08000d18

08000860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	607b      	str	r3, [r7, #4]
 800086a:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <HAL_MspInit+0x4c>)
 800086c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800086e:	4a0f      	ldr	r2, [pc, #60]	@ (80008ac <HAL_MspInit+0x4c>)
 8000870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000874:	6453      	str	r3, [r2, #68]	@ 0x44
 8000876:	4b0d      	ldr	r3, [pc, #52]	@ (80008ac <HAL_MspInit+0x4c>)
 8000878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800087a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	603b      	str	r3, [r7, #0]
 8000886:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <HAL_MspInit+0x4c>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088a:	4a08      	ldr	r2, [pc, #32]	@ (80008ac <HAL_MspInit+0x4c>)
 800088c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000890:	6413      	str	r3, [r2, #64]	@ 0x40
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <HAL_MspInit+0x4c>)
 8000894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089e:	bf00      	nop
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	40023800 	.word	0x40023800

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <NMI_Handler+0x4>

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <HardFault_Handler+0x4>

080008c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <MemManage_Handler+0x4>

080008c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr

080008e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000906:	f000 f891 	bl	8000a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <SystemInit+0x20>)
 8000916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800091a:	4a05      	ldr	r2, [pc, #20]	@ (8000930 <SystemInit+0x20>)
 800091c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000920:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000934:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800096c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000938:	f7ff ffea 	bl	8000910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800093c:	480c      	ldr	r0, [pc, #48]	@ (8000970 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800093e:	490d      	ldr	r1, [pc, #52]	@ (8000974 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000940:	4a0d      	ldr	r2, [pc, #52]	@ (8000978 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000944:	e002      	b.n	800094c <LoopCopyDataInit>

08000946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800094a:	3304      	adds	r3, #4

0800094c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800094c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800094e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000950:	d3f9      	bcc.n	8000946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000952:	4a0a      	ldr	r2, [pc, #40]	@ (800097c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000954:	4c0a      	ldr	r4, [pc, #40]	@ (8000980 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000958:	e001      	b.n	800095e <LoopFillZerobss>

0800095a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800095a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800095c:	3204      	adds	r2, #4

0800095e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800095e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000960:	d3fb      	bcc.n	800095a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000962:	f000 f98d 	bl	8000c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000966:	f7ff ff37 	bl	80007d8 <main>
  bx  lr    
 800096a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800096c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000970:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000974:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000978:	08000d34 	.word	0x08000d34
  ldr r2, =_sbss
 800097c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000980:	2000002c 	.word	0x2000002c

08000984 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000984:	e7fe      	b.n	8000984 <ADC_IRQHandler>
	...

08000988 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800098c:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <HAL_Init+0x40>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a0d      	ldr	r2, [pc, #52]	@ (80009c8 <HAL_Init+0x40>)
 8000992:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000996:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000998:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <HAL_Init+0x40>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a0a      	ldr	r2, [pc, #40]	@ (80009c8 <HAL_Init+0x40>)
 800099e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009a4:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <HAL_Init+0x40>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a07      	ldr	r2, [pc, #28]	@ (80009c8 <HAL_Init+0x40>)
 80009aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b0:	2003      	movs	r0, #3
 80009b2:	f000 f931 	bl	8000c18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009b6:	200f      	movs	r0, #15
 80009b8:	f000 f808 	bl	80009cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009bc:	f7ff ff50 	bl	8000860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023c00 	.word	0x40023c00

080009cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009d4:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <HAL_InitTick+0x54>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <HAL_InitTick+0x58>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 f93b 	bl	8000c66 <HAL_SYSTICK_Config>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00e      	b.n	8000a18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	d80a      	bhi.n	8000a16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a00:	2200      	movs	r2, #0
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295
 8000a08:	f000 f911 	bl	8000c2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a0c:	4a06      	ldr	r2, [pc, #24]	@ (8000a28 <HAL_InitTick+0x5c>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000000 	.word	0x20000000
 8000a24:	20000008 	.word	0x20000008
 8000a28:	20000004 	.word	0x20000004

08000a2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a30:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <HAL_IncTick+0x20>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <HAL_IncTick+0x24>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <HAL_IncTick+0x24>)
 8000a3e:	6013      	str	r3, [r2, #0]
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	20000008 	.word	0x20000008
 8000a50:	20000028 	.word	0x20000028

08000a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return uwTick;
 8000a58:	4b03      	ldr	r3, [pc, #12]	@ (8000a68 <HAL_GetTick+0x14>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	20000028 	.word	0x20000028

08000a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a74:	f7ff ffee 	bl	8000a54 <HAL_GetTick>
 8000a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a84:	d005      	beq.n	8000a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a86:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <HAL_Delay+0x44>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a92:	bf00      	nop
 8000a94:	f7ff ffde 	bl	8000a54 <HAL_GetTick>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d8f7      	bhi.n	8000a94 <HAL_Delay+0x28>
  {
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	bf00      	nop
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000008 	.word	0x20000008

08000ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	@ (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	db0a      	blt.n	8000b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	490c      	ldr	r1, [pc, #48]	@ (8000b64 <__NVIC_SetPriority+0x4c>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	0112      	lsls	r2, r2, #4
 8000b38:	b2d2      	uxtb	r2, r2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b40:	e00a      	b.n	8000b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4908      	ldr	r1, [pc, #32]	@ (8000b68 <__NVIC_SetPriority+0x50>)
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	f003 030f 	and.w	r3, r3, #15
 8000b4e:	3b04      	subs	r3, #4
 8000b50:	0112      	lsls	r2, r2, #4
 8000b52:	b2d2      	uxtb	r2, r2
 8000b54:	440b      	add	r3, r1
 8000b56:	761a      	strb	r2, [r3, #24]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	e000e100 	.word	0xe000e100
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b089      	sub	sp, #36	@ 0x24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b80:	69fb      	ldr	r3, [r7, #28]
 8000b82:	f1c3 0307 	rsb	r3, r3, #7
 8000b86:	2b04      	cmp	r3, #4
 8000b88:	bf28      	it	cs
 8000b8a:	2304      	movcs	r3, #4
 8000b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3304      	adds	r3, #4
 8000b92:	2b06      	cmp	r3, #6
 8000b94:	d902      	bls.n	8000b9c <NVIC_EncodePriority+0x30>
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	3b03      	subs	r3, #3
 8000b9a:	e000      	b.n	8000b9e <NVIC_EncodePriority+0x32>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	43da      	mvns	r2, r3
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	401a      	ands	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbe:	43d9      	mvns	r1, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	4313      	orrs	r3, r2
         );
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3724      	adds	r7, #36	@ 0x24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
	...

08000bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000be4:	d301      	bcc.n	8000bea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000be6:	2301      	movs	r3, #1
 8000be8:	e00f      	b.n	8000c0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <SysTick_Config+0x40>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bf2:	210f      	movs	r1, #15
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f7ff ff8e 	bl	8000b18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bfc:	4b05      	ldr	r3, [pc, #20]	@ (8000c14 <SysTick_Config+0x40>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c02:	4b04      	ldr	r3, [pc, #16]	@ (8000c14 <SysTick_Config+0x40>)
 8000c04:	2207      	movs	r2, #7
 8000c06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	e000e010 	.word	0xe000e010

08000c18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c20:	6878      	ldr	r0, [r7, #4]
 8000c22:	f7ff ff47 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b086      	sub	sp, #24
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	4603      	mov	r3, r0
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	607a      	str	r2, [r7, #4]
 8000c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c40:	f7ff ff5c 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8000c44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	68b9      	ldr	r1, [r7, #8]
 8000c4a:	6978      	ldr	r0, [r7, #20]
 8000c4c:	f7ff ff8e 	bl	8000b6c <NVIC_EncodePriority>
 8000c50:	4602      	mov	r2, r0
 8000c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c56:	4611      	mov	r1, r2
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ff5d 	bl	8000b18 <__NVIC_SetPriority>
}
 8000c5e:	bf00      	nop
 8000c60:	3718      	adds	r7, #24
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b082      	sub	sp, #8
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f7ff ffb0 	bl	8000bd4 <SysTick_Config>
 8000c74:	4603      	mov	r3, r0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <__libc_init_array>:
 8000c80:	b570      	push	{r4, r5, r6, lr}
 8000c82:	4d0d      	ldr	r5, [pc, #52]	@ (8000cb8 <__libc_init_array+0x38>)
 8000c84:	4c0d      	ldr	r4, [pc, #52]	@ (8000cbc <__libc_init_array+0x3c>)
 8000c86:	1b64      	subs	r4, r4, r5
 8000c88:	10a4      	asrs	r4, r4, #2
 8000c8a:	2600      	movs	r6, #0
 8000c8c:	42a6      	cmp	r6, r4
 8000c8e:	d109      	bne.n	8000ca4 <__libc_init_array+0x24>
 8000c90:	4d0b      	ldr	r5, [pc, #44]	@ (8000cc0 <__libc_init_array+0x40>)
 8000c92:	4c0c      	ldr	r4, [pc, #48]	@ (8000cc4 <__libc_init_array+0x44>)
 8000c94:	f000 f818 	bl	8000cc8 <_init>
 8000c98:	1b64      	subs	r4, r4, r5
 8000c9a:	10a4      	asrs	r4, r4, #2
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	42a6      	cmp	r6, r4
 8000ca0:	d105      	bne.n	8000cae <__libc_init_array+0x2e>
 8000ca2:	bd70      	pop	{r4, r5, r6, pc}
 8000ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ca8:	4798      	blx	r3
 8000caa:	3601      	adds	r6, #1
 8000cac:	e7ee      	b.n	8000c8c <__libc_init_array+0xc>
 8000cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cb2:	4798      	blx	r3
 8000cb4:	3601      	adds	r6, #1
 8000cb6:	e7f2      	b.n	8000c9e <__libc_init_array+0x1e>
 8000cb8:	08000d2c 	.word	0x08000d2c
 8000cbc:	08000d2c 	.word	0x08000d2c
 8000cc0:	08000d2c 	.word	0x08000d2c
 8000cc4:	08000d30 	.word	0x08000d30

08000cc8 <_init>:
 8000cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cca:	bf00      	nop
 8000ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cce:	bc08      	pop	{r3}
 8000cd0:	469e      	mov	lr, r3
 8000cd2:	4770      	bx	lr

08000cd4 <_fini>:
 8000cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cd6:	bf00      	nop
 8000cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cda:	bc08      	pop	{r3}
 8000cdc:	469e      	mov	lr, r3
 8000cde:	4770      	bx	lr
