--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XiLinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexy3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57909820979 paths analyzed, 14897 endpoints analyzed, 1048 failing endpoints
 1048 timing errors detected. (1048 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.178ns.
--------------------------------------------------------------------------------

Paths for end point cpu/openmips0/ex_mem0/mem_hi_25 (SLICE_X8Y42.C6), 2754588193 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.121ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.022ns (0.261 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT0    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN0     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.BMUX     Tcinb                 0.292   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X8Y42.C6       net (fanout=3)        0.593   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<57>
    SLICE_X8Y42.CLK      Tas                   0.341   cpu/openmips0/ex_mem0/mem_hi<25>
                                                       cpu/openmips0/ex0/Mmux_hi_o364
                                                       cpu/openmips0/ex_mem0/mem_hi_25
    -------------------------------------------------  ---------------------------
    Total                                     20.121ns (13.846ns logic, 6.275ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.121ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.022ns (0.261 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT9    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.BMUX     Tcinb                 0.292   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X8Y42.C6       net (fanout=3)        0.593   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<57>
    SLICE_X8Y42.CLK      Tas                   0.341   cpu/openmips0/ex_mem0/mem_hi<25>
                                                       cpu/openmips0/ex0/Mmux_hi_o364
                                                       cpu/openmips0/ex_mem0/mem_hi_25
    -------------------------------------------------  ---------------------------
    Total                                     20.121ns (13.846ns logic, 6.275ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.121ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.022ns (0.261 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT1    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN1     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.BMUX     Tcinb                 0.292   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X8Y42.C6       net (fanout=3)        0.593   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<57>
    SLICE_X8Y42.CLK      Tas                   0.341   cpu/openmips0/ex_mem0/mem_hi<25>
                                                       cpu/openmips0/ex0/Mmux_hi_o364
                                                       cpu/openmips0/ex_mem0/mem_hi_25
    -------------------------------------------------  ---------------------------
    Total                                     20.121ns (13.846ns logic, 6.275ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/openmips0/ex_mem0/mem_hi_31 (SLICE_X7Y45.C6), 3433218157 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.076ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.280 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT0    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN0     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.DMUX     Tcind                 0.302   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_xor<63>
    SLICE_X7Y45.C6       net (fanout=3)        0.478   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
    SLICE_X7Y45.CLK      Tas                   0.322   cpu/openmips0/ex_mem0/mem_hi<31>
                                                       cpu/openmips0/ex0/Mmux_hi_o504
                                                       cpu/openmips0/ex_mem0/mem_hi_31
    -------------------------------------------------  ---------------------------
    Total                                     20.076ns (13.913ns logic, 6.163ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.076ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.280 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT9    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.DMUX     Tcind                 0.302   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_xor<63>
    SLICE_X7Y45.C6       net (fanout=3)        0.478   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
    SLICE_X7Y45.CLK      Tas                   0.322   cpu/openmips0/ex_mem0/mem_hi<31>
                                                       cpu/openmips0/ex0/Mmux_hi_o504
                                                       cpu/openmips0/ex_mem0/mem_hi_31
    -------------------------------------------------  ---------------------------
    Total                                     20.076ns (13.913ns logic, 6.163ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.076ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.280 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT1    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN1     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.DMUX     Tcind                 0.302   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_xor<63>
    SLICE_X7Y45.C6       net (fanout=3)        0.478   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
    SLICE_X7Y45.CLK      Tas                   0.322   cpu/openmips0/ex_mem0/mem_hi<31>
                                                       cpu/openmips0/ex0/Mmux_hi_o504
                                                       cpu/openmips0/ex_mem0/mem_hi_31
    -------------------------------------------------  ---------------------------
    Total                                     20.076ns (13.913ns logic, 6.163ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/openmips0/ex_mem0/mem_hi_29 (SLICE_X7Y45.A4), 3207008169 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.058ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.280 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT0    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN0     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_0
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.BMUX     Tcinb                 0.292   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_xor<63>
    SLICE_X7Y45.A4       net (fanout=3)        0.470   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<61>
    SLICE_X7Y45.CLK      Tas                   0.322   cpu/openmips0/ex_mem0/mem_hi<31>
                                                       cpu/openmips0/ex0/Mmux_hi_o444
                                                       cpu/openmips0/ex_mem0/mem_hi_29
    -------------------------------------------------  ---------------------------
    Total                                     20.058ns (13.903ns logic, 6.155ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.058ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.280 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT9    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_9
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.BMUX     Tcinb                 0.292   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_xor<63>
    SLICE_X7Y45.A4       net (fanout=3)        0.470   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<61>
    SLICE_X7Y45.CLK      Tas                   0.322   cpu/openmips0/ex_mem0/mem_hi<31>
                                                       cpu/openmips0/ex0/Mmux_hi_o444
                                                       cpu/openmips0/ex_mem0/mem_hi_29
    -------------------------------------------------  ---------------------------
    Total                                     20.058ns (13.903ns logic, 6.155ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/openmips0/id_ex0/ex_aluop_5 (FF)
  Destination:          cpu/openmips0/ex_mem0/mem_hi_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      20.058ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.003ns (0.280 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/openmips0/id_ex0/ex_aluop_5 to cpu/openmips0/ex_mem0/mem_hi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   cpu/openmips0/id_ex0/ex_aluop<5>
                                                       cpu/openmips0/id_ex0/ex_aluop_5
    SLICE_X9Y31.B1       net (fanout=16)       0.790   cpu/openmips0/id_ex0/ex_aluop<5>
    SLICE_X9Y31.B        Tilo                  0.259   cpu/openmips0/if_id0/id_inst<21>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41_1
    SLICE_X9Y29.C5       net (fanout=3)        0.364   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o41
    SLICE_X9Y29.C        Tilo                  0.259   cpu/openmips0/id_ex0/ex_reg2<10>
                                                       cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o_1
    SLICE_X9Y26.A6       net (fanout=18)       0.654   cpu/openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_652_o1
    SLICE_X9Y26.A        Tilo                  0.259   cpu/openmips0/ex0/Mmux_hi_o62
                                                       cpu/openmips0/ex0/Mmux_opdata2_mult261
    DSP48_X0Y7.B3        net (fanout=1)        0.666   cpu/openmips0/ex0/opdata2_mult<3>
    DSP48_X0Y7.P17       Tdspdo_B_P            3.748   cpu/openmips0/ex0/Mmult_hilo_temp
                                                       cpu/openmips0/ex0/Mmult_hilo_temp
    DSP48_X0Y8.C0        net (fanout=1)        1.132   cpu/openmips0/ex0/Mmult_hilo_temp_P17_to_Mmult_hilo_temp1
    DSP48_X0Y8.PCOUT1    Tdspdo_C_PCOUT        2.689   cpu/openmips0/ex0/Mmult_hilo_temp1
                                                       cpu/openmips0/ex0/Mmult_hilo_temp1
    DSP48_X0Y9.PCIN1     net (fanout=1)        0.002   cpu/openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_1
    DSP48_X0Y9.P22       Tdspdo_PCIN_P         2.264   cpu/openmips0/ex0/Mmult_hilo_temp2
                                                       cpu/openmips0/ex0/Mmult_hilo_temp2
    DSP48_X0Y10.C5       net (fanout=1)        1.059   cpu/openmips0/ex0/Mmult_hilo_temp2_P22_to_Mmult_hilo_temp3
    DSP48_X0Y10.P0       Tdspdo_C_P            2.687   cpu/openmips0/ex0/Mmult_hilo_temp3
                                                       cpu/openmips0/ex0/Mmult_hilo_temp3
    SLICE_X6Y37.C3       net (fanout=4)        0.918   cpu/openmips0/ex0/hilo_temp<34>
    SLICE_X6Y37.COUT     Topcyc                0.277   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
                                                       cpu/openmips0/ex0/n0639<34>1_INV_0
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<35>
    SLICE_X6Y38.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<39>
    SLICE_X6Y39.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<43>
    SLICE_X6Y40.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<47>
    SLICE_X6Y41.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<51>
    SLICE_X6Y42.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<55>
    SLICE_X6Y43.COUT     Tbyp                  0.076   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_cy<59>
    SLICE_X6Y44.BMUX     Tcinb                 0.292   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<63>
                                                       cpu/openmips0/ex0/Madd_hilo_temp[63]_GND_74_o_add_170_OUT_xor<63>
    SLICE_X7Y45.A4       net (fanout=3)        0.470   cpu/openmips0/ex0/hilo_temp[63]_GND_74_o_add_170_OUT<61>
    SLICE_X7Y45.CLK      Tas                   0.322   cpu/openmips0/ex_mem0/mem_hi<31>
                                                       cpu/openmips0/ex0/Mmux_hi_o444
                                                       cpu/openmips0/ex_mem0/mem_hi_29
    -------------------------------------------------  ---------------------------
    Total                                     20.058ns (13.903ns logic, 6.155ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/openmips0/regfile1/Mram_regs4_RAMA_D1 (SLICE_X26Y26.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/openmips0/mem_wb0/wb_wdata_13 (FF)
  Destination:          cpu/openmips0/regfile1/Mram_regs4_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/openmips0/mem_wb0/wb_wdata_13 to cpu/openmips0/regfile1/Mram_regs4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.CQ      Tcko                  0.198   cpu/openmips0/mem_wb0/wb_wdata<13>
                                                       cpu/openmips0/mem_wb0/wb_wdata_13
    SLICE_X26Y26.AI      net (fanout=4)        0.131   cpu/openmips0/mem_wb0/wb_wdata<13>
    SLICE_X26Y26.CLK     Tdh         (-Th)     0.004   cpu/openmips0/regfile1/raddr1[4]_read_port_11_OUT<17>
                                                       cpu/openmips0/regfile1/Mram_regs4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.194ns logic, 0.131ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu/openmips0/regfile1/Mram_regs4_RAMC (SLICE_X26Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/openmips0/mem_wb0/wb_wdata_16 (FF)
  Destination:          cpu/openmips0/regfile1/Mram_regs4_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.093 - 0.095)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/openmips0/mem_wb0/wb_wdata_16 to cpu/openmips0/regfile1/Mram_regs4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y26.DQ      Tcko                  0.200   cpu/openmips0/mem_wb0/wb_wdata<16>
                                                       cpu/openmips0/mem_wb0/wb_wdata_16
    SLICE_X26Y26.CX      net (fanout=4)        0.237   cpu/openmips0/mem_wb0/wb_wdata<16>
    SLICE_X26Y26.CLK     Tdh         (-Th)     0.098   cpu/openmips0/regfile1/raddr1[4]_read_port_11_OUT<17>
                                                       cpu/openmips0/regfile1/Mram_regs4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.102ns logic, 0.237ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu/openmips0/regfile1/Mram_regs4_RAMA (SLICE_X26Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/openmips0/mem_wb0/wb_wdata_12 (FF)
  Destination:          cpu/openmips0/regfile1/Mram_regs4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/openmips0/mem_wb0/wb_wdata_12 to cpu/openmips0/regfile1/Mram_regs4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.BQ      Tcko                  0.198   cpu/openmips0/mem_wb0/wb_wdata<13>
                                                       cpu/openmips0/mem_wb0/wb_wdata_12
    SLICE_X26Y26.AX      net (fanout=4)        0.301   cpu/openmips0/mem_wb0/wb_wdata<12>
    SLICE_X26Y26.CLK     Tdh         (-Th)     0.120   cpu/openmips0/regfile1/raddr1[4]_read_port_11_OUT<17>
                                                       cpu/openmips0/regfile1/Mram_regs4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.078ns logic, 0.301ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu_inst_rom0/Mram_inst_mem/CLKA
  Logical resource: cpu_inst_rom0/Mram_inst_mem/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: cpu/data_ram0/N196/CLK
  Logical resource: cpu/data_ram0/Mram_data_mem026/DP.HIGH/CLK
  Location pin: SLICE_X2Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.178|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1048  Score: 1528210  (Setup/Max: 1528210, Hold: 0)

Constraints cover 57909820979 paths, 0 nets, and 18085 connections

Design statistics:
   Minimum period:  20.178ns{1}   (Maximum frequency:  49.559MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 26 13:59:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



