$date
	Mon Aug 21 15:36:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DFF_tb $end
$var wire 1 ! qsync_tb $end
$var wire 1 " qasync_tb $end
$var wire 1 # q_tb $end
$var reg 1 $ clk_tb $end
$var reg 1 % d_tb $end
$var reg 1 & reset_tb $end
$scope module u_flipflop $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var wire 1 & reset $end
$var reg 1 # q $end
$var reg 1 " qasync $end
$var reg 1 ! qsync $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
x#
x"
x!
$end
#5000
1"
1#
1!
1%
0&
1$
#10000
