// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/21/2019 09:43:49"

// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPUlap (
	SM,
	CLK,
	Data_In,
	Areg,
	Breg,
	Creg,
	Data_Out,
	Order);
output 	SM;
input 	CLK;
input 	[7:0] Data_In;
output 	[7:0] Areg;
output 	[7:0] Breg;
output 	[7:0] Creg;
output 	[7:0] Data_Out;
output 	[7:0] Order;

// Design Ports Information
// Data_Out[7]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[6]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[5]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[4]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[3]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[2]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[1]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_Out[0]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SM	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[7]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[6]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[5]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[4]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[3]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[2]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[1]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Areg[0]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[7]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[6]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[5]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[4]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[3]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[2]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[1]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Breg[0]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[7]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[6]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[5]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[4]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[3]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[2]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[1]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Creg[0]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[7]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[6]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[5]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[4]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[3]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[2]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[1]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Order[0]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[7]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[6]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[5]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[4]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[3]	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[2]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[1]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_In[0]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|RAMlap|_~2_combout ;
wire \inst8|W[0]~47 ;
wire \inst3|Mux0~0_combout ;
wire \inst5|GENERAL_WE~0_combout ;
wire \inst3|Mux5~0 ;
wire \inst3|Mux3~0_combout ;
wire \inst3|Mux9~0_combout ;
wire \inst15|Mux8~0 ;
wire \inst15|inC[7]~0_combout ;
wire \inst14|T[7]~1_combout ;
wire \inst14|T[7]~23_combout ;
wire \inst14|T[7]~24_combout ;
wire \inst15|Mux0~0 ;
wire \inst15|Mux0~1_combout ;
wire \inst15|Mux8~1 ;
wire \inst14|T[7]~30_combout ;
wire \inst15|Mux11~0 ;
wire \inst15|Mux3~0 ;
wire \inst15|Mux3~1_combout ;
wire \inst15|Mux11~1 ;
wire \inst15|Mux12~0 ;
wire \inst15|Mux12~1 ;
wire \inst15|Mux4~0 ;
wire \inst15|Mux4~1_combout ;
wire \inst8|W[2]~36 ;
wire \inst15|Mux13~0 ;
wire \inst15|Mux5~0 ;
wire \inst15|Mux5~1_combout ;
wire \inst15|Mux13~1 ;
wire \inst15|Mux14~0 ;
wire \inst15|Mux6~0 ;
wire \inst15|Mux6~1_combout ;
wire \inst14|T[1]~80_combout ;
wire \inst15|Mux15~1 ;
wire \inst15|Mux7~0 ;
wire \inst15|Mux7~1 ;
wire \inst14|Add1~2 ;
wire \inst14|Add1~2COUT1_54 ;
wire \inst14|Add1~35_combout ;
wire \inst14|T[1]~75_combout ;
wire \inst14|T[1]~78_combout ;
wire \inst14|T[1]~76_combout ;
wire \inst14|Add0~2 ;
wire \inst14|Add0~2COUT1_54 ;
wire \inst14|Add0~35_combout ;
wire \inst14|T[1]~77_combout ;
wire \inst14|T[1]~79_combout ;
wire \inst14|T[1]~81_combout ;
wire \inst14|T[1]~73_combout ;
wire \inst14|T[1]~74_combout ;
wire \inst8|W[1]~40_combout ;
wire \CLK~combout ;
wire \inst14|T[7]~32_combout ;
wire \inst15|Mux10~0 ;
wire \inst15|Mux10~1 ;
wire \inst15|Mux2~0 ;
wire \inst15|Mux2~1_combout ;
wire \inst14|T[5]~40_combout ;
wire \inst14|Add1~15_combout ;
wire \inst14|T[5]~35_combout ;
wire \inst14|T[5]~38_combout ;
wire \inst14|T[5]~36_combout ;
wire \inst14|Add0~37 ;
wire \inst14|Add0~37COUT1_56 ;
wire \inst14|Add0~32 ;
wire \inst14|Add0~32COUT1_58 ;
wire \inst14|Add0~27 ;
wire \inst14|Add0~27COUT1_60 ;
wire \inst14|Add0~22 ;
wire \inst14|Add0~15_combout ;
wire \inst14|T[5]~37_combout ;
wire \inst14|T[5]~39_combout ;
wire \inst14|T[5]~41_combout ;
wire \inst14|T[5]~42_combout ;
wire \inst8|W[6]~12 ;
wire \inst14|T[6]~13_combout ;
wire \inst15|Mux9~0 ;
wire \inst14|T[6]~14_combout ;
wire \inst15|Mux1~0 ;
wire \inst15|Mux1~1_combout ;
wire \inst15|Mux9~1 ;
wire \inst14|T[6]~20_combout ;
wire \inst14|T[6]~15_combout ;
wire \inst14|Add0~17 ;
wire \inst14|Add0~17COUT1_62 ;
wire \inst14|Add0~5_combout ;
wire \inst14|T[6]~16_combout ;
wire \inst14|T[6]~18_combout ;
wire \inst14|Add1~17 ;
wire \inst14|Add1~17COUT1_62 ;
wire \inst14|Add1~5_combout ;
wire \inst14|T[6]~17_combout ;
wire \inst14|T[6]~19_combout ;
wire \inst14|T[6]~21_combout ;
wire \inst14|T[6]~22_combout ;
wire \inst14|Add1~7 ;
wire \inst14|Add1~7COUT1_64 ;
wire \inst14|Add1~12 ;
wire \inst14|Add1~12COUT1_66 ;
wire \inst14|Add1~40_combout ;
wire \inst14|Add0~7 ;
wire \inst14|Add0~7COUT1_64 ;
wire \inst14|Add0~12 ;
wire \inst14|Add0~12COUT1_66 ;
wire \inst14|Add0~40_combout ;
wire \inst14|CF~0_combout ;
wire \inst3|Mux4~1_combout ;
wire \inst14|CF~1_combout ;
wire \inst7|Zo~0_combout ;
wire \inst7|Zo~1_combout ;
wire \inst14|T[2]~63_combout ;
wire \inst14|T[2]~64_combout ;
wire \inst14|T[2]~70_combout ;
wire \inst14|T[2]~65_combout ;
wire \inst14|Add0~30_combout ;
wire \inst14|T[2]~66_combout ;
wire \inst14|T[2]~68_combout ;
wire \inst14|Add1~37COUT1_56 ;
wire \inst14|Add1~30_combout ;
wire \inst14|T[2]~67_combout ;
wire \inst14|T[2]~69_combout ;
wire \inst14|T[2]~71_combout ;
wire \inst14|T[2]~72_combout ;
wire \inst14|T[1]~82_combout ;
wire \inst14|T[4]~43_combout ;
wire \inst14|T[4]~44_combout ;
wire \inst14|T[4]~50_combout ;
wire \inst14|T[4]~45_combout ;
wire \inst14|Add0~20_combout ;
wire \inst14|T[4]~46_combout ;
wire \inst14|T[4]~48_combout ;
wire \inst14|Add1~32COUT1_58 ;
wire \inst14|Add1~27COUT1_60 ;
wire \inst14|Add1~20_combout ;
wire \inst14|T[4]~47_combout ;
wire \inst14|T[4]~49_combout ;
wire \inst14|T[4]~51_combout ;
wire \inst14|T[4]~52_combout ;
wire \inst14|T[3]~60_combout ;
wire \inst14|Add1~25_combout ;
wire \inst14|T[3]~55_combout ;
wire \inst14|T[3]~58_combout ;
wire \inst14|T[3]~56_combout ;
wire \inst14|Add0~25_combout ;
wire \inst14|T[3]~57_combout ;
wire \inst14|T[3]~59_combout ;
wire \inst14|T[3]~61_combout ;
wire \inst14|T[3]~62_combout ;
wire \inst7|Zo~2_combout ;
wire \inst7|Zo~regout ;
wire \inst5|PC_INC~0_combout ;
wire \inst15|inA[7]~0_combout ;
wire \inst3|Mux12~0_combout ;
wire \inst5|PC_INC~1_combout ;
wire \inst5|RAM_RL~0_combout ;
wire \inst6|process_0~0_combout ;
wire \inst6|prevPC~16_combout ;
wire \inst6|process_0~1_combout ;
wire \inst10|Mux0~0_combout ;
wire \inst10|Mux0~1_combout ;
wire \inst6|prevPC~17_combout ;
wire \inst6|prevPC[0]~1 ;
wire \inst6|prevPC[0]~1COUT1_32 ;
wire \inst10|Mux1~0_combout ;
wire \inst10|Mux1~1_combout ;
wire \inst6|prevPC~18_combout ;
wire \inst6|prevPC[1]~3 ;
wire \inst6|prevPC[1]~3COUT1_34 ;
wire \inst10|Mux2~0_combout ;
wire \inst10|Mux2~1_combout ;
wire \inst6|prevPC~19_combout ;
wire \inst6|prevPC[2]~5 ;
wire \inst6|prevPC[2]~5COUT1_36 ;
wire \inst10|Mux3~0_combout ;
wire \inst10|Mux3~1_combout ;
wire \inst6|prevPC~20_combout ;
wire \inst6|prevPC[3]~7 ;
wire \inst6|prevPC[3]~7COUT1_38 ;
wire \inst10|Mux4~0_combout ;
wire \inst10|Mux4~1_combout ;
wire \inst6|prevPC~21_combout ;
wire \inst6|prevPC[4]~9 ;
wire \inst10|Mux5~0_combout ;
wire \inst10|Mux5~1_combout ;
wire \inst6|prevPC~22_combout ;
wire \inst6|prevPC[5]~11 ;
wire \inst6|prevPC[5]~11COUT1_40 ;
wire \inst10|Mux6~0_combout ;
wire \inst10|Mux6~1_combout ;
wire \inst6|prevPC~23_combout ;
wire \inst6|prevPC[6]~13 ;
wire \inst6|prevPC[6]~13COUT1_42 ;
wire \inst10|Mux7~0_combout ;
wire \inst10|Mux7~1_combout ;
wire \inst8|W[1]~37_combout ;
wire \inst8|W[1]~38_combout ;
wire \inst8|W[1]~39_combout ;
wire \inst8|W[1]~41_combout ;
wire \inst8|W[1]~42_combout ;
wire \inst15|Mux14~1 ;
wire \inst14|Add1~37 ;
wire \inst14|Add1~32 ;
wire \inst14|Add1~27 ;
wire \inst14|Add1~22 ;
wire \inst14|Add1~10_combout ;
wire \inst14|T[7]~25_combout ;
wire \inst14|T[7]~28_combout ;
wire \inst14|Add0~10_combout ;
wire \inst14|T[7]~26 ;
wire \inst14|T[7]~27_combout ;
wire \inst14|T[7]~29_combout ;
wire \inst14|T[7]~31_combout ;
wire \inst2|Co~3_combout ;
wire \inst2|Co~2_combout ;
wire \inst2|Co~5_combout ;
wire \inst2|Co~regout ;
wire \inst5|PC_LD~0_combout ;
wire \inst5|RAM_RL~combout ;
wire \inst8|W[4]~19_combout ;
wire \inst8|W[4]~22_combout ;
wire \inst8|W[4]~20_combout ;
wire \inst8|W[4]~21_combout ;
wire \inst8|W[4]~23_combout ;
wire \inst8|W[4]~24_combout ;
wire \inst3|Mux3~1 ;
wire \inst5|ZF_EN~0_combout ;
wire \inst5|ZF_EN~1_combout ;
wire \inst5|CF_EN~0_combout ;
wire \inst5|GENERAL_WE~1_combout ;
wire \inst15|inA[7]~1_combout ;
wire \inst14|T[5]~33_combout ;
wire \inst14|T[5]~34_combout ;
wire \inst8|W[5]~16_combout ;
wire \inst8|W[5]~13_combout ;
wire \inst8|W[5]~14_combout ;
wire \inst8|W[5]~15_combout ;
wire \inst8|W[5]~17_combout ;
wire \inst8|W[5]~18_combout ;
wire \inst14|T[7]~0_combout ;
wire \inst14|T[7]~3_combout ;
wire \inst14|T[3]~53_combout ;
wire \inst14|T[3]~54_combout ;
wire \inst8|W[3]~28_combout ;
wire \inst8|W[3]~25_combout ;
wire \inst8|W[3]~26_combout ;
wire \inst8|W[3]~27_combout ;
wire \inst8|W[3]~29_combout ;
wire \inst8|W[3]~30_combout ;
wire \inst3|Mux2~0_combout ;
wire \inst3|Mux2~1_combout ;
wire \inst15|inB[7]~0_combout ;
wire \inst15|inB[7]~1_combout ;
wire \inst15|Mux15~0 ;
wire \inst14|T[0]~2_combout ;
wire \inst14|T[0]~4_combout ;
wire \inst14|T[0]~10_combout ;
wire \inst14|Add0~0_combout ;
wire \inst14|T[0]~5_combout ;
wire \inst14|T[0]~6_combout ;
wire \inst14|T[0]~8_combout ;
wire \inst14|Add1~0_combout ;
wire \inst14|T[0]~7_combout ;
wire \inst14|T[0]~9_combout ;
wire \inst14|T[0]~11_combout ;
wire \inst14|T[0]~12_combout ;
wire \inst8|W[0]~43_combout ;
wire \inst8|W[0]~44_combout ;
wire \inst8|W[0]~45_combout ;
wire \inst8|W[0]~46_combout ;
wire \inst3|Mux8~0_combout ;
wire \inst9|temp~0_combout ;
wire \inst9|temp~regout ;
wire \inst8|W[6]~10_combout ;
wire \inst8|W[6]~7_combout ;
wire \inst8|W[6]~8_combout ;
wire \inst8|W[6]~9_combout ;
wire \inst8|W[6]~11_combout ;
wire \inst3|Mux4~0 ;
wire \inst3|Mux13~0_combout ;
wire \inst8|W[7]~5_combout ;
wire \inst8|W[7]~6_combout ;
wire \inst3|Mux5~1 ;
wire \inst8|W[7]~2_combout ;
wire \inst8|W[2]~34_combout ;
wire \inst8|W[2]~31_combout ;
wire \inst8|W[2]~32_combout ;
wire \inst8|W[2]~33_combout ;
wire \inst8|W[2]~35_combout ;
wire \inst3|Mux1~0_combout ;
wire \inst3|Mux1~1_combout ;
wire \inst3|Mux14~0_combout ;
wire \inst5|SHIFT_FBUS~0_combout ;
wire \inst8|W[7]~0_combout ;
wire \inst8|W[7]~3_combout ;
wire \inst8|W[7]~1_combout ;
wire \inst8|W[7]~4_combout ;
wire [7:0] \inst|RAMlap|sram|ram_block|auto_generated|q_a ;
wire [7:0] \Data_In~combout ;
wire [7:0] \inst15|inB ;
wire [7:0] \inst4|IRo ;
wire [7:0] \inst15|inC ;
wire [7:0] \inst6|prevPC ;
wire [7:0] \inst15|inA ;

wire [7:0] \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [7] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [6] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [5] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [4] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [3] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [2] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [1] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \inst|RAMlap|sram|ram_block|auto_generated|q_a [0] = \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];

// Location: LC_X15_Y6_N7
cyclone_lcell \inst|RAMlap|_~2 (
// Equation(s):
// \inst|RAMlap|_~2_combout  = (!\inst9|temp~regout  & (\inst14|T[7]~0_combout  & (!\inst5|RAM_RL~combout  & \inst3|Mux1~0_combout )))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst14|T[7]~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst3|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|RAMlap|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|RAMlap|_~2 .lut_mask = "0400";
defparam \inst|RAMlap|_~2 .operation_mode = "normal";
defparam \inst|RAMlap|_~2 .output_mode = "comb_only";
defparam \inst|RAMlap|_~2 .register_cascade_mode = "off";
defparam \inst|RAMlap|_~2 .sum_lutc_input = "datac";
defparam \inst|RAMlap|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N8
cyclone_lcell \inst4|IRo[0] (
// Equation(s):
// \inst8|W[0]~47  = (((\inst8|W[0]~46_combout ) # (!\inst8|W[7]~5_combout )))
// \inst4|IRo [0] = DFFEAS(\inst8|W[0]~47 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , , , , )

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[0]~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[0]~47 ),
	.regout(\inst4|IRo [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[0] .lut_mask = "ff0f";
defparam \inst4|IRo[0] .operation_mode = "normal";
defparam \inst4|IRo[0] .output_mode = "reg_and_comb";
defparam \inst4|IRo[0] .register_cascade_mode = "off";
defparam \inst4|IRo[0] .sum_lutc_input = "datac";
defparam \inst4|IRo[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N7
cyclone_lcell \inst4|IRo[7] (
// Equation(s):
// \inst3|Mux5~1  = (((F1_IRo[7] & \inst4|IRo [5])))
// \inst4|IRo [7] = DFFEAS(\inst3|Mux5~1 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , \inst8|W[7]~6_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~6_combout ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux5~1 ),
	.regout(\inst4|IRo [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[7] .lut_mask = "f000";
defparam \inst4|IRo[7] .operation_mode = "normal";
defparam \inst4|IRo[7] .output_mode = "reg_and_comb";
defparam \inst4|IRo[7] .register_cascade_mode = "off";
defparam \inst4|IRo[7] .sum_lutc_input = "qfbk";
defparam \inst4|IRo[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N8
cyclone_lcell \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (\inst4|IRo [1] & (!\inst4|IRo [3] & (!\inst4|IRo [0]))) # (!\inst4|IRo [1] & (\inst4|IRo [2] $ (((\inst4|IRo [3]) # (\inst4|IRo [0])))))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst4|IRo [3]),
	.datac(\inst4|IRo [0]),
	.datad(\inst4|IRo [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = "0356";
defparam \inst3|Mux0~0 .operation_mode = "normal";
defparam \inst3|Mux0~0 .output_mode = "comb_only";
defparam \inst3|Mux0~0 .register_cascade_mode = "off";
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
defparam \inst3|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N8
cyclone_lcell \inst5|GENERAL_WE~0 (
// Equation(s):
// \inst5|GENERAL_WE~0_combout  = (!\inst9|temp~regout  & ((\inst4|IRo [7] & (\inst4|IRo [5] & \inst3|Mux0~0_combout )) # (!\inst4|IRo [7] & (!\inst4|IRo [5]))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst9|temp~regout ),
	.datac(\inst4|IRo [5]),
	.datad(\inst3|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|GENERAL_WE~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|GENERAL_WE~0 .lut_mask = "2101";
defparam \inst5|GENERAL_WE~0 .operation_mode = "normal";
defparam \inst5|GENERAL_WE~0 .output_mode = "comb_only";
defparam \inst5|GENERAL_WE~0 .register_cascade_mode = "off";
defparam \inst5|GENERAL_WE~0 .sum_lutc_input = "datac";
defparam \inst5|GENERAL_WE~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N1
cyclone_lcell \inst4|IRo[5] (
// Equation(s):
// \inst3|Mux5~0  = (\inst4|IRo [7] & (!\inst9|temp~regout  & (F1_IRo[5] & !\inst4|IRo [6])))
// \inst4|IRo [5] = DFFEAS(\inst3|Mux5~0 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , \inst8|W[5]~18_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [7]),
	.datab(\inst9|temp~regout ),
	.datac(\inst8|W[5]~18_combout ),
	.datad(\inst4|IRo [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux5~0 ),
	.regout(\inst4|IRo [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[5] .lut_mask = "0020";
defparam \inst4|IRo[5] .operation_mode = "normal";
defparam \inst4|IRo[5] .output_mode = "reg_and_comb";
defparam \inst4|IRo[5] .register_cascade_mode = "off";
defparam \inst4|IRo[5] .sum_lutc_input = "qfbk";
defparam \inst4|IRo[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y8_N7
cyclone_lcell \inst3|Mux3~0 (
// Equation(s):
// \inst3|Mux3~0_combout  = (!\inst4|IRo [5] & (((\inst4|IRo [7]))))

	.clk(gnd),
	.dataa(\inst4|IRo [5]),
	.datab(vcc),
	.datac(\inst4|IRo [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux3~0 .lut_mask = "5050";
defparam \inst3|Mux3~0 .operation_mode = "normal";
defparam \inst3|Mux3~0 .output_mode = "comb_only";
defparam \inst3|Mux3~0 .register_cascade_mode = "off";
defparam \inst3|Mux3~0 .sum_lutc_input = "datac";
defparam \inst3|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [4]),
	.regout(),
	.padio(Data_In[4]));
// synopsys translate_off
defparam \Data_In[4]~I .input_async_reset = "none";
defparam \Data_In[4]~I .input_power_up = "low";
defparam \Data_In[4]~I .input_register_mode = "none";
defparam \Data_In[4]~I .input_sync_reset = "none";
defparam \Data_In[4]~I .oe_async_reset = "none";
defparam \Data_In[4]~I .oe_power_up = "low";
defparam \Data_In[4]~I .oe_register_mode = "none";
defparam \Data_In[4]~I .oe_sync_reset = "none";
defparam \Data_In[4]~I .operation_mode = "input";
defparam \Data_In[4]~I .output_async_reset = "none";
defparam \Data_In[4]~I .output_power_up = "low";
defparam \Data_In[4]~I .output_register_mode = "none";
defparam \Data_In[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X17_Y5_N5
cyclone_lcell \inst3|Mux9~0 (
// Equation(s):
// \inst3|Mux9~0_combout  = (\inst4|IRo [0] & (!\inst4|IRo [4] & (\inst4|IRo [1] & \inst3|Mux5~0 )))

	.clk(gnd),
	.dataa(\inst4|IRo [0]),
	.datab(\inst4|IRo [4]),
	.datac(\inst4|IRo [1]),
	.datad(\inst3|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux9~0 .lut_mask = "2000";
defparam \inst3|Mux9~0 .operation_mode = "normal";
defparam \inst3|Mux9~0 .output_mode = "comb_only";
defparam \inst3|Mux9~0 .register_cascade_mode = "off";
defparam \inst3|Mux9~0 .sum_lutc_input = "datac";
defparam \inst3|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N4
cyclone_lcell \inst15|inB[7] (
// Equation(s):
// \inst15|Mux8~0  = ((\inst4|IRo [0] & ((P1_inB[7]))) # (!\inst4|IRo [0] & (\inst15|inA [7])))
// \inst15|inB [7] = DFFEAS(\inst15|Mux8~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[7]~6_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst15|inA [7]),
	.datab(vcc),
	.datac(\inst8|W[7]~6_combout ),
	.datad(\inst4|IRo [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux8~0 ),
	.regout(\inst15|inB [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[7] .lut_mask = "f0aa";
defparam \inst15|inB[7] .operation_mode = "normal";
defparam \inst15|inB[7] .output_mode = "reg_and_comb";
defparam \inst15|inB[7] .register_cascade_mode = "off";
defparam \inst15|inB[7] .sum_lutc_input = "qfbk";
defparam \inst15|inB[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y4_N5
cyclone_lcell \inst15|inA[7] (
// Equation(s):
// \inst15|Mux0~0  = ((\inst4|IRo [2] & (\inst15|inB [7])) # (!\inst4|IRo [2] & ((P1_inA[7]))))
// \inst15|inA [7] = DFFEAS(\inst15|Mux0~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[7]~6_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inB [7]),
	.datac(\inst8|W[7]~6_combout ),
	.datad(\inst4|IRo [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux0~0 ),
	.regout(\inst15|inA [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[7] .lut_mask = "ccf0";
defparam \inst15|inA[7] .operation_mode = "normal";
defparam \inst15|inA[7] .output_mode = "reg_and_comb";
defparam \inst15|inA[7] .register_cascade_mode = "off";
defparam \inst15|inA[7] .sum_lutc_input = "qfbk";
defparam \inst15|inA[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N8
cyclone_lcell \inst15|inC[7]~0 (
// Equation(s):
// \inst15|inC[7]~0_combout  = (\inst4|IRo [3] & ((\inst3|Mux2~1_combout ) # ((\inst3|Mux13~0_combout ) # (!\inst5|GENERAL_WE~1_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux2~1_combout ),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|GENERAL_WE~1_combout ),
	.datad(\inst4|IRo [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|inC[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[7]~0 .lut_mask = "ef00";
defparam \inst15|inC[7]~0 .operation_mode = "normal";
defparam \inst15|inC[7]~0 .output_mode = "comb_only";
defparam \inst15|inC[7]~0 .register_cascade_mode = "off";
defparam \inst15|inC[7]~0 .sum_lutc_input = "datac";
defparam \inst15|inC[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N3
cyclone_lcell \inst15|inC[7] (
// Equation(s):
// \inst15|Mux8~1  = ((\inst4|IRo [1] & ((P1_inC[7]))) # (!\inst4|IRo [1] & (\inst15|Mux8~0 )))
// \inst15|inC [7] = DFFEAS(\inst15|Mux8~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[7]~6_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|Mux8~0 ),
	.datac(\inst8|W[7]~6_combout ),
	.datad(\inst4|IRo [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux8~1 ),
	.regout(\inst15|inC [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[7] .lut_mask = "f0cc";
defparam \inst15|inC[7] .operation_mode = "normal";
defparam \inst15|inC[7] .output_mode = "reg_and_comb";
defparam \inst15|inC[7] .register_cascade_mode = "off";
defparam \inst15|inC[7] .sum_lutc_input = "qfbk";
defparam \inst15|inC[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N3
cyclone_lcell \inst14|T[7]~1 (
// Equation(s):
// \inst14|T[7]~1_combout  = ((\inst14|T[7]~0_combout  & (\inst4|IRo [0])) # (!\inst14|T[7]~0_combout  & ((\inst4|IRo [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|IRo [0]),
	.datac(\inst14|T[7]~0_combout ),
	.datad(\inst4|IRo [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~1 .lut_mask = "cfc0";
defparam \inst14|T[7]~1 .operation_mode = "normal";
defparam \inst14|T[7]~1 .output_mode = "comb_only";
defparam \inst14|T[7]~1 .register_cascade_mode = "off";
defparam \inst14|T[7]~1 .sum_lutc_input = "datac";
defparam \inst14|T[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N4
cyclone_lcell \inst14|T[7]~23 (
// Equation(s):
// \inst14|T[7]~23_combout  = ((\inst14|T[7]~1_combout  & ((\inst15|inB [7]))) # (!\inst14|T[7]~1_combout  & (\inst15|inA [7])))

	.clk(gnd),
	.dataa(\inst15|inA [7]),
	.datab(\inst15|inB [7]),
	.datac(vcc),
	.datad(\inst14|T[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~23 .lut_mask = "ccaa";
defparam \inst14|T[7]~23 .operation_mode = "normal";
defparam \inst14|T[7]~23 .output_mode = "comb_only";
defparam \inst14|T[7]~23 .register_cascade_mode = "off";
defparam \inst14|T[7]~23 .sum_lutc_input = "datac";
defparam \inst14|T[7]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
cyclone_lcell \inst14|T[7]~24 (
// Equation(s):
// \inst14|T[7]~24_combout  = ((\inst14|T[7]~3_combout  & (\inst15|inC [7])) # (!\inst14|T[7]~3_combout  & ((\inst14|T[7]~23_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [7]),
	.datac(\inst14|T[7]~3_combout ),
	.datad(\inst14|T[7]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~24 .lut_mask = "cfc0";
defparam \inst14|T[7]~24 .operation_mode = "normal";
defparam \inst14|T[7]~24 .output_mode = "comb_only";
defparam \inst14|T[7]~24 .register_cascade_mode = "off";
defparam \inst14|T[7]~24 .sum_lutc_input = "datac";
defparam \inst14|T[7]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N3
cyclone_lcell \inst15|Mux0~1 (
// Equation(s):
// \inst15|Mux0~1_combout  = ((\inst4|IRo [3] & (\inst15|inC [7])) # (!\inst4|IRo [3] & ((\inst15|Mux0~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [7]),
	.datac(\inst4|IRo [3]),
	.datad(\inst15|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux0~1 .lut_mask = "cfc0";
defparam \inst15|Mux0~1 .operation_mode = "normal";
defparam \inst15|Mux0~1 .output_mode = "comb_only";
defparam \inst15|Mux0~1 .register_cascade_mode = "off";
defparam \inst15|Mux0~1 .sum_lutc_input = "datac";
defparam \inst15|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N2
cyclone_lcell \inst14|T[7]~30 (
// Equation(s):
// \inst14|T[7]~30_combout  = (\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst15|Mux8~1 ))) # (!\inst4|IRo [5] & (\inst15|Mux0~1_combout )))) # (!\inst4|IRo [7] & (\inst15|Mux0~1_combout  $ ((!\inst4|IRo [5]))))

	.clk(gnd),
	.dataa(\inst15|Mux0~1_combout ),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~30 .lut_mask = "e929";
defparam \inst14|T[7]~30 .operation_mode = "normal";
defparam \inst14|T[7]~30 .output_mode = "comb_only";
defparam \inst14|T[7]~30 .register_cascade_mode = "off";
defparam \inst14|T[7]~30 .sum_lutc_input = "datac";
defparam \inst14|T[7]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N0
cyclone_lcell \inst15|inB[4] (
// Equation(s):
// \inst15|Mux11~0  = ((\inst4|IRo [0] & ((P1_inB[4]))) # (!\inst4|IRo [0] & (\inst15|inA [4])))
// \inst15|inB [4] = DFFEAS(\inst15|Mux11~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[4]~24_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst15|inA [4]),
	.datab(vcc),
	.datac(\inst8|W[4]~24_combout ),
	.datad(\inst4|IRo [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux11~0 ),
	.regout(\inst15|inB [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[4] .lut_mask = "f0aa";
defparam \inst15|inB[4] .operation_mode = "normal";
defparam \inst15|inB[4] .output_mode = "reg_and_comb";
defparam \inst15|inB[4] .register_cascade_mode = "off";
defparam \inst15|inB[4] .sum_lutc_input = "qfbk";
defparam \inst15|inB[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y4_N1
cyclone_lcell \inst15|inA[4] (
// Equation(s):
// \inst15|Mux3~0  = ((\inst4|IRo [2] & (\inst15|inB [4])) # (!\inst4|IRo [2] & ((P1_inA[4]))))
// \inst15|inA [4] = DFFEAS(\inst15|Mux3~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[4]~24_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inB [4]),
	.datac(\inst8|W[4]~24_combout ),
	.datad(\inst4|IRo [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux3~0 ),
	.regout(\inst15|inA [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[4] .lut_mask = "ccf0";
defparam \inst15|inA[4] .operation_mode = "normal";
defparam \inst15|inA[4] .output_mode = "reg_and_comb";
defparam \inst15|inA[4] .register_cascade_mode = "off";
defparam \inst15|inA[4] .sum_lutc_input = "qfbk";
defparam \inst15|inA[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N4
cyclone_lcell \inst15|inC[4] (
// Equation(s):
// \inst15|Mux11~1  = (\inst4|IRo [1] & (((P1_inC[4])))) # (!\inst4|IRo [1] & (((\inst15|Mux11~0 ))))
// \inst15|inC [4] = DFFEAS(\inst15|Mux11~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[4]~24_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [1]),
	.datab(vcc),
	.datac(\inst8|W[4]~24_combout ),
	.datad(\inst15|Mux11~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux11~1 ),
	.regout(\inst15|inC [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[4] .lut_mask = "f5a0";
defparam \inst15|inC[4] .operation_mode = "normal";
defparam \inst15|inC[4] .output_mode = "reg_and_comb";
defparam \inst15|inC[4] .register_cascade_mode = "off";
defparam \inst15|inC[4] .sum_lutc_input = "qfbk";
defparam \inst15|inC[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y4_N2
cyclone_lcell \inst15|Mux3~1 (
// Equation(s):
// \inst15|Mux3~1_combout  = ((\inst4|IRo [3] & (\inst15|inC [4])) # (!\inst4|IRo [3] & ((\inst15|Mux3~0 ))))

	.clk(gnd),
	.dataa(\inst15|inC [4]),
	.datab(vcc),
	.datac(\inst4|IRo [3]),
	.datad(\inst15|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux3~1 .lut_mask = "afa0";
defparam \inst15|Mux3~1 .operation_mode = "normal";
defparam \inst15|Mux3~1 .output_mode = "comb_only";
defparam \inst15|Mux3~1 .register_cascade_mode = "off";
defparam \inst15|Mux3~1 .sum_lutc_input = "datac";
defparam \inst15|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N2
cyclone_lcell \inst15|inB[3] (
// Equation(s):
// \inst15|Mux12~0  = ((\inst4|IRo [0] & (P1_inB[3])) # (!\inst4|IRo [0] & ((\inst15|inA [3]))))
// \inst15|inB [3] = DFFEAS(\inst15|Mux12~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[3]~30_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [0]),
	.datac(\inst8|W[3]~30_combout ),
	.datad(\inst15|inA [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux12~0 ),
	.regout(\inst15|inB [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[3] .lut_mask = "f3c0";
defparam \inst15|inB[3] .operation_mode = "normal";
defparam \inst15|inB[3] .output_mode = "reg_and_comb";
defparam \inst15|inB[3] .register_cascade_mode = "off";
defparam \inst15|inB[3] .sum_lutc_input = "qfbk";
defparam \inst15|inB[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N7
cyclone_lcell \inst15|inA[3] (
// Equation(s):
// \inst15|Mux4~0  = ((\inst4|IRo [2] & ((\inst15|inB [3]))) # (!\inst4|IRo [2] & (P1_inA[3])))
// \inst15|inA [3] = DFFEAS(\inst15|Mux4~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[3]~30_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [2]),
	.datac(\inst8|W[3]~30_combout ),
	.datad(\inst15|inB [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux4~0 ),
	.regout(\inst15|inA [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[3] .lut_mask = "fc30";
defparam \inst15|inA[3] .operation_mode = "normal";
defparam \inst15|inA[3] .output_mode = "reg_and_comb";
defparam \inst15|inA[3] .register_cascade_mode = "off";
defparam \inst15|inA[3] .sum_lutc_input = "qfbk";
defparam \inst15|inA[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N8
cyclone_lcell \inst15|inC[3] (
// Equation(s):
// \inst15|Mux12~1  = (\inst4|IRo [1] & (((P1_inC[3])))) # (!\inst4|IRo [1] & (((\inst15|Mux12~0 ))))
// \inst15|inC [3] = DFFEAS(\inst15|Mux12~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[3]~30_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [1]),
	.datab(vcc),
	.datac(\inst8|W[3]~30_combout ),
	.datad(\inst15|Mux12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux12~1 ),
	.regout(\inst15|inC [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[3] .lut_mask = "f5a0";
defparam \inst15|inC[3] .operation_mode = "normal";
defparam \inst15|inC[3] .output_mode = "reg_and_comb";
defparam \inst15|inC[3] .register_cascade_mode = "off";
defparam \inst15|inC[3] .sum_lutc_input = "qfbk";
defparam \inst15|inC[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N9
cyclone_lcell \inst15|Mux4~1 (
// Equation(s):
// \inst15|Mux4~1_combout  = ((\inst4|IRo [3] & (\inst15|inC [3])) # (!\inst4|IRo [3] & ((\inst15|Mux4~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [3]),
	.datac(\inst4|IRo [3]),
	.datad(\inst15|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux4~1 .lut_mask = "cfc0";
defparam \inst15|Mux4~1 .operation_mode = "normal";
defparam \inst15|Mux4~1 .output_mode = "comb_only";
defparam \inst15|Mux4~1 .register_cascade_mode = "off";
defparam \inst15|Mux4~1 .sum_lutc_input = "datac";
defparam \inst15|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N8
cyclone_lcell \inst4|IRo[2] (
// Equation(s):
// \inst8|W[2]~36  = (((\inst8|W[2]~35_combout ) # (!\inst8|W[7]~5_combout )))
// \inst4|IRo [2] = DFFEAS(\inst8|W[2]~36 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , , , , )

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[2]~35_combout ),
	.datad(\inst8|W[7]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[2]~36 ),
	.regout(\inst4|IRo [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[2] .lut_mask = "f0ff";
defparam \inst4|IRo[2] .operation_mode = "normal";
defparam \inst4|IRo[2] .output_mode = "reg_and_comb";
defparam \inst4|IRo[2] .register_cascade_mode = "off";
defparam \inst4|IRo[2] .sum_lutc_input = "datac";
defparam \inst4|IRo[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N7
cyclone_lcell \inst15|inB[2] (
// Equation(s):
// \inst15|Mux13~0  = ((\inst4|IRo [0] & (P1_inB[2])) # (!\inst4|IRo [0] & ((\inst15|inA [2]))))
// \inst15|inB [2] = DFFEAS(\inst15|Mux13~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[2]~36 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [0]),
	.datac(\inst8|W[2]~36 ),
	.datad(\inst15|inA [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux13~0 ),
	.regout(\inst15|inB [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[2] .lut_mask = "f3c0";
defparam \inst15|inB[2] .operation_mode = "normal";
defparam \inst15|inB[2] .output_mode = "reg_and_comb";
defparam \inst15|inB[2] .register_cascade_mode = "off";
defparam \inst15|inB[2] .sum_lutc_input = "qfbk";
defparam \inst15|inB[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N6
cyclone_lcell \inst15|inA[2] (
// Equation(s):
// \inst15|Mux5~0  = (\inst4|IRo [2] & (((\inst15|inB [2])))) # (!\inst4|IRo [2] & (((P1_inA[2]))))
// \inst15|inA [2] = DFFEAS(\inst15|Mux5~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[2]~36 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [2]),
	.datab(vcc),
	.datac(\inst8|W[2]~36 ),
	.datad(\inst15|inB [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux5~0 ),
	.regout(\inst15|inA [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[2] .lut_mask = "fa50";
defparam \inst15|inA[2] .operation_mode = "normal";
defparam \inst15|inA[2] .output_mode = "reg_and_comb";
defparam \inst15|inA[2] .register_cascade_mode = "off";
defparam \inst15|inA[2] .sum_lutc_input = "qfbk";
defparam \inst15|inA[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y6_N5
cyclone_lcell \inst15|inC[2] (
// Equation(s):
// \inst15|Mux13~1  = (\inst4|IRo [1] & (((P1_inC[2])))) # (!\inst4|IRo [1] & (((\inst15|Mux13~0 ))))
// \inst15|inC [2] = DFFEAS(\inst15|Mux13~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[2]~36 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [1]),
	.datab(vcc),
	.datac(\inst8|W[2]~36 ),
	.datad(\inst15|Mux13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux13~1 ),
	.regout(\inst15|inC [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[2] .lut_mask = "f5a0";
defparam \inst15|inC[2] .operation_mode = "normal";
defparam \inst15|inC[2] .output_mode = "reg_and_comb";
defparam \inst15|inC[2] .register_cascade_mode = "off";
defparam \inst15|inC[2] .sum_lutc_input = "qfbk";
defparam \inst15|inC[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N3
cyclone_lcell \inst15|Mux5~1 (
// Equation(s):
// \inst15|Mux5~1_combout  = ((\inst4|IRo [3] & (\inst15|inC [2])) # (!\inst4|IRo [3] & ((\inst15|Mux5~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|IRo [3]),
	.datac(\inst15|inC [2]),
	.datad(\inst15|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux5~1 .lut_mask = "f3c0";
defparam \inst15|Mux5~1 .operation_mode = "normal";
defparam \inst15|Mux5~1 .output_mode = "comb_only";
defparam \inst15|Mux5~1 .register_cascade_mode = "off";
defparam \inst15|Mux5~1 .sum_lutc_input = "datac";
defparam \inst15|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N5
cyclone_lcell \inst15|inB[1] (
// Equation(s):
// \inst15|Mux14~0  = ((\inst4|IRo [0] & ((P1_inB[1]))) # (!\inst4|IRo [0] & (\inst15|inA [1])))
// \inst15|inB [1] = DFFEAS(\inst15|Mux14~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[1]~42_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inA [1]),
	.datac(\inst8|W[1]~42_combout ),
	.datad(\inst4|IRo [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux14~0 ),
	.regout(\inst15|inB [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[1] .lut_mask = "f0cc";
defparam \inst15|inB[1] .operation_mode = "normal";
defparam \inst15|inB[1] .output_mode = "reg_and_comb";
defparam \inst15|inB[1] .register_cascade_mode = "off";
defparam \inst15|inB[1] .sum_lutc_input = "qfbk";
defparam \inst15|inB[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N6
cyclone_lcell \inst15|inA[1] (
// Equation(s):
// \inst15|Mux6~0  = ((\inst4|IRo [2] & ((\inst15|inB [1]))) # (!\inst4|IRo [2] & (P1_inA[1])))
// \inst15|inA [1] = DFFEAS(\inst15|Mux6~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[1]~42_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [2]),
	.datac(\inst8|W[1]~42_combout ),
	.datad(\inst15|inB [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux6~0 ),
	.regout(\inst15|inA [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[1] .lut_mask = "fc30";
defparam \inst15|inA[1] .operation_mode = "normal";
defparam \inst15|inA[1] .output_mode = "reg_and_comb";
defparam \inst15|inA[1] .register_cascade_mode = "off";
defparam \inst15|inA[1] .sum_lutc_input = "qfbk";
defparam \inst15|inA[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y6_N6
cyclone_lcell \inst15|inC[1] (
// Equation(s):
// \inst15|Mux14~1  = ((\inst4|IRo [1] & (P1_inC[1])) # (!\inst4|IRo [1] & ((\inst15|Mux14~0 ))))
// \inst15|inC [1] = DFFEAS(\inst15|Mux14~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[1]~42_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [1]),
	.datac(\inst8|W[1]~42_combout ),
	.datad(\inst15|Mux14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux14~1 ),
	.regout(\inst15|inC [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[1] .lut_mask = "f3c0";
defparam \inst15|inC[1] .operation_mode = "normal";
defparam \inst15|inC[1] .output_mode = "reg_and_comb";
defparam \inst15|inC[1] .register_cascade_mode = "off";
defparam \inst15|inC[1] .sum_lutc_input = "qfbk";
defparam \inst15|inC[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N9
cyclone_lcell \inst15|Mux6~1 (
// Equation(s):
// \inst15|Mux6~1_combout  = ((\inst4|IRo [3] & (\inst15|inC [1])) # (!\inst4|IRo [3] & ((\inst15|Mux6~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|IRo [3]),
	.datac(\inst15|inC [1]),
	.datad(\inst15|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux6~1 .lut_mask = "f3c0";
defparam \inst15|Mux6~1 .operation_mode = "normal";
defparam \inst15|Mux6~1 .output_mode = "comb_only";
defparam \inst15|Mux6~1 .register_cascade_mode = "off";
defparam \inst15|Mux6~1 .sum_lutc_input = "datac";
defparam \inst15|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
cyclone_lcell \inst14|T[1]~80 (
// Equation(s):
// \inst14|T[1]~80_combout  = (\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst15|Mux14~1 ))) # (!\inst4|IRo [5] & (\inst15|Mux6~1_combout )))) # (!\inst4|IRo [7] & (\inst15|Mux6~1_combout  $ (((!\inst4|IRo [5])))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux6~1_combout ),
	.datac(\inst15|Mux14~1 ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~80 .lut_mask = "e499";
defparam \inst14|T[1]~80 .operation_mode = "normal";
defparam \inst14|T[1]~80 .output_mode = "comb_only";
defparam \inst14|T[1]~80 .register_cascade_mode = "off";
defparam \inst14|T[1]~80 .sum_lutc_input = "datac";
defparam \inst14|T[1]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N1
cyclone_lcell \inst15|inC[0] (
// Equation(s):
// \inst15|Mux15~1  = ((\inst4|IRo [1] & (P1_inC[0])) # (!\inst4|IRo [1] & ((\inst15|Mux15~0 ))))
// \inst15|inC [0] = DFFEAS(\inst15|Mux15~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[0]~47 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [1]),
	.datac(\inst8|W[0]~47 ),
	.datad(\inst15|Mux15~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux15~1 ),
	.regout(\inst15|inC [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[0] .lut_mask = "f3c0";
defparam \inst15|inC[0] .operation_mode = "normal";
defparam \inst15|inC[0] .output_mode = "reg_and_comb";
defparam \inst15|inC[0] .register_cascade_mode = "off";
defparam \inst15|inC[0] .sum_lutc_input = "qfbk";
defparam \inst15|inC[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N3
cyclone_lcell \inst15|inA[0] (
// Equation(s):
// \inst15|Mux7~0  = ((\inst4|IRo [2] & ((\inst15|inB [0]))) # (!\inst4|IRo [2] & (P1_inA[0])))
// \inst15|inA [0] = DFFEAS(\inst15|Mux7~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[0]~47 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [2]),
	.datac(\inst8|W[0]~47 ),
	.datad(\inst15|inB [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux7~0 ),
	.regout(\inst15|inA [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[0] .lut_mask = "fc30";
defparam \inst15|inA[0] .operation_mode = "normal";
defparam \inst15|inA[0] .output_mode = "reg_and_comb";
defparam \inst15|inA[0] .register_cascade_mode = "off";
defparam \inst15|inA[0] .sum_lutc_input = "qfbk";
defparam \inst15|inA[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y7_N4
cyclone_lcell \inst4|IRo[3] (
// Equation(s):
// \inst15|Mux7~1  = ((F1_IRo[3] & (\inst15|inC [0])) # (!F1_IRo[3] & ((\inst15|Mux7~0 ))))
// \inst4|IRo [3] = DFFEAS(\inst15|Mux7~1 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , \inst8|W[3]~30_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inC [0]),
	.datac(\inst8|W[3]~30_combout ),
	.datad(\inst15|Mux7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux7~1 ),
	.regout(\inst4|IRo [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[3] .lut_mask = "cfc0";
defparam \inst4|IRo[3] .operation_mode = "normal";
defparam \inst4|IRo[3] .output_mode = "reg_and_comb";
defparam \inst4|IRo[3] .register_cascade_mode = "off";
defparam \inst4|IRo[3] .sum_lutc_input = "qfbk";
defparam \inst4|IRo[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y6_N0
cyclone_lcell \inst14|Add1~0 (
// Equation(s):
// \inst14|Add1~0_combout  = \inst15|Mux15~1  $ ((\inst15|Mux7~1 ))
// \inst14|Add1~2  = CARRY(((\inst15|Mux7~1 )) # (!\inst15|Mux15~1 ))
// \inst14|Add1~2COUT1_54  = CARRY(((\inst15|Mux7~1 )) # (!\inst15|Mux15~1 ))

	.clk(gnd),
	.dataa(\inst15|Mux15~1 ),
	.datab(\inst15|Mux7~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~2 ),
	.cout1(\inst14|Add1~2COUT1_54 ));
// synopsys translate_off
defparam \inst14|Add1~0 .lut_mask = "66dd";
defparam \inst14|Add1~0 .operation_mode = "arithmetic";
defparam \inst14|Add1~0 .output_mode = "comb_only";
defparam \inst14|Add1~0 .register_cascade_mode = "off";
defparam \inst14|Add1~0 .sum_lutc_input = "datac";
defparam \inst14|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N1
cyclone_lcell \inst14|Add1~35 (
// Equation(s):
// \inst14|Add1~35_combout  = \inst15|Mux14~1  $ (\inst15|Mux6~1_combout  $ ((!\inst14|Add1~2 )))
// \inst14|Add1~37  = CARRY((\inst15|Mux14~1  & ((!\inst14|Add1~2 ) # (!\inst15|Mux6~1_combout ))) # (!\inst15|Mux14~1  & (!\inst15|Mux6~1_combout  & !\inst14|Add1~2 )))
// \inst14|Add1~37COUT1_56  = CARRY((\inst15|Mux14~1  & ((!\inst14|Add1~2COUT1_54 ) # (!\inst15|Mux6~1_combout ))) # (!\inst15|Mux14~1  & (!\inst15|Mux6~1_combout  & !\inst14|Add1~2COUT1_54 )))

	.clk(gnd),
	.dataa(\inst15|Mux14~1 ),
	.datab(\inst15|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add1~2 ),
	.cin1(\inst14|Add1~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~37 ),
	.cout1(\inst14|Add1~37COUT1_56 ));
// synopsys translate_off
defparam \inst14|Add1~35 .cin0_used = "true";
defparam \inst14|Add1~35 .cin1_used = "true";
defparam \inst14|Add1~35 .lut_mask = "692b";
defparam \inst14|Add1~35 .operation_mode = "arithmetic";
defparam \inst14|Add1~35 .output_mode = "comb_only";
defparam \inst14|Add1~35 .register_cascade_mode = "off";
defparam \inst14|Add1~35 .sum_lutc_input = "cin";
defparam \inst14|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
cyclone_lcell \inst14|T[1]~75 (
// Equation(s):
// \inst14|T[1]~75_combout  = (\inst4|IRo [7] & (\inst15|Mux6~1_combout )) # (!\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst14|Add1~35_combout ))) # (!\inst4|IRo [5] & (\inst15|Mux6~1_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux6~1_combout ),
	.datac(\inst14|Add1~35_combout ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~75 .lut_mask = "d8cc";
defparam \inst14|T[1]~75 .operation_mode = "normal";
defparam \inst14|T[1]~75 .output_mode = "comb_only";
defparam \inst14|T[1]~75 .register_cascade_mode = "off";
defparam \inst14|T[1]~75 .sum_lutc_input = "datac";
defparam \inst14|T[1]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
cyclone_lcell \inst14|T[1]~78 (
// Equation(s):
// \inst14|T[1]~78_combout  = (\inst15|Mux6~1_combout  & ((\inst4|IRo [7]) # ((\inst15|Mux14~1 ) # (\inst4|IRo [5]))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux6~1_combout ),
	.datac(\inst15|Mux14~1 ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~78 .lut_mask = "ccc8";
defparam \inst14|T[1]~78 .operation_mode = "normal";
defparam \inst14|T[1]~78 .output_mode = "comb_only";
defparam \inst14|T[1]~78 .register_cascade_mode = "off";
defparam \inst14|T[1]~78 .sum_lutc_input = "datac";
defparam \inst14|T[1]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N3
cyclone_lcell \inst14|T[1]~76 (
// Equation(s):
// \inst14|T[1]~76_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & (\inst15|inC [1])) # (!\inst4|IRo [1] & ((\inst15|Mux14~0 )))))

	.clk(gnd),
	.dataa(\inst15|inC [1]),
	.datab(\inst3|Mux5~1 ),
	.datac(\inst4|IRo [1]),
	.datad(\inst15|Mux14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~76 .lut_mask = "8c80";
defparam \inst14|T[1]~76 .operation_mode = "normal";
defparam \inst14|T[1]~76 .output_mode = "comb_only";
defparam \inst14|T[1]~76 .register_cascade_mode = "off";
defparam \inst14|T[1]~76 .sum_lutc_input = "datac";
defparam \inst14|T[1]~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N0
cyclone_lcell \inst14|Add0~0 (
// Equation(s):
// \inst14|Add0~0_combout  = \inst15|Mux15~1  $ ((\inst15|Mux7~1 ))
// \inst14|Add0~2  = CARRY((\inst15|Mux15~1  & (\inst15|Mux7~1 )))
// \inst14|Add0~2COUT1_54  = CARRY((\inst15|Mux15~1  & (\inst15|Mux7~1 )))

	.clk(gnd),
	.dataa(\inst15|Mux15~1 ),
	.datab(\inst15|Mux7~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~2 ),
	.cout1(\inst14|Add0~2COUT1_54 ));
// synopsys translate_off
defparam \inst14|Add0~0 .lut_mask = "6688";
defparam \inst14|Add0~0 .operation_mode = "arithmetic";
defparam \inst14|Add0~0 .output_mode = "comb_only";
defparam \inst14|Add0~0 .register_cascade_mode = "off";
defparam \inst14|Add0~0 .sum_lutc_input = "datac";
defparam \inst14|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N1
cyclone_lcell \inst14|Add0~35 (
// Equation(s):
// \inst14|Add0~35_combout  = \inst15|Mux14~1  $ (\inst15|Mux6~1_combout  $ ((\inst14|Add0~2 )))
// \inst14|Add0~37  = CARRY((\inst15|Mux14~1  & (!\inst15|Mux6~1_combout  & !\inst14|Add0~2 )) # (!\inst15|Mux14~1  & ((!\inst14|Add0~2 ) # (!\inst15|Mux6~1_combout ))))
// \inst14|Add0~37COUT1_56  = CARRY((\inst15|Mux14~1  & (!\inst15|Mux6~1_combout  & !\inst14|Add0~2COUT1_54 )) # (!\inst15|Mux14~1  & ((!\inst14|Add0~2COUT1_54 ) # (!\inst15|Mux6~1_combout ))))

	.clk(gnd),
	.dataa(\inst15|Mux14~1 ),
	.datab(\inst15|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add0~2 ),
	.cin1(\inst14|Add0~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~37 ),
	.cout1(\inst14|Add0~37COUT1_56 ));
// synopsys translate_off
defparam \inst14|Add0~35 .cin0_used = "true";
defparam \inst14|Add0~35 .cin1_used = "true";
defparam \inst14|Add0~35 .lut_mask = "9617";
defparam \inst14|Add0~35 .operation_mode = "arithmetic";
defparam \inst14|Add0~35 .output_mode = "comb_only";
defparam \inst14|Add0~35 .register_cascade_mode = "off";
defparam \inst14|Add0~35 .sum_lutc_input = "cin";
defparam \inst14|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N9
cyclone_lcell \inst14|T[1]~77 (
// Equation(s):
// \inst14|T[1]~77_combout  = (\inst14|T[1]~76_combout ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~35_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux6~1_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux3~0_combout ),
	.datab(\inst15|Mux6~1_combout ),
	.datac(\inst14|T[1]~76_combout ),
	.datad(\inst14|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~77 .lut_mask = "fef4";
defparam \inst14|T[1]~77 .operation_mode = "normal";
defparam \inst14|T[1]~77 .output_mode = "comb_only";
defparam \inst14|T[1]~77 .register_cascade_mode = "off";
defparam \inst14|T[1]~77 .sum_lutc_input = "datac";
defparam \inst14|T[1]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
cyclone_lcell \inst14|T[1]~79 (
// Equation(s):
// \inst14|T[1]~79_combout  = (\inst4|IRo [6] & (\inst4|IRo [4])) # (!\inst4|IRo [6] & ((\inst4|IRo [4] & ((\inst14|T[1]~77_combout ))) # (!\inst4|IRo [4] & (\inst14|T[1]~78_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst4|IRo [4]),
	.datac(\inst14|T[1]~78_combout ),
	.datad(\inst14|T[1]~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~79 .lut_mask = "dc98";
defparam \inst14|T[1]~79 .operation_mode = "normal";
defparam \inst14|T[1]~79 .output_mode = "comb_only";
defparam \inst14|T[1]~79 .register_cascade_mode = "off";
defparam \inst14|T[1]~79 .sum_lutc_input = "datac";
defparam \inst14|T[1]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
cyclone_lcell \inst14|T[1]~81 (
// Equation(s):
// \inst14|T[1]~81_combout  = (\inst4|IRo [6] & ((\inst14|T[1]~79_combout  & (\inst14|T[1]~80_combout )) # (!\inst14|T[1]~79_combout  & ((\inst14|T[1]~75_combout ))))) # (!\inst4|IRo [6] & (((\inst14|T[1]~79_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst14|T[1]~80_combout ),
	.datac(\inst14|T[1]~75_combout ),
	.datad(\inst14|T[1]~79_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~81 .lut_mask = "dda0";
defparam \inst14|T[1]~81 .operation_mode = "normal";
defparam \inst14|T[1]~81 .output_mode = "comb_only";
defparam \inst14|T[1]~81 .register_cascade_mode = "off";
defparam \inst14|T[1]~81 .sum_lutc_input = "datac";
defparam \inst14|T[1]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
cyclone_lcell \inst14|T[1]~73 (
// Equation(s):
// \inst14|T[1]~73_combout  = ((\inst14|T[7]~1_combout  & (\inst15|inB [1])) # (!\inst14|T[7]~1_combout  & ((\inst15|inA [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inB [1]),
	.datac(\inst15|inA [1]),
	.datad(\inst14|T[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~73 .lut_mask = "ccf0";
defparam \inst14|T[1]~73 .operation_mode = "normal";
defparam \inst14|T[1]~73 .output_mode = "comb_only";
defparam \inst14|T[1]~73 .register_cascade_mode = "off";
defparam \inst14|T[1]~73 .sum_lutc_input = "datac";
defparam \inst14|T[1]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
cyclone_lcell \inst14|T[1]~74 (
// Equation(s):
// \inst14|T[1]~74_combout  = ((\inst14|T[7]~3_combout  & (\inst15|inC [1])) # (!\inst14|T[7]~3_combout  & ((\inst14|T[1]~73_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [1]),
	.datac(\inst14|T[7]~3_combout ),
	.datad(\inst14|T[1]~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~74 .lut_mask = "cfc0";
defparam \inst14|T[1]~74 .operation_mode = "normal";
defparam \inst14|T[1]~74 .output_mode = "comb_only";
defparam \inst14|T[1]~74 .register_cascade_mode = "off";
defparam \inst14|T[1]~74 .sum_lutc_input = "datac";
defparam \inst14|T[1]~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
cyclone_lcell \inst8|W[1]~40 (
// Equation(s):
// \inst8|W[1]~40_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & ((\inst14|T[1]~74_combout ))) # (!\inst9|temp~regout  & (\inst14|T[1]~81_combout ))))

	.clk(gnd),
	.dataa(\inst8|W[7]~2_combout ),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[1]~81_combout ),
	.datad(\inst14|T[1]~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[1]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[1]~40 .lut_mask = "a820";
defparam \inst8|W[1]~40 .operation_mode = "normal";
defparam \inst8|W[1]~40 .output_mode = "comb_only";
defparam \inst8|W[1]~40 .register_cascade_mode = "off";
defparam \inst8|W[1]~40 .sum_lutc_input = "datac";
defparam \inst8|W[1]~40 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [1]),
	.regout(),
	.padio(Data_In[1]));
// synopsys translate_off
defparam \Data_In[1]~I .input_async_reset = "none";
defparam \Data_In[1]~I .input_power_up = "low";
defparam \Data_In[1]~I .input_register_mode = "none";
defparam \Data_In[1]~I .input_sync_reset = "none";
defparam \Data_In[1]~I .oe_async_reset = "none";
defparam \Data_In[1]~I .oe_power_up = "low";
defparam \Data_In[1]~I .oe_register_mode = "none";
defparam \Data_In[1]~I .oe_sync_reset = "none";
defparam \Data_In[1]~I .operation_mode = "input";
defparam \Data_In[1]~I .output_async_reset = "none";
defparam \Data_In[1]~I .output_power_up = "low";
defparam \Data_In[1]~I .output_register_mode = "none";
defparam \Data_In[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X17_Y7_N5
cyclone_lcell \inst14|T[7]~32 (
// Equation(s):
// \inst14|T[7]~32_combout  = (\inst9|temp~regout  & (((\inst14|T[7]~24_combout )))) # (!\inst9|temp~regout  & (((\inst14|T[7]~31_combout ))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(vcc),
	.datac(\inst14|T[7]~24_combout ),
	.datad(\inst14|T[7]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~32 .lut_mask = "f5a0";
defparam \inst14|T[7]~32 .operation_mode = "normal";
defparam \inst14|T[7]~32 .output_mode = "comb_only";
defparam \inst14|T[7]~32 .register_cascade_mode = "off";
defparam \inst14|T[7]~32 .sum_lutc_input = "datac";
defparam \inst14|T[7]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N5
cyclone_lcell \inst15|inB[5] (
// Equation(s):
// \inst15|Mux10~0  = ((\inst4|IRo [0] & (P1_inB[5])) # (!\inst4|IRo [0] & ((\inst15|inA [5]))))
// \inst15|inB [5] = DFFEAS(\inst15|Mux10~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[5]~18_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [0]),
	.datac(\inst8|W[5]~18_combout ),
	.datad(\inst15|inA [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux10~0 ),
	.regout(\inst15|inB [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[5] .lut_mask = "f3c0";
defparam \inst15|inB[5] .operation_mode = "normal";
defparam \inst15|inB[5] .output_mode = "reg_and_comb";
defparam \inst15|inB[5] .register_cascade_mode = "off";
defparam \inst15|inB[5] .sum_lutc_input = "qfbk";
defparam \inst15|inB[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N5
cyclone_lcell \inst15|inC[5] (
// Equation(s):
// \inst15|Mux10~1  = ((\inst4|IRo [1] & ((P1_inC[5]))) # (!\inst4|IRo [1] & (\inst15|Mux10~0 )))
// \inst15|inC [5] = DFFEAS(\inst15|Mux10~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[5]~18_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|Mux10~0 ),
	.datac(\inst8|W[5]~18_combout ),
	.datad(\inst4|IRo [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux10~1 ),
	.regout(\inst15|inC [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[5] .lut_mask = "f0cc";
defparam \inst15|inC[5] .operation_mode = "normal";
defparam \inst15|inC[5] .output_mode = "reg_and_comb";
defparam \inst15|inC[5] .register_cascade_mode = "off";
defparam \inst15|inC[5] .sum_lutc_input = "qfbk";
defparam \inst15|inC[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N8
cyclone_lcell \inst15|inA[5] (
// Equation(s):
// \inst15|Mux2~0  = ((\inst4|IRo [2] & (\inst15|inB [5])) # (!\inst4|IRo [2] & ((P1_inA[5]))))
// \inst15|inA [5] = DFFEAS(\inst15|Mux2~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[5]~18_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inB [5]),
	.datac(\inst8|W[5]~18_combout ),
	.datad(\inst4|IRo [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux2~0 ),
	.regout(\inst15|inA [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[5] .lut_mask = "ccf0";
defparam \inst15|inA[5] .operation_mode = "normal";
defparam \inst15|inA[5] .output_mode = "reg_and_comb";
defparam \inst15|inA[5] .register_cascade_mode = "off";
defparam \inst15|inA[5] .sum_lutc_input = "qfbk";
defparam \inst15|inA[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X19_Y7_N0
cyclone_lcell \inst15|Mux2~1 (
// Equation(s):
// \inst15|Mux2~1_combout  = ((\inst4|IRo [3] & ((\inst15|inC [5]))) # (!\inst4|IRo [3] & (\inst15|Mux2~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|IRo [3]),
	.datac(\inst15|Mux2~0 ),
	.datad(\inst15|inC [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux2~1 .lut_mask = "fc30";
defparam \inst15|Mux2~1 .operation_mode = "normal";
defparam \inst15|Mux2~1 .output_mode = "comb_only";
defparam \inst15|Mux2~1 .register_cascade_mode = "off";
defparam \inst15|Mux2~1 .sum_lutc_input = "datac";
defparam \inst15|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N7
cyclone_lcell \inst14|T[5]~40 (
// Equation(s):
// \inst14|T[5]~40_combout  = (\inst4|IRo [5] & ((\inst4|IRo [7] & (\inst15|Mux10~1 )) # (!\inst4|IRo [7] & ((\inst15|Mux2~1_combout ))))) # (!\inst4|IRo [5] & ((\inst4|IRo [7] $ (!\inst15|Mux2~1_combout ))))

	.clk(gnd),
	.dataa(\inst15|Mux10~1 ),
	.datab(\inst4|IRo [5]),
	.datac(\inst4|IRo [7]),
	.datad(\inst15|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~40 .lut_mask = "bc83";
defparam \inst14|T[5]~40 .operation_mode = "normal";
defparam \inst14|T[5]~40 .output_mode = "comb_only";
defparam \inst14|T[5]~40 .register_cascade_mode = "off";
defparam \inst14|T[5]~40 .sum_lutc_input = "datac";
defparam \inst14|T[5]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N5
cyclone_lcell \inst14|Add1~15 (
// Equation(s):
// \inst14|Add1~15_combout  = \inst15|Mux2~1_combout  $ (\inst15|Mux10~1  $ ((!\inst14|Add1~22 )))
// \inst14|Add1~17  = CARRY((\inst15|Mux2~1_combout  & (\inst15|Mux10~1  & !\inst14|Add1~22 )) # (!\inst15|Mux2~1_combout  & ((\inst15|Mux10~1 ) # (!\inst14|Add1~22 ))))
// \inst14|Add1~17COUT1_62  = CARRY((\inst15|Mux2~1_combout  & (\inst15|Mux10~1  & !\inst14|Add1~22 )) # (!\inst15|Mux2~1_combout  & ((\inst15|Mux10~1 ) # (!\inst14|Add1~22 ))))

	.clk(gnd),
	.dataa(\inst15|Mux2~1_combout ),
	.datab(\inst15|Mux10~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add1~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~17 ),
	.cout1(\inst14|Add1~17COUT1_62 ));
// synopsys translate_off
defparam \inst14|Add1~15 .cin_used = "true";
defparam \inst14|Add1~15 .lut_mask = "694d";
defparam \inst14|Add1~15 .operation_mode = "arithmetic";
defparam \inst14|Add1~15 .output_mode = "comb_only";
defparam \inst14|Add1~15 .register_cascade_mode = "off";
defparam \inst14|Add1~15 .sum_lutc_input = "cin";
defparam \inst14|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N4
cyclone_lcell \inst14|T[5]~35 (
// Equation(s):
// \inst14|T[5]~35_combout  = (\inst4|IRo [7] & (\inst15|Mux2~1_combout )) # (!\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst14|Add1~15_combout ))) # (!\inst4|IRo [5] & (\inst15|Mux2~1_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux2~1_combout ),
	.datac(\inst14|Add1~15_combout ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~35 .lut_mask = "d8cc";
defparam \inst14|T[5]~35 .operation_mode = "normal";
defparam \inst14|T[5]~35 .output_mode = "comb_only";
defparam \inst14|T[5]~35 .register_cascade_mode = "off";
defparam \inst14|T[5]~35 .sum_lutc_input = "datac";
defparam \inst14|T[5]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N1
cyclone_lcell \inst14|T[5]~38 (
// Equation(s):
// \inst14|T[5]~38_combout  = (\inst15|Mux2~1_combout  & ((\inst15|Mux10~1 ) # ((\inst4|IRo [7]) # (\inst4|IRo [5]))))

	.clk(gnd),
	.dataa(\inst15|Mux10~1 ),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~38 .lut_mask = "fe00";
defparam \inst14|T[5]~38 .operation_mode = "normal";
defparam \inst14|T[5]~38 .output_mode = "comb_only";
defparam \inst14|T[5]~38 .register_cascade_mode = "off";
defparam \inst14|T[5]~38 .sum_lutc_input = "datac";
defparam \inst14|T[5]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N1
cyclone_lcell \inst14|T[5]~36 (
// Equation(s):
// \inst14|T[5]~36_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & ((\inst15|inC [5]))) # (!\inst4|IRo [1] & (\inst15|Mux10~0 ))))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst15|Mux10~0 ),
	.datac(\inst3|Mux5~1 ),
	.datad(\inst15|inC [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~36 .lut_mask = "e040";
defparam \inst14|T[5]~36 .operation_mode = "normal";
defparam \inst14|T[5]~36 .output_mode = "comb_only";
defparam \inst14|T[5]~36 .register_cascade_mode = "off";
defparam \inst14|T[5]~36 .sum_lutc_input = "datac";
defparam \inst14|T[5]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N2
cyclone_lcell \inst14|Add0~30 (
// Equation(s):
// \inst14|Add0~30_combout  = \inst15|Mux5~1_combout  $ (\inst15|Mux13~1  $ ((!\inst14|Add0~37 )))
// \inst14|Add0~32  = CARRY((\inst15|Mux5~1_combout  & ((\inst15|Mux13~1 ) # (!\inst14|Add0~37 ))) # (!\inst15|Mux5~1_combout  & (\inst15|Mux13~1  & !\inst14|Add0~37 )))
// \inst14|Add0~32COUT1_58  = CARRY((\inst15|Mux5~1_combout  & ((\inst15|Mux13~1 ) # (!\inst14|Add0~37COUT1_56 ))) # (!\inst15|Mux5~1_combout  & (\inst15|Mux13~1  & !\inst14|Add0~37COUT1_56 )))

	.clk(gnd),
	.dataa(\inst15|Mux5~1_combout ),
	.datab(\inst15|Mux13~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add0~37 ),
	.cin1(\inst14|Add0~37COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~32 ),
	.cout1(\inst14|Add0~32COUT1_58 ));
// synopsys translate_off
defparam \inst14|Add0~30 .cin0_used = "true";
defparam \inst14|Add0~30 .cin1_used = "true";
defparam \inst14|Add0~30 .lut_mask = "698e";
defparam \inst14|Add0~30 .operation_mode = "arithmetic";
defparam \inst14|Add0~30 .output_mode = "comb_only";
defparam \inst14|Add0~30 .register_cascade_mode = "off";
defparam \inst14|Add0~30 .sum_lutc_input = "cin";
defparam \inst14|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N3
cyclone_lcell \inst14|Add0~25 (
// Equation(s):
// \inst14|Add0~25_combout  = \inst15|Mux12~1  $ (\inst15|Mux4~1_combout  $ ((\inst14|Add0~32 )))
// \inst14|Add0~27  = CARRY((\inst15|Mux12~1  & (!\inst15|Mux4~1_combout  & !\inst14|Add0~32 )) # (!\inst15|Mux12~1  & ((!\inst14|Add0~32 ) # (!\inst15|Mux4~1_combout ))))
// \inst14|Add0~27COUT1_60  = CARRY((\inst15|Mux12~1  & (!\inst15|Mux4~1_combout  & !\inst14|Add0~32COUT1_58 )) # (!\inst15|Mux12~1  & ((!\inst14|Add0~32COUT1_58 ) # (!\inst15|Mux4~1_combout ))))

	.clk(gnd),
	.dataa(\inst15|Mux12~1 ),
	.datab(\inst15|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add0~32 ),
	.cin1(\inst14|Add0~32COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~27 ),
	.cout1(\inst14|Add0~27COUT1_60 ));
// synopsys translate_off
defparam \inst14|Add0~25 .cin0_used = "true";
defparam \inst14|Add0~25 .cin1_used = "true";
defparam \inst14|Add0~25 .lut_mask = "9617";
defparam \inst14|Add0~25 .operation_mode = "arithmetic";
defparam \inst14|Add0~25 .output_mode = "comb_only";
defparam \inst14|Add0~25 .register_cascade_mode = "off";
defparam \inst14|Add0~25 .sum_lutc_input = "cin";
defparam \inst14|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N4
cyclone_lcell \inst14|Add0~20 (
// Equation(s):
// \inst14|Add0~20_combout  = \inst15|Mux3~1_combout  $ (\inst15|Mux11~1  $ ((!\inst14|Add0~27 )))
// \inst14|Add0~22  = CARRY((\inst15|Mux3~1_combout  & ((\inst15|Mux11~1 ) # (!\inst14|Add0~27COUT1_60 ))) # (!\inst15|Mux3~1_combout  & (\inst15|Mux11~1  & !\inst14|Add0~27COUT1_60 )))

	.clk(gnd),
	.dataa(\inst15|Mux3~1_combout ),
	.datab(\inst15|Mux11~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add0~27 ),
	.cin1(\inst14|Add0~27COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~20_combout ),
	.regout(),
	.cout(\inst14|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Add0~20 .cin0_used = "true";
defparam \inst14|Add0~20 .cin1_used = "true";
defparam \inst14|Add0~20 .lut_mask = "698e";
defparam \inst14|Add0~20 .operation_mode = "arithmetic";
defparam \inst14|Add0~20 .output_mode = "comb_only";
defparam \inst14|Add0~20 .register_cascade_mode = "off";
defparam \inst14|Add0~20 .sum_lutc_input = "cin";
defparam \inst14|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N5
cyclone_lcell \inst14|Add0~15 (
// Equation(s):
// \inst14|Add0~15_combout  = \inst15|Mux10~1  $ (\inst15|Mux2~1_combout  $ ((\inst14|Add0~22 )))
// \inst14|Add0~17  = CARRY((\inst15|Mux10~1  & (!\inst15|Mux2~1_combout  & !\inst14|Add0~22 )) # (!\inst15|Mux10~1  & ((!\inst14|Add0~22 ) # (!\inst15|Mux2~1_combout ))))
// \inst14|Add0~17COUT1_62  = CARRY((\inst15|Mux10~1  & (!\inst15|Mux2~1_combout  & !\inst14|Add0~22 )) # (!\inst15|Mux10~1  & ((!\inst14|Add0~22 ) # (!\inst15|Mux2~1_combout ))))

	.clk(gnd),
	.dataa(\inst15|Mux10~1 ),
	.datab(\inst15|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~17 ),
	.cout1(\inst14|Add0~17COUT1_62 ));
// synopsys translate_off
defparam \inst14|Add0~15 .cin_used = "true";
defparam \inst14|Add0~15 .lut_mask = "9617";
defparam \inst14|Add0~15 .operation_mode = "arithmetic";
defparam \inst14|Add0~15 .output_mode = "comb_only";
defparam \inst14|Add0~15 .register_cascade_mode = "off";
defparam \inst14|Add0~15 .sum_lutc_input = "cin";
defparam \inst14|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
cyclone_lcell \inst14|T[5]~37 (
// Equation(s):
// \inst14|T[5]~37_combout  = (\inst14|T[5]~36_combout ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~15_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux2~1_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux3~0_combout ),
	.datab(\inst15|Mux2~1_combout ),
	.datac(\inst14|T[5]~36_combout ),
	.datad(\inst14|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~37 .lut_mask = "fef4";
defparam \inst14|T[5]~37 .operation_mode = "normal";
defparam \inst14|T[5]~37 .output_mode = "comb_only";
defparam \inst14|T[5]~37 .register_cascade_mode = "off";
defparam \inst14|T[5]~37 .sum_lutc_input = "datac";
defparam \inst14|T[5]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
cyclone_lcell \inst14|T[5]~39 (
// Equation(s):
// \inst14|T[5]~39_combout  = (\inst4|IRo [6] & (((\inst4|IRo [4])))) # (!\inst4|IRo [6] & ((\inst4|IRo [4] & ((\inst14|T[5]~37_combout ))) # (!\inst4|IRo [4] & (\inst14|T[5]~38_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst14|T[5]~38_combout ),
	.datac(\inst4|IRo [4]),
	.datad(\inst14|T[5]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~39 .lut_mask = "f4a4";
defparam \inst14|T[5]~39 .operation_mode = "normal";
defparam \inst14|T[5]~39 .output_mode = "comb_only";
defparam \inst14|T[5]~39 .register_cascade_mode = "off";
defparam \inst14|T[5]~39 .sum_lutc_input = "datac";
defparam \inst14|T[5]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
cyclone_lcell \inst14|T[5]~41 (
// Equation(s):
// \inst14|T[5]~41_combout  = (\inst4|IRo [6] & ((\inst14|T[5]~39_combout  & (\inst14|T[5]~40_combout )) # (!\inst14|T[5]~39_combout  & ((\inst14|T[5]~35_combout ))))) # (!\inst4|IRo [6] & (((\inst14|T[5]~39_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst14|T[5]~40_combout ),
	.datac(\inst14|T[5]~35_combout ),
	.datad(\inst14|T[5]~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~41 .lut_mask = "dda0";
defparam \inst14|T[5]~41 .operation_mode = "normal";
defparam \inst14|T[5]~41 .output_mode = "comb_only";
defparam \inst14|T[5]~41 .register_cascade_mode = "off";
defparam \inst14|T[5]~41 .sum_lutc_input = "datac";
defparam \inst14|T[5]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
cyclone_lcell \inst14|T[5]~42 (
// Equation(s):
// \inst14|T[5]~42_combout  = ((\inst9|temp~regout  & (\inst14|T[5]~34_combout )) # (!\inst9|temp~regout  & ((\inst14|T[5]~41_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[5]~34_combout ),
	.datad(\inst14|T[5]~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~42 .lut_mask = "f3c0";
defparam \inst14|T[5]~42 .operation_mode = "normal";
defparam \inst14|T[5]~42 .output_mode = "comb_only";
defparam \inst14|T[5]~42 .register_cascade_mode = "off";
defparam \inst14|T[5]~42 .sum_lutc_input = "datac";
defparam \inst14|T[5]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N4
cyclone_lcell \inst4|IRo[6] (
// Equation(s):
// \inst8|W[6]~12  = (((\inst8|W[6]~11_combout ))) # (!\inst8|W[7]~5_combout )
// \inst4|IRo [6] = DFFEAS(\inst8|W[6]~12 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , , , , )

	.clk(!\CLK~combout ),
	.dataa(\inst8|W[7]~5_combout ),
	.datab(vcc),
	.datac(\inst8|W[6]~11_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[6]~12 ),
	.regout(\inst4|IRo [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[6] .lut_mask = "f5f5";
defparam \inst4|IRo[6] .operation_mode = "normal";
defparam \inst4|IRo[6] .output_mode = "reg_and_comb";
defparam \inst4|IRo[6] .register_cascade_mode = "off";
defparam \inst4|IRo[6] .sum_lutc_input = "datac";
defparam \inst4|IRo[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N1
cyclone_lcell \inst15|inA[6] (
// Equation(s):
// \inst15|Mux1~0  = (\inst4|IRo [2] & (((\inst15|inB [6])))) # (!\inst4|IRo [2] & (((P1_inA[6]))))
// \inst15|inA [6] = DFFEAS(\inst15|Mux1~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inA[7]~1_combout , \inst8|W[6]~12 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [2]),
	.datab(vcc),
	.datac(\inst8|W[6]~12 ),
	.datad(\inst15|inB [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inA[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux1~0 ),
	.regout(\inst15|inA [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[6] .lut_mask = "fa50";
defparam \inst15|inA[6] .operation_mode = "normal";
defparam \inst15|inA[6] .output_mode = "reg_and_comb";
defparam \inst15|inA[6] .register_cascade_mode = "off";
defparam \inst15|inA[6] .sum_lutc_input = "qfbk";
defparam \inst15|inA[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N6
cyclone_lcell \inst15|inB[6] (
// Equation(s):
// \inst15|Mux9~0  = ((\inst4|IRo [0] & ((P1_inB[6]))) # (!\inst4|IRo [0] & (\inst15|inA [6])))
// \inst15|inB [6] = DFFEAS(\inst15|Mux9~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[6]~12 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inA [6]),
	.datac(\inst8|W[6]~12 ),
	.datad(\inst4|IRo [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux9~0 ),
	.regout(\inst15|inB [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[6] .lut_mask = "f0cc";
defparam \inst15|inB[6] .operation_mode = "normal";
defparam \inst15|inB[6] .output_mode = "reg_and_comb";
defparam \inst15|inB[6] .register_cascade_mode = "off";
defparam \inst15|inB[6] .sum_lutc_input = "qfbk";
defparam \inst15|inB[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N0
cyclone_lcell \inst14|T[6]~13 (
// Equation(s):
// \inst14|T[6]~13_combout  = ((\inst14|T[7]~1_combout  & (\inst15|inB [6])) # (!\inst14|T[7]~1_combout  & ((\inst15|inA [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inB [6]),
	.datac(\inst15|inA [6]),
	.datad(\inst14|T[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~13 .lut_mask = "ccf0";
defparam \inst14|T[6]~13 .operation_mode = "normal";
defparam \inst14|T[6]~13 .output_mode = "comb_only";
defparam \inst14|T[6]~13 .register_cascade_mode = "off";
defparam \inst14|T[6]~13 .sum_lutc_input = "datac";
defparam \inst14|T[6]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N2
cyclone_lcell \inst15|inC[6] (
// Equation(s):
// \inst15|Mux9~1  = (\inst4|IRo [1] & (((P1_inC[6])))) # (!\inst4|IRo [1] & (((\inst15|Mux9~0 ))))
// \inst15|inC [6] = DFFEAS(\inst15|Mux9~1 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inC[7]~0_combout , \inst8|W[6]~12 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst4|IRo [1]),
	.datab(vcc),
	.datac(\inst8|W[6]~12 ),
	.datad(\inst15|Mux9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inC[7]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux9~1 ),
	.regout(\inst15|inC [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inC[6] .lut_mask = "f5a0";
defparam \inst15|inC[6] .operation_mode = "normal";
defparam \inst15|inC[6] .output_mode = "reg_and_comb";
defparam \inst15|inC[6] .register_cascade_mode = "off";
defparam \inst15|inC[6] .sum_lutc_input = "qfbk";
defparam \inst15|inC[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N5
cyclone_lcell \inst14|T[6]~14 (
// Equation(s):
// \inst14|T[6]~14_combout  = ((\inst14|T[7]~3_combout  & ((\inst15|inC [6]))) # (!\inst14|T[7]~3_combout  & (\inst14|T[6]~13_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|T[6]~13_combout ),
	.datac(\inst14|T[7]~3_combout ),
	.datad(\inst15|inC [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~14 .lut_mask = "fc0c";
defparam \inst14|T[6]~14 .operation_mode = "normal";
defparam \inst14|T[6]~14 .output_mode = "comb_only";
defparam \inst14|T[6]~14 .register_cascade_mode = "off";
defparam \inst14|T[6]~14 .sum_lutc_input = "datac";
defparam \inst14|T[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N2
cyclone_lcell \inst15|Mux1~1 (
// Equation(s):
// \inst15|Mux1~1_combout  = ((\inst4|IRo [3] & (\inst15|inC [6])) # (!\inst4|IRo [3] & ((\inst15|Mux1~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [6]),
	.datac(\inst4|IRo [3]),
	.datad(\inst15|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|Mux1~1 .lut_mask = "cfc0";
defparam \inst15|Mux1~1 .operation_mode = "normal";
defparam \inst15|Mux1~1 .output_mode = "comb_only";
defparam \inst15|Mux1~1 .register_cascade_mode = "off";
defparam \inst15|Mux1~1 .sum_lutc_input = "datac";
defparam \inst15|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
cyclone_lcell \inst14|T[6]~20 (
// Equation(s):
// \inst14|T[6]~20_combout  = (\inst4|IRo [5] & ((\inst4|IRo [7] & ((\inst15|Mux9~1 ))) # (!\inst4|IRo [7] & (\inst15|Mux1~1_combout )))) # (!\inst4|IRo [5] & (\inst15|Mux1~1_combout  $ ((!\inst4|IRo [7]))))

	.clk(gnd),
	.dataa(\inst15|Mux1~1_combout ),
	.datab(\inst4|IRo [5]),
	.datac(\inst4|IRo [7]),
	.datad(\inst15|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~20 .lut_mask = "e929";
defparam \inst14|T[6]~20 .operation_mode = "normal";
defparam \inst14|T[6]~20 .output_mode = "comb_only";
defparam \inst14|T[6]~20 .register_cascade_mode = "off";
defparam \inst14|T[6]~20 .sum_lutc_input = "datac";
defparam \inst14|T[6]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N7
cyclone_lcell \inst14|T[6]~15 (
// Equation(s):
// \inst14|T[6]~15_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & (\inst15|inC [6])) # (!\inst4|IRo [1] & ((\inst15|Mux9~0 )))))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst15|inC [6]),
	.datac(\inst3|Mux5~1 ),
	.datad(\inst15|Mux9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~15 .lut_mask = "d080";
defparam \inst14|T[6]~15 .operation_mode = "normal";
defparam \inst14|T[6]~15 .output_mode = "comb_only";
defparam \inst14|T[6]~15 .register_cascade_mode = "off";
defparam \inst14|T[6]~15 .sum_lutc_input = "datac";
defparam \inst14|T[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N6
cyclone_lcell \inst14|Add0~5 (
// Equation(s):
// \inst14|Add0~5_combout  = \inst15|Mux9~1  $ (\inst15|Mux1~1_combout  $ ((!(!\inst14|Add0~22  & \inst14|Add0~17 ) # (\inst14|Add0~22  & \inst14|Add0~17COUT1_62 ))))
// \inst14|Add0~7  = CARRY((\inst15|Mux9~1  & ((\inst15|Mux1~1_combout ) # (!\inst14|Add0~17 ))) # (!\inst15|Mux9~1  & (\inst15|Mux1~1_combout  & !\inst14|Add0~17 )))
// \inst14|Add0~7COUT1_64  = CARRY((\inst15|Mux9~1  & ((\inst15|Mux1~1_combout ) # (!\inst14|Add0~17COUT1_62 ))) # (!\inst15|Mux9~1  & (\inst15|Mux1~1_combout  & !\inst14|Add0~17COUT1_62 )))

	.clk(gnd),
	.dataa(\inst15|Mux9~1 ),
	.datab(\inst15|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add0~22 ),
	.cin0(\inst14|Add0~17 ),
	.cin1(\inst14|Add0~17COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~7 ),
	.cout1(\inst14|Add0~7COUT1_64 ));
// synopsys translate_off
defparam \inst14|Add0~5 .cin0_used = "true";
defparam \inst14|Add0~5 .cin1_used = "true";
defparam \inst14|Add0~5 .cin_used = "true";
defparam \inst14|Add0~5 .lut_mask = "698e";
defparam \inst14|Add0~5 .operation_mode = "arithmetic";
defparam \inst14|Add0~5 .output_mode = "comb_only";
defparam \inst14|Add0~5 .register_cascade_mode = "off";
defparam \inst14|Add0~5 .sum_lutc_input = "cin";
defparam \inst14|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N5
cyclone_lcell \inst14|T[6]~16 (
// Equation(s):
// \inst14|T[6]~16_combout  = (\inst14|T[6]~15_combout ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~5_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux1~1_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux3~0_combout ),
	.datab(\inst15|Mux1~1_combout ),
	.datac(\inst14|T[6]~15_combout ),
	.datad(\inst14|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~16 .lut_mask = "fef4";
defparam \inst14|T[6]~16 .operation_mode = "normal";
defparam \inst14|T[6]~16 .output_mode = "comb_only";
defparam \inst14|T[6]~16 .register_cascade_mode = "off";
defparam \inst14|T[6]~16 .sum_lutc_input = "datac";
defparam \inst14|T[6]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
cyclone_lcell \inst14|T[6]~18 (
// Equation(s):
// \inst14|T[6]~18_combout  = (\inst15|Mux1~1_combout  & ((\inst4|IRo [7]) # ((\inst4|IRo [5]) # (\inst15|Mux9~1 ))))

	.clk(gnd),
	.dataa(\inst15|Mux1~1_combout ),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~18 .lut_mask = "aaa8";
defparam \inst14|T[6]~18 .operation_mode = "normal";
defparam \inst14|T[6]~18 .output_mode = "comb_only";
defparam \inst14|T[6]~18 .register_cascade_mode = "off";
defparam \inst14|T[6]~18 .sum_lutc_input = "datac";
defparam \inst14|T[6]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N6
cyclone_lcell \inst14|Add1~5 (
// Equation(s):
// \inst14|Add1~5_combout  = \inst15|Mux1~1_combout  $ (\inst15|Mux9~1  $ (((!\inst14|Add1~22  & \inst14|Add1~17 ) # (\inst14|Add1~22  & \inst14|Add1~17COUT1_62 ))))
// \inst14|Add1~7  = CARRY((\inst15|Mux1~1_combout  & ((!\inst14|Add1~17 ) # (!\inst15|Mux9~1 ))) # (!\inst15|Mux1~1_combout  & (!\inst15|Mux9~1  & !\inst14|Add1~17 )))
// \inst14|Add1~7COUT1_64  = CARRY((\inst15|Mux1~1_combout  & ((!\inst14|Add1~17COUT1_62 ) # (!\inst15|Mux9~1 ))) # (!\inst15|Mux1~1_combout  & (!\inst15|Mux9~1  & !\inst14|Add1~17COUT1_62 )))

	.clk(gnd),
	.dataa(\inst15|Mux1~1_combout ),
	.datab(\inst15|Mux9~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add1~22 ),
	.cin0(\inst14|Add1~17 ),
	.cin1(\inst14|Add1~17COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~7 ),
	.cout1(\inst14|Add1~7COUT1_64 ));
// synopsys translate_off
defparam \inst14|Add1~5 .cin0_used = "true";
defparam \inst14|Add1~5 .cin1_used = "true";
defparam \inst14|Add1~5 .cin_used = "true";
defparam \inst14|Add1~5 .lut_mask = "962b";
defparam \inst14|Add1~5 .operation_mode = "arithmetic";
defparam \inst14|Add1~5 .output_mode = "comb_only";
defparam \inst14|Add1~5 .register_cascade_mode = "off";
defparam \inst14|Add1~5 .sum_lutc_input = "cin";
defparam \inst14|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
cyclone_lcell \inst14|T[6]~17 (
// Equation(s):
// \inst14|T[6]~17_combout  = (\inst4|IRo [7] & (\inst15|Mux1~1_combout )) # (!\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst14|Add1~5_combout ))) # (!\inst4|IRo [5] & (\inst15|Mux1~1_combout ))))

	.clk(gnd),
	.dataa(\inst15|Mux1~1_combout ),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [5]),
	.datad(\inst14|Add1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~17 .lut_mask = "ba8a";
defparam \inst14|T[6]~17 .operation_mode = "normal";
defparam \inst14|T[6]~17 .output_mode = "comb_only";
defparam \inst14|T[6]~17 .register_cascade_mode = "off";
defparam \inst14|T[6]~17 .sum_lutc_input = "datac";
defparam \inst14|T[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
cyclone_lcell \inst14|T[6]~19 (
// Equation(s):
// \inst14|T[6]~19_combout  = (\inst4|IRo [6] & ((\inst4|IRo [4]) # ((\inst14|T[6]~17_combout )))) # (!\inst4|IRo [6] & (!\inst4|IRo [4] & (\inst14|T[6]~18_combout )))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst4|IRo [4]),
	.datac(\inst14|T[6]~18_combout ),
	.datad(\inst14|T[6]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~19 .lut_mask = "ba98";
defparam \inst14|T[6]~19 .operation_mode = "normal";
defparam \inst14|T[6]~19 .output_mode = "comb_only";
defparam \inst14|T[6]~19 .register_cascade_mode = "off";
defparam \inst14|T[6]~19 .sum_lutc_input = "datac";
defparam \inst14|T[6]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
cyclone_lcell \inst14|T[6]~21 (
// Equation(s):
// \inst14|T[6]~21_combout  = (\inst4|IRo [4] & ((\inst14|T[6]~19_combout  & (\inst14|T[6]~20_combout )) # (!\inst14|T[6]~19_combout  & ((\inst14|T[6]~16_combout ))))) # (!\inst4|IRo [4] & (((\inst14|T[6]~19_combout ))))

	.clk(gnd),
	.dataa(\inst14|T[6]~20_combout ),
	.datab(\inst4|IRo [4]),
	.datac(\inst14|T[6]~16_combout ),
	.datad(\inst14|T[6]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~21 .lut_mask = "bbc0";
defparam \inst14|T[6]~21 .operation_mode = "normal";
defparam \inst14|T[6]~21 .output_mode = "comb_only";
defparam \inst14|T[6]~21 .register_cascade_mode = "off";
defparam \inst14|T[6]~21 .sum_lutc_input = "datac";
defparam \inst14|T[6]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
cyclone_lcell \inst14|T[6]~22 (
// Equation(s):
// \inst14|T[6]~22_combout  = (\inst9|temp~regout  & (\inst14|T[6]~14_combout )) # (!\inst9|temp~regout  & (((\inst14|T[6]~21_combout ))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst14|T[6]~14_combout ),
	.datac(vcc),
	.datad(\inst14|T[6]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[6]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[6]~22 .lut_mask = "dd88";
defparam \inst14|T[6]~22 .operation_mode = "normal";
defparam \inst14|T[6]~22 .output_mode = "comb_only";
defparam \inst14|T[6]~22 .register_cascade_mode = "off";
defparam \inst14|T[6]~22 .sum_lutc_input = "datac";
defparam \inst14|T[6]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N7
cyclone_lcell \inst14|Add1~10 (
// Equation(s):
// \inst14|Add1~10_combout  = \inst15|Mux8~1  $ (\inst15|Mux0~1_combout  $ ((!(!\inst14|Add1~22  & \inst14|Add1~7 ) # (\inst14|Add1~22  & \inst14|Add1~7COUT1_64 ))))
// \inst14|Add1~12  = CARRY((\inst15|Mux8~1  & ((!\inst14|Add1~7 ) # (!\inst15|Mux0~1_combout ))) # (!\inst15|Mux8~1  & (!\inst15|Mux0~1_combout  & !\inst14|Add1~7 )))
// \inst14|Add1~12COUT1_66  = CARRY((\inst15|Mux8~1  & ((!\inst14|Add1~7COUT1_64 ) # (!\inst15|Mux0~1_combout ))) # (!\inst15|Mux8~1  & (!\inst15|Mux0~1_combout  & !\inst14|Add1~7COUT1_64 )))

	.clk(gnd),
	.dataa(\inst15|Mux8~1 ),
	.datab(\inst15|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add1~22 ),
	.cin0(\inst14|Add1~7 ),
	.cin1(\inst14|Add1~7COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~12 ),
	.cout1(\inst14|Add1~12COUT1_66 ));
// synopsys translate_off
defparam \inst14|Add1~10 .cin0_used = "true";
defparam \inst14|Add1~10 .cin1_used = "true";
defparam \inst14|Add1~10 .cin_used = "true";
defparam \inst14|Add1~10 .lut_mask = "692b";
defparam \inst14|Add1~10 .operation_mode = "arithmetic";
defparam \inst14|Add1~10 .output_mode = "comb_only";
defparam \inst14|Add1~10 .register_cascade_mode = "off";
defparam \inst14|Add1~10 .sum_lutc_input = "cin";
defparam \inst14|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N8
cyclone_lcell \inst14|Add1~40 (
// Equation(s):
// \inst14|Add1~40_combout  = (((!(!\inst14|Add1~22  & \inst14|Add1~12 ) # (\inst14|Add1~22  & \inst14|Add1~12COUT1_66 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add1~22 ),
	.cin0(\inst14|Add1~12 ),
	.cin1(\inst14|Add1~12COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Add1~40 .cin0_used = "true";
defparam \inst14|Add1~40 .cin1_used = "true";
defparam \inst14|Add1~40 .cin_used = "true";
defparam \inst14|Add1~40 .lut_mask = "0f0f";
defparam \inst14|Add1~40 .operation_mode = "normal";
defparam \inst14|Add1~40 .output_mode = "comb_only";
defparam \inst14|Add1~40 .register_cascade_mode = "off";
defparam \inst14|Add1~40 .sum_lutc_input = "cin";
defparam \inst14|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N7
cyclone_lcell \inst14|Add0~10 (
// Equation(s):
// \inst14|Add0~10_combout  = \inst15|Mux0~1_combout  $ (\inst15|Mux8~1  $ (((!\inst14|Add0~22  & \inst14|Add0~7 ) # (\inst14|Add0~22  & \inst14|Add0~7COUT1_64 ))))
// \inst14|Add0~12  = CARRY((\inst15|Mux0~1_combout  & (!\inst15|Mux8~1  & !\inst14|Add0~7 )) # (!\inst15|Mux0~1_combout  & ((!\inst14|Add0~7 ) # (!\inst15|Mux8~1 ))))
// \inst14|Add0~12COUT1_66  = CARRY((\inst15|Mux0~1_combout  & (!\inst15|Mux8~1  & !\inst14|Add0~7COUT1_64 )) # (!\inst15|Mux0~1_combout  & ((!\inst14|Add0~7COUT1_64 ) # (!\inst15|Mux8~1 ))))

	.clk(gnd),
	.dataa(\inst15|Mux0~1_combout ),
	.datab(\inst15|Mux8~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add0~22 ),
	.cin0(\inst14|Add0~7 ),
	.cin1(\inst14|Add0~7COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add0~12 ),
	.cout1(\inst14|Add0~12COUT1_66 ));
// synopsys translate_off
defparam \inst14|Add0~10 .cin0_used = "true";
defparam \inst14|Add0~10 .cin1_used = "true";
defparam \inst14|Add0~10 .cin_used = "true";
defparam \inst14|Add0~10 .lut_mask = "9617";
defparam \inst14|Add0~10 .operation_mode = "arithmetic";
defparam \inst14|Add0~10 .output_mode = "comb_only";
defparam \inst14|Add0~10 .register_cascade_mode = "off";
defparam \inst14|Add0~10 .sum_lutc_input = "cin";
defparam \inst14|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y6_N8
cyclone_lcell \inst14|Add0~40 (
// Equation(s):
// \inst14|Add0~40_combout  = (((!(!\inst14|Add0~22  & \inst14|Add0~12 ) # (\inst14|Add0~22  & \inst14|Add0~12COUT1_66 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst14|Add0~22 ),
	.cin0(\inst14|Add0~12 ),
	.cin1(\inst14|Add0~12COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Add0~40 .cin0_used = "true";
defparam \inst14|Add0~40 .cin1_used = "true";
defparam \inst14|Add0~40 .cin_used = "true";
defparam \inst14|Add0~40 .lut_mask = "0f0f";
defparam \inst14|Add0~40 .operation_mode = "normal";
defparam \inst14|Add0~40 .output_mode = "comb_only";
defparam \inst14|Add0~40 .register_cascade_mode = "off";
defparam \inst14|Add0~40 .sum_lutc_input = "cin";
defparam \inst14|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N9
cyclone_lcell \inst14|CF~0 (
// Equation(s):
// \inst14|CF~0_combout  = (!\inst4|IRo [6] & (\inst14|Add0~40_combout  & (\inst4|IRo [4] & \inst3|Mux3~0_combout )))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst14|Add0~40_combout ),
	.datac(\inst4|IRo [4]),
	.datad(\inst3|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|CF~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|CF~0 .lut_mask = "4000";
defparam \inst14|CF~0 .operation_mode = "normal";
defparam \inst14|CF~0 .output_mode = "comb_only";
defparam \inst14|CF~0 .register_cascade_mode = "off";
defparam \inst14|CF~0 .sum_lutc_input = "datac";
defparam \inst14|CF~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N8
cyclone_lcell \inst3|Mux4~1 (
// Equation(s):
// \inst3|Mux4~1_combout  = (\inst4|IRo [5] & (((\inst3|Mux4~0  & \inst4|IRo [6]))))

	.clk(gnd),
	.dataa(\inst4|IRo [5]),
	.datab(vcc),
	.datac(\inst3|Mux4~0 ),
	.datad(\inst4|IRo [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux4~1 .lut_mask = "a000";
defparam \inst3|Mux4~1 .operation_mode = "normal";
defparam \inst3|Mux4~1 .output_mode = "comb_only";
defparam \inst3|Mux4~1 .register_cascade_mode = "off";
defparam \inst3|Mux4~1 .sum_lutc_input = "datac";
defparam \inst3|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N0
cyclone_lcell \inst14|CF~1 (
// Equation(s):
// \inst14|CF~1_combout  = (\inst14|Add1~40_combout  & (\inst14|CF~0_combout  & ((!\inst5|ZF_EN~1_combout )))) # (!\inst14|Add1~40_combout  & ((\inst3|Mux4~1_combout ) # ((\inst14|CF~0_combout  & !\inst5|ZF_EN~1_combout ))))

	.clk(gnd),
	.dataa(\inst14|Add1~40_combout ),
	.datab(\inst14|CF~0_combout ),
	.datac(\inst3|Mux4~1_combout ),
	.datad(\inst5|ZF_EN~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|CF~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|CF~1 .lut_mask = "50dc";
defparam \inst14|CF~1 .operation_mode = "normal";
defparam \inst14|CF~1 .output_mode = "comb_only";
defparam \inst14|CF~1 .register_cascade_mode = "off";
defparam \inst14|CF~1 .sum_lutc_input = "datac";
defparam \inst14|CF~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N1
cyclone_lcell \inst7|Zo~0 (
// Equation(s):
// \inst7|Zo~0_combout  = (!\inst5|ZF_EN~1_combout  & (((!\inst14|T[6]~22_combout  & !\inst14|CF~1_combout ))))

	.clk(gnd),
	.dataa(\inst5|ZF_EN~1_combout ),
	.datab(vcc),
	.datac(\inst14|T[6]~22_combout ),
	.datad(\inst14|CF~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Zo~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Zo~0 .lut_mask = "0005";
defparam \inst7|Zo~0 .operation_mode = "normal";
defparam \inst7|Zo~0 .output_mode = "comb_only";
defparam \inst7|Zo~0 .register_cascade_mode = "off";
defparam \inst7|Zo~0 .sum_lutc_input = "datac";
defparam \inst7|Zo~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N2
cyclone_lcell \inst7|Zo~1 (
// Equation(s):
// \inst7|Zo~1_combout  = (!\inst14|T[7]~32_combout  & (!\inst14|T[0]~12_combout  & (!\inst14|T[5]~42_combout  & \inst7|Zo~0_combout )))

	.clk(gnd),
	.dataa(\inst14|T[7]~32_combout ),
	.datab(\inst14|T[0]~12_combout ),
	.datac(\inst14|T[5]~42_combout ),
	.datad(\inst7|Zo~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Zo~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Zo~1 .lut_mask = "0100";
defparam \inst7|Zo~1 .operation_mode = "normal";
defparam \inst7|Zo~1 .output_mode = "comb_only";
defparam \inst7|Zo~1 .register_cascade_mode = "off";
defparam \inst7|Zo~1 .sum_lutc_input = "datac";
defparam \inst7|Zo~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N8
cyclone_lcell \inst14|T[2]~63 (
// Equation(s):
// \inst14|T[2]~63_combout  = ((\inst14|T[7]~1_combout  & ((\inst15|inB [2]))) # (!\inst14|T[7]~1_combout  & (\inst15|inA [2])))

	.clk(gnd),
	.dataa(\inst15|inA [2]),
	.datab(vcc),
	.datac(\inst15|inB [2]),
	.datad(\inst14|T[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~63 .lut_mask = "f0aa";
defparam \inst14|T[2]~63 .operation_mode = "normal";
defparam \inst14|T[2]~63 .output_mode = "comb_only";
defparam \inst14|T[2]~63 .register_cascade_mode = "off";
defparam \inst14|T[2]~63 .sum_lutc_input = "datac";
defparam \inst14|T[2]~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N9
cyclone_lcell \inst14|T[2]~64 (
// Equation(s):
// \inst14|T[2]~64_combout  = ((\inst14|T[7]~3_combout  & (\inst15|inC [2])) # (!\inst14|T[7]~3_combout  & ((\inst14|T[2]~63_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [2]),
	.datac(\inst14|T[7]~3_combout ),
	.datad(\inst14|T[2]~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~64 .lut_mask = "cfc0";
defparam \inst14|T[2]~64 .operation_mode = "normal";
defparam \inst14|T[2]~64 .output_mode = "comb_only";
defparam \inst14|T[2]~64 .register_cascade_mode = "off";
defparam \inst14|T[2]~64 .sum_lutc_input = "datac";
defparam \inst14|T[2]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N2
cyclone_lcell \inst14|T[2]~70 (
// Equation(s):
// \inst14|T[2]~70_combout  = (\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst15|Mux13~1 ))) # (!\inst4|IRo [5] & (\inst15|Mux5~1_combout )))) # (!\inst4|IRo [7] & (\inst15|Mux5~1_combout  $ (((!\inst4|IRo [5])))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux5~1_combout ),
	.datac(\inst15|Mux13~1 ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~70 .lut_mask = "e499";
defparam \inst14|T[2]~70 .operation_mode = "normal";
defparam \inst14|T[2]~70 .output_mode = "comb_only";
defparam \inst14|T[2]~70 .register_cascade_mode = "off";
defparam \inst14|T[2]~70 .sum_lutc_input = "datac";
defparam \inst14|T[2]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N6
cyclone_lcell \inst14|T[2]~65 (
// Equation(s):
// \inst14|T[2]~65_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & ((\inst15|inC [2]))) # (!\inst4|IRo [1] & (\inst15|Mux13~0 ))))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst3|Mux5~1 ),
	.datac(\inst15|Mux13~0 ),
	.datad(\inst15|inC [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~65 .lut_mask = "c840";
defparam \inst14|T[2]~65 .operation_mode = "normal";
defparam \inst14|T[2]~65 .output_mode = "comb_only";
defparam \inst14|T[2]~65 .register_cascade_mode = "off";
defparam \inst14|T[2]~65 .sum_lutc_input = "datac";
defparam \inst14|T[2]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N2
cyclone_lcell \inst14|T[2]~66 (
// Equation(s):
// \inst14|T[2]~66_combout  = (\inst14|T[2]~65_combout ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~30_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux5~1_combout )))

	.clk(gnd),
	.dataa(\inst14|T[2]~65_combout ),
	.datab(\inst15|Mux5~1_combout ),
	.datac(\inst3|Mux3~0_combout ),
	.datad(\inst14|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~66 .lut_mask = "feae";
defparam \inst14|T[2]~66 .operation_mode = "normal";
defparam \inst14|T[2]~66 .output_mode = "comb_only";
defparam \inst14|T[2]~66 .register_cascade_mode = "off";
defparam \inst14|T[2]~66 .sum_lutc_input = "datac";
defparam \inst14|T[2]~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N7
cyclone_lcell \inst14|T[2]~68 (
// Equation(s):
// \inst14|T[2]~68_combout  = (\inst15|Mux5~1_combout  & ((\inst4|IRo [7]) # ((\inst4|IRo [5]) # (\inst15|Mux13~1 ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst4|IRo [5]),
	.datac(\inst15|Mux13~1 ),
	.datad(\inst15|Mux5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~68 .lut_mask = "fe00";
defparam \inst14|T[2]~68 .operation_mode = "normal";
defparam \inst14|T[2]~68 .output_mode = "comb_only";
defparam \inst14|T[2]~68 .register_cascade_mode = "off";
defparam \inst14|T[2]~68 .sum_lutc_input = "datac";
defparam \inst14|T[2]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N2
cyclone_lcell \inst14|Add1~30 (
// Equation(s):
// \inst14|Add1~30_combout  = \inst15|Mux5~1_combout  $ (\inst15|Mux13~1  $ ((\inst14|Add1~37 )))
// \inst14|Add1~32  = CARRY((\inst15|Mux5~1_combout  & ((!\inst14|Add1~37 ) # (!\inst15|Mux13~1 ))) # (!\inst15|Mux5~1_combout  & (!\inst15|Mux13~1  & !\inst14|Add1~37 )))
// \inst14|Add1~32COUT1_58  = CARRY((\inst15|Mux5~1_combout  & ((!\inst14|Add1~37COUT1_56 ) # (!\inst15|Mux13~1 ))) # (!\inst15|Mux5~1_combout  & (!\inst15|Mux13~1  & !\inst14|Add1~37COUT1_56 )))

	.clk(gnd),
	.dataa(\inst15|Mux5~1_combout ),
	.datab(\inst15|Mux13~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add1~37 ),
	.cin1(\inst14|Add1~37COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~32 ),
	.cout1(\inst14|Add1~32COUT1_58 ));
// synopsys translate_off
defparam \inst14|Add1~30 .cin0_used = "true";
defparam \inst14|Add1~30 .cin1_used = "true";
defparam \inst14|Add1~30 .lut_mask = "962b";
defparam \inst14|Add1~30 .operation_mode = "arithmetic";
defparam \inst14|Add1~30 .output_mode = "comb_only";
defparam \inst14|Add1~30 .register_cascade_mode = "off";
defparam \inst14|Add1~30 .sum_lutc_input = "cin";
defparam \inst14|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N3
cyclone_lcell \inst14|T[2]~67 (
// Equation(s):
// \inst14|T[2]~67_combout  = (\inst4|IRo [5] & ((\inst4|IRo [7] & (\inst15|Mux5~1_combout )) # (!\inst4|IRo [7] & ((\inst14|Add1~30_combout ))))) # (!\inst4|IRo [5] & (\inst15|Mux5~1_combout ))

	.clk(gnd),
	.dataa(\inst15|Mux5~1_combout ),
	.datab(\inst4|IRo [5]),
	.datac(\inst4|IRo [7]),
	.datad(\inst14|Add1~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~67 .lut_mask = "aea2";
defparam \inst14|T[2]~67 .operation_mode = "normal";
defparam \inst14|T[2]~67 .output_mode = "comb_only";
defparam \inst14|T[2]~67 .register_cascade_mode = "off";
defparam \inst14|T[2]~67 .sum_lutc_input = "datac";
defparam \inst14|T[2]~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N5
cyclone_lcell \inst14|T[2]~69 (
// Equation(s):
// \inst14|T[2]~69_combout  = (\inst4|IRo [6] & ((\inst4|IRo [4]) # ((\inst14|T[2]~67_combout )))) # (!\inst4|IRo [6] & (!\inst4|IRo [4] & (\inst14|T[2]~68_combout )))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst4|IRo [4]),
	.datac(\inst14|T[2]~68_combout ),
	.datad(\inst14|T[2]~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~69 .lut_mask = "ba98";
defparam \inst14|T[2]~69 .operation_mode = "normal";
defparam \inst14|T[2]~69 .output_mode = "comb_only";
defparam \inst14|T[2]~69 .register_cascade_mode = "off";
defparam \inst14|T[2]~69 .sum_lutc_input = "datac";
defparam \inst14|T[2]~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N0
cyclone_lcell \inst14|T[2]~71 (
// Equation(s):
// \inst14|T[2]~71_combout  = (\inst4|IRo [4] & ((\inst14|T[2]~69_combout  & (\inst14|T[2]~70_combout )) # (!\inst14|T[2]~69_combout  & ((\inst14|T[2]~66_combout ))))) # (!\inst4|IRo [4] & (((\inst14|T[2]~69_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [4]),
	.datab(\inst14|T[2]~70_combout ),
	.datac(\inst14|T[2]~66_combout ),
	.datad(\inst14|T[2]~69_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~71 .lut_mask = "dda0";
defparam \inst14|T[2]~71 .operation_mode = "normal";
defparam \inst14|T[2]~71 .output_mode = "comb_only";
defparam \inst14|T[2]~71 .register_cascade_mode = "off";
defparam \inst14|T[2]~71 .sum_lutc_input = "datac";
defparam \inst14|T[2]~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N1
cyclone_lcell \inst14|T[2]~72 (
// Equation(s):
// \inst14|T[2]~72_combout  = ((\inst9|temp~regout  & (\inst14|T[2]~64_combout )) # (!\inst9|temp~regout  & ((\inst14|T[2]~71_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[2]~64_combout ),
	.datad(\inst14|T[2]~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[2]~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[2]~72 .lut_mask = "f3c0";
defparam \inst14|T[2]~72 .operation_mode = "normal";
defparam \inst14|T[2]~72 .output_mode = "comb_only";
defparam \inst14|T[2]~72 .register_cascade_mode = "off";
defparam \inst14|T[2]~72 .sum_lutc_input = "datac";
defparam \inst14|T[2]~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
cyclone_lcell \inst14|T[1]~82 (
// Equation(s):
// \inst14|T[1]~82_combout  = ((\inst9|temp~regout  & (\inst14|T[1]~74_combout )) # (!\inst9|temp~regout  & ((\inst14|T[1]~81_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|T[1]~74_combout ),
	.datac(\inst9|temp~regout ),
	.datad(\inst14|T[1]~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[1]~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[1]~82 .lut_mask = "cfc0";
defparam \inst14|T[1]~82 .operation_mode = "normal";
defparam \inst14|T[1]~82 .output_mode = "comb_only";
defparam \inst14|T[1]~82 .register_cascade_mode = "off";
defparam \inst14|T[1]~82 .sum_lutc_input = "datac";
defparam \inst14|T[1]~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y4_N3
cyclone_lcell \inst14|T[4]~43 (
// Equation(s):
// \inst14|T[4]~43_combout  = ((\inst14|T[7]~1_combout  & ((\inst15|inB [4]))) # (!\inst14|T[7]~1_combout  & (\inst15|inA [4])))

	.clk(gnd),
	.dataa(\inst15|inA [4]),
	.datab(\inst15|inB [4]),
	.datac(vcc),
	.datad(\inst14|T[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~43 .lut_mask = "ccaa";
defparam \inst14|T[4]~43 .operation_mode = "normal";
defparam \inst14|T[4]~43 .output_mode = "comb_only";
defparam \inst14|T[4]~43 .register_cascade_mode = "off";
defparam \inst14|T[4]~43 .sum_lutc_input = "datac";
defparam \inst14|T[4]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y4_N4
cyclone_lcell \inst14|T[4]~44 (
// Equation(s):
// \inst14|T[4]~44_combout  = ((\inst14|T[7]~3_combout  & (\inst15|inC [4])) # (!\inst14|T[7]~3_combout  & ((\inst14|T[4]~43_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inC [4]),
	.datac(\inst14|T[7]~3_combout ),
	.datad(\inst14|T[4]~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~44 .lut_mask = "cfc0";
defparam \inst14|T[4]~44 .operation_mode = "normal";
defparam \inst14|T[4]~44 .output_mode = "comb_only";
defparam \inst14|T[4]~44 .register_cascade_mode = "off";
defparam \inst14|T[4]~44 .sum_lutc_input = "datac";
defparam \inst14|T[4]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N0
cyclone_lcell \inst14|T[4]~50 (
// Equation(s):
// \inst14|T[4]~50_combout  = (\inst4|IRo [7] & ((\inst4|IRo [5] & (\inst15|Mux11~1 )) # (!\inst4|IRo [5] & ((\inst15|Mux3~1_combout ))))) # (!\inst4|IRo [7] & (\inst4|IRo [5] $ (((!\inst15|Mux3~1_combout )))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst4|IRo [5]),
	.datac(\inst15|Mux11~1 ),
	.datad(\inst15|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~50 .lut_mask = "e691";
defparam \inst14|T[4]~50 .operation_mode = "normal";
defparam \inst14|T[4]~50 .output_mode = "comb_only";
defparam \inst14|T[4]~50 .register_cascade_mode = "off";
defparam \inst14|T[4]~50 .sum_lutc_input = "datac";
defparam \inst14|T[4]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N9
cyclone_lcell \inst14|T[4]~45 (
// Equation(s):
// \inst14|T[4]~45_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & ((\inst15|inC [4]))) # (!\inst4|IRo [1] & (\inst15|Mux11~0 ))))

	.clk(gnd),
	.dataa(\inst15|Mux11~0 ),
	.datab(\inst15|inC [4]),
	.datac(\inst4|IRo [1]),
	.datad(\inst3|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~45 .lut_mask = "ca00";
defparam \inst14|T[4]~45 .operation_mode = "normal";
defparam \inst14|T[4]~45 .output_mode = "comb_only";
defparam \inst14|T[4]~45 .register_cascade_mode = "off";
defparam \inst14|T[4]~45 .sum_lutc_input = "datac";
defparam \inst14|T[4]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N7
cyclone_lcell \inst14|T[4]~46 (
// Equation(s):
// \inst14|T[4]~46_combout  = (\inst14|T[4]~45_combout ) # ((\inst3|Mux3~0_combout  & (\inst14|Add0~20_combout )) # (!\inst3|Mux3~0_combout  & ((\inst15|Mux3~1_combout ))))

	.clk(gnd),
	.dataa(\inst14|T[4]~45_combout ),
	.datab(\inst3|Mux3~0_combout ),
	.datac(\inst14|Add0~20_combout ),
	.datad(\inst15|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~46 .lut_mask = "fbea";
defparam \inst14|T[4]~46 .operation_mode = "normal";
defparam \inst14|T[4]~46 .output_mode = "comb_only";
defparam \inst14|T[4]~46 .register_cascade_mode = "off";
defparam \inst14|T[4]~46 .sum_lutc_input = "datac";
defparam \inst14|T[4]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N8
cyclone_lcell \inst14|T[4]~48 (
// Equation(s):
// \inst14|T[4]~48_combout  = (\inst15|Mux3~1_combout  & ((\inst4|IRo [7]) # ((\inst4|IRo [5]) # (\inst15|Mux11~1 ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst4|IRo [5]),
	.datac(\inst15|Mux11~1 ),
	.datad(\inst15|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~48 .lut_mask = "fe00";
defparam \inst14|T[4]~48 .operation_mode = "normal";
defparam \inst14|T[4]~48 .output_mode = "comb_only";
defparam \inst14|T[4]~48 .register_cascade_mode = "off";
defparam \inst14|T[4]~48 .sum_lutc_input = "datac";
defparam \inst14|T[4]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N3
cyclone_lcell \inst14|Add1~25 (
// Equation(s):
// \inst14|Add1~25_combout  = \inst15|Mux12~1  $ (\inst15|Mux4~1_combout  $ ((!\inst14|Add1~32 )))
// \inst14|Add1~27  = CARRY((\inst15|Mux12~1  & ((!\inst14|Add1~32 ) # (!\inst15|Mux4~1_combout ))) # (!\inst15|Mux12~1  & (!\inst15|Mux4~1_combout  & !\inst14|Add1~32 )))
// \inst14|Add1~27COUT1_60  = CARRY((\inst15|Mux12~1  & ((!\inst14|Add1~32COUT1_58 ) # (!\inst15|Mux4~1_combout ))) # (!\inst15|Mux12~1  & (!\inst15|Mux4~1_combout  & !\inst14|Add1~32COUT1_58 )))

	.clk(gnd),
	.dataa(\inst15|Mux12~1 ),
	.datab(\inst15|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add1~32 ),
	.cin1(\inst14|Add1~32COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst14|Add1~27 ),
	.cout1(\inst14|Add1~27COUT1_60 ));
// synopsys translate_off
defparam \inst14|Add1~25 .cin0_used = "true";
defparam \inst14|Add1~25 .cin1_used = "true";
defparam \inst14|Add1~25 .lut_mask = "692b";
defparam \inst14|Add1~25 .operation_mode = "arithmetic";
defparam \inst14|Add1~25 .output_mode = "comb_only";
defparam \inst14|Add1~25 .register_cascade_mode = "off";
defparam \inst14|Add1~25 .sum_lutc_input = "cin";
defparam \inst14|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N4
cyclone_lcell \inst14|Add1~20 (
// Equation(s):
// \inst14|Add1~20_combout  = \inst15|Mux3~1_combout  $ (\inst15|Mux11~1  $ ((\inst14|Add1~27 )))
// \inst14|Add1~22  = CARRY((\inst15|Mux3~1_combout  & ((!\inst14|Add1~27COUT1_60 ) # (!\inst15|Mux11~1 ))) # (!\inst15|Mux3~1_combout  & (!\inst15|Mux11~1  & !\inst14|Add1~27COUT1_60 )))

	.clk(gnd),
	.dataa(\inst15|Mux3~1_combout ),
	.datab(\inst15|Mux11~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst14|Add1~27 ),
	.cin1(\inst14|Add1~27COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|Add1~20_combout ),
	.regout(),
	.cout(\inst14|Add1~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|Add1~20 .cin0_used = "true";
defparam \inst14|Add1~20 .cin1_used = "true";
defparam \inst14|Add1~20 .lut_mask = "962b";
defparam \inst14|Add1~20 .operation_mode = "arithmetic";
defparam \inst14|Add1~20 .output_mode = "comb_only";
defparam \inst14|Add1~20 .register_cascade_mode = "off";
defparam \inst14|Add1~20 .sum_lutc_input = "cin";
defparam \inst14|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N1
cyclone_lcell \inst14|T[4]~47 (
// Equation(s):
// \inst14|T[4]~47_combout  = (\inst4|IRo [7] & (\inst15|Mux3~1_combout )) # (!\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst14|Add1~20_combout ))) # (!\inst4|IRo [5] & (\inst15|Mux3~1_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux3~1_combout ),
	.datac(\inst4|IRo [5]),
	.datad(\inst14|Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~47 .lut_mask = "dc8c";
defparam \inst14|T[4]~47 .operation_mode = "normal";
defparam \inst14|T[4]~47 .output_mode = "comb_only";
defparam \inst14|T[4]~47 .register_cascade_mode = "off";
defparam \inst14|T[4]~47 .sum_lutc_input = "datac";
defparam \inst14|T[4]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N2
cyclone_lcell \inst14|T[4]~49 (
// Equation(s):
// \inst14|T[4]~49_combout  = (\inst4|IRo [4] & (\inst4|IRo [6])) # (!\inst4|IRo [4] & ((\inst4|IRo [6] & ((\inst14|T[4]~47_combout ))) # (!\inst4|IRo [6] & (\inst14|T[4]~48_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [4]),
	.datab(\inst4|IRo [6]),
	.datac(\inst14|T[4]~48_combout ),
	.datad(\inst14|T[4]~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~49 .lut_mask = "dc98";
defparam \inst14|T[4]~49 .operation_mode = "normal";
defparam \inst14|T[4]~49 .output_mode = "comb_only";
defparam \inst14|T[4]~49 .register_cascade_mode = "off";
defparam \inst14|T[4]~49 .sum_lutc_input = "datac";
defparam \inst14|T[4]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N3
cyclone_lcell \inst14|T[4]~51 (
// Equation(s):
// \inst14|T[4]~51_combout  = (\inst4|IRo [4] & ((\inst14|T[4]~49_combout  & (\inst14|T[4]~50_combout )) # (!\inst14|T[4]~49_combout  & ((\inst14|T[4]~46_combout ))))) # (!\inst4|IRo [4] & (((\inst14|T[4]~49_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [4]),
	.datab(\inst14|T[4]~50_combout ),
	.datac(\inst14|T[4]~46_combout ),
	.datad(\inst14|T[4]~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~51 .lut_mask = "dda0";
defparam \inst14|T[4]~51 .operation_mode = "normal";
defparam \inst14|T[4]~51 .output_mode = "comb_only";
defparam \inst14|T[4]~51 .register_cascade_mode = "off";
defparam \inst14|T[4]~51 .sum_lutc_input = "datac";
defparam \inst14|T[4]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N4
cyclone_lcell \inst14|T[4]~52 (
// Equation(s):
// \inst14|T[4]~52_combout  = ((\inst9|temp~regout  & (\inst14|T[4]~44_combout )) # (!\inst9|temp~regout  & ((\inst14|T[4]~51_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[4]~44_combout ),
	.datad(\inst14|T[4]~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[4]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[4]~52 .lut_mask = "f3c0";
defparam \inst14|T[4]~52 .operation_mode = "normal";
defparam \inst14|T[4]~52 .output_mode = "comb_only";
defparam \inst14|T[4]~52 .register_cascade_mode = "off";
defparam \inst14|T[4]~52 .sum_lutc_input = "datac";
defparam \inst14|T[4]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N3
cyclone_lcell \inst14|T[3]~60 (
// Equation(s):
// \inst14|T[3]~60_combout  = (\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst15|Mux12~1 ))) # (!\inst4|IRo [5] & (\inst15|Mux4~1_combout )))) # (!\inst4|IRo [7] & (\inst15|Mux4~1_combout  $ ((!\inst4|IRo [5]))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux4~1_combout ),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux12~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~60 .lut_mask = "e949";
defparam \inst14|T[3]~60 .operation_mode = "normal";
defparam \inst14|T[3]~60 .output_mode = "comb_only";
defparam \inst14|T[3]~60 .register_cascade_mode = "off";
defparam \inst14|T[3]~60 .sum_lutc_input = "datac";
defparam \inst14|T[3]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N7
cyclone_lcell \inst14|T[3]~55 (
// Equation(s):
// \inst14|T[3]~55_combout  = (\inst4|IRo [7] & (((\inst15|Mux4~1_combout )))) # (!\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst14|Add1~25_combout ))) # (!\inst4|IRo [5] & (\inst15|Mux4~1_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst4|IRo [5]),
	.datac(\inst15|Mux4~1_combout ),
	.datad(\inst14|Add1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~55 .lut_mask = "f4b0";
defparam \inst14|T[3]~55 .operation_mode = "normal";
defparam \inst14|T[3]~55 .output_mode = "comb_only";
defparam \inst14|T[3]~55 .register_cascade_mode = "off";
defparam \inst14|T[3]~55 .sum_lutc_input = "datac";
defparam \inst14|T[3]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N2
cyclone_lcell \inst14|T[3]~58 (
// Equation(s):
// \inst14|T[3]~58_combout  = (\inst15|Mux4~1_combout  & ((\inst4|IRo [7]) # ((\inst4|IRo [5]) # (\inst15|Mux12~1 ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux4~1_combout ),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux12~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~58 .lut_mask = "ccc8";
defparam \inst14|T[3]~58 .operation_mode = "normal";
defparam \inst14|T[3]~58 .output_mode = "comb_only";
defparam \inst14|T[3]~58 .register_cascade_mode = "off";
defparam \inst14|T[3]~58 .sum_lutc_input = "datac";
defparam \inst14|T[3]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N0
cyclone_lcell \inst14|T[3]~56 (
// Equation(s):
// \inst14|T[3]~56_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & (\inst15|inC [3])) # (!\inst4|IRo [1] & ((\inst15|Mux12~0 )))))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst15|inC [3]),
	.datac(\inst3|Mux5~1 ),
	.datad(\inst15|Mux12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~56 .lut_mask = "d080";
defparam \inst14|T[3]~56 .operation_mode = "normal";
defparam \inst14|T[3]~56 .output_mode = "comb_only";
defparam \inst14|T[3]~56 .register_cascade_mode = "off";
defparam \inst14|T[3]~56 .sum_lutc_input = "datac";
defparam \inst14|T[3]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N4
cyclone_lcell \inst14|T[3]~57 (
// Equation(s):
// \inst14|T[3]~57_combout  = (\inst14|T[3]~56_combout ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~25_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux4~1_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux3~0_combout ),
	.datab(\inst14|T[3]~56_combout ),
	.datac(\inst15|Mux4~1_combout ),
	.datad(\inst14|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~57 .lut_mask = "fedc";
defparam \inst14|T[3]~57 .operation_mode = "normal";
defparam \inst14|T[3]~57 .output_mode = "comb_only";
defparam \inst14|T[3]~57 .register_cascade_mode = "off";
defparam \inst14|T[3]~57 .sum_lutc_input = "datac";
defparam \inst14|T[3]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N5
cyclone_lcell \inst14|T[3]~59 (
// Equation(s):
// \inst14|T[3]~59_combout  = (\inst4|IRo [6] & (\inst4|IRo [4])) # (!\inst4|IRo [6] & ((\inst4|IRo [4] & ((\inst14|T[3]~57_combout ))) # (!\inst4|IRo [4] & (\inst14|T[3]~58_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst4|IRo [4]),
	.datac(\inst14|T[3]~58_combout ),
	.datad(\inst14|T[3]~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~59 .lut_mask = "dc98";
defparam \inst14|T[3]~59 .operation_mode = "normal";
defparam \inst14|T[3]~59 .output_mode = "comb_only";
defparam \inst14|T[3]~59 .register_cascade_mode = "off";
defparam \inst14|T[3]~59 .sum_lutc_input = "datac";
defparam \inst14|T[3]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N6
cyclone_lcell \inst14|T[3]~61 (
// Equation(s):
// \inst14|T[3]~61_combout  = (\inst4|IRo [6] & ((\inst14|T[3]~59_combout  & (\inst14|T[3]~60_combout )) # (!\inst14|T[3]~59_combout  & ((\inst14|T[3]~55_combout ))))) # (!\inst4|IRo [6] & (((\inst14|T[3]~59_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst14|T[3]~60_combout ),
	.datac(\inst14|T[3]~55_combout ),
	.datad(\inst14|T[3]~59_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~61 .lut_mask = "dda0";
defparam \inst14|T[3]~61 .operation_mode = "normal";
defparam \inst14|T[3]~61 .output_mode = "comb_only";
defparam \inst14|T[3]~61 .register_cascade_mode = "off";
defparam \inst14|T[3]~61 .sum_lutc_input = "datac";
defparam \inst14|T[3]~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N5
cyclone_lcell \inst14|T[3]~62 (
// Equation(s):
// \inst14|T[3]~62_combout  = ((\inst9|temp~regout  & (\inst14|T[3]~54_combout )) # (!\inst9|temp~regout  & ((\inst14|T[3]~61_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|T[3]~54_combout ),
	.datac(\inst9|temp~regout ),
	.datad(\inst14|T[3]~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~62 .lut_mask = "cfc0";
defparam \inst14|T[3]~62 .operation_mode = "normal";
defparam \inst14|T[3]~62 .output_mode = "comb_only";
defparam \inst14|T[3]~62 .register_cascade_mode = "off";
defparam \inst14|T[3]~62 .sum_lutc_input = "datac";
defparam \inst14|T[3]~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N9
cyclone_lcell \inst7|Zo~2 (
// Equation(s):
// \inst7|Zo~2_combout  = (!\inst14|T[2]~72_combout  & (!\inst14|T[1]~82_combout  & (!\inst14|T[4]~52_combout  & !\inst14|T[3]~62_combout )))

	.clk(gnd),
	.dataa(\inst14|T[2]~72_combout ),
	.datab(\inst14|T[1]~82_combout ),
	.datac(\inst14|T[4]~52_combout ),
	.datad(\inst14|T[3]~62_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Zo~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Zo~2 .lut_mask = "0001";
defparam \inst7|Zo~2 .operation_mode = "normal";
defparam \inst7|Zo~2 .output_mode = "comb_only";
defparam \inst7|Zo~2 .register_cascade_mode = "off";
defparam \inst7|Zo~2 .sum_lutc_input = "datac";
defparam \inst7|Zo~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y8_N2
cyclone_lcell \inst7|Zo (
// Equation(s):
// \inst7|Zo~regout  = DFFEAS((\inst7|Zo~regout  & ((\inst5|ZF_EN~1_combout ) # ((\inst7|Zo~1_combout  & \inst7|Zo~2_combout )))) # (!\inst7|Zo~regout  & (((\inst7|Zo~1_combout  & \inst7|Zo~2_combout )))), !GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(!\CLK~combout ),
	.dataa(\inst7|Zo~regout ),
	.datab(\inst5|ZF_EN~1_combout ),
	.datac(\inst7|Zo~1_combout ),
	.datad(\inst7|Zo~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|Zo~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Zo .lut_mask = "f888";
defparam \inst7|Zo .operation_mode = "normal";
defparam \inst7|Zo .output_mode = "reg_only";
defparam \inst7|Zo .register_cascade_mode = "off";
defparam \inst7|Zo .sum_lutc_input = "datac";
defparam \inst7|Zo .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
cyclone_lcell \inst5|PC_INC~0 (
// Equation(s):
// \inst5|PC_INC~0_combout  = (\inst4|IRo [0] & (((\inst4|IRo [1])) # (!\inst7|Zo~regout )))

	.clk(gnd),
	.dataa(\inst7|Zo~regout ),
	.datab(\inst4|IRo [1]),
	.datac(\inst4|IRo [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|PC_INC~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|PC_INC~0 .lut_mask = "d0d0";
defparam \inst5|PC_INC~0 .operation_mode = "normal";
defparam \inst5|PC_INC~0 .output_mode = "comb_only";
defparam \inst5|PC_INC~0 .register_cascade_mode = "off";
defparam \inst5|PC_INC~0 .sum_lutc_input = "datac";
defparam \inst5|PC_INC~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
cyclone_lcell \inst15|inA[7]~0 (
// Equation(s):
// \inst15|inA[7]~0_combout  = (!\inst4|IRo [2] & (((!\inst4|IRo [3]))))

	.clk(gnd),
	.dataa(\inst4|IRo [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|IRo [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|inA[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[7]~0 .lut_mask = "0055";
defparam \inst15|inA[7]~0 .operation_mode = "normal";
defparam \inst15|inA[7]~0 .output_mode = "comb_only";
defparam \inst15|inA[7]~0 .register_cascade_mode = "off";
defparam \inst15|inA[7]~0 .sum_lutc_input = "datac";
defparam \inst15|inA[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
cyclone_lcell \inst3|Mux12~0 (
// Equation(s):
// \inst3|Mux12~0_combout  = (!\inst4|IRo [5] & (!\inst4|IRo [7] & (\inst3|Mux3~1  & \inst15|inA[7]~0_combout )))

	.clk(gnd),
	.dataa(\inst4|IRo [5]),
	.datab(\inst4|IRo [7]),
	.datac(\inst3|Mux3~1 ),
	.datad(\inst15|inA[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux12~0 .lut_mask = "1000";
defparam \inst3|Mux12~0 .operation_mode = "normal";
defparam \inst3|Mux12~0 .output_mode = "comb_only";
defparam \inst3|Mux12~0 .register_cascade_mode = "off";
defparam \inst3|Mux12~0 .sum_lutc_input = "datac";
defparam \inst3|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
cyclone_lcell \inst5|PC_INC~1 (
// Equation(s):
// \inst5|PC_INC~1_combout  = (\inst3|Mux12~0_combout  & ((\inst4|IRo [1] & (!\inst2|Co~regout  & !\inst5|PC_INC~0_combout )) # (!\inst4|IRo [1] & ((\inst5|PC_INC~0_combout )))))

	.clk(gnd),
	.dataa(\inst2|Co~regout ),
	.datab(\inst4|IRo [1]),
	.datac(\inst5|PC_INC~0_combout ),
	.datad(\inst3|Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|PC_INC~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|PC_INC~1 .lut_mask = "3400";
defparam \inst5|PC_INC~1 .operation_mode = "normal";
defparam \inst5|PC_INC~1 .output_mode = "comb_only";
defparam \inst5|PC_INC~1 .register_cascade_mode = "off";
defparam \inst5|PC_INC~1 .sum_lutc_input = "datac";
defparam \inst5|PC_INC~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
cyclone_lcell \inst5|RAM_RL~0 (
// Equation(s):
// \inst5|RAM_RL~0_combout  = (\inst4|IRo [1]) # (((!\inst7|Zo~regout  & \inst4|IRo [0])) # (!\inst3|Mux12~0_combout ))

	.clk(gnd),
	.dataa(\inst7|Zo~regout ),
	.datab(\inst4|IRo [1]),
	.datac(\inst4|IRo [0]),
	.datad(\inst3|Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|RAM_RL~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|RAM_RL~0 .lut_mask = "dcff";
defparam \inst5|RAM_RL~0 .operation_mode = "normal";
defparam \inst5|RAM_RL~0 .output_mode = "comb_only";
defparam \inst5|RAM_RL~0 .register_cascade_mode = "off";
defparam \inst5|RAM_RL~0 .sum_lutc_input = "datac";
defparam \inst5|RAM_RL~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
cyclone_lcell \inst6|process_0~0 (
// Equation(s):
// \inst6|process_0~0_combout  = (\inst5|PC_INC~1_combout ) # ((\inst9|temp~regout ) # ((\inst5|RAM_RL~0_combout  & !\inst5|PC_LD~0_combout )))

	.clk(gnd),
	.dataa(\inst5|PC_INC~1_combout ),
	.datab(\inst5|RAM_RL~0_combout ),
	.datac(\inst5|PC_LD~0_combout ),
	.datad(\inst9|temp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|process_0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|process_0~0 .lut_mask = "ffae";
defparam \inst6|process_0~0 .operation_mode = "normal";
defparam \inst6|process_0~0 .output_mode = "comb_only";
defparam \inst6|process_0~0 .register_cascade_mode = "off";
defparam \inst6|process_0~0 .sum_lutc_input = "datac";
defparam \inst6|process_0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
cyclone_lcell \inst6|prevPC~16 (
// Equation(s):
// \inst6|prevPC~16_combout  = (\inst6|process_0~0_combout  & (((\inst6|prevPC [0])))) # (!\inst6|process_0~0_combout  & (((\inst8|W[0]~46_combout )) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(\inst8|W[7]~5_combout ),
	.datab(\inst6|prevPC [0]),
	.datac(\inst6|process_0~0_combout ),
	.datad(\inst8|W[0]~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~16 .lut_mask = "cfc5";
defparam \inst6|prevPC~16 .operation_mode = "normal";
defparam \inst6|prevPC~16 .output_mode = "comb_only";
defparam \inst6|prevPC~16 .register_cascade_mode = "off";
defparam \inst6|prevPC~16 .sum_lutc_input = "datac";
defparam \inst6|prevPC~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
cyclone_lcell \inst6|process_0~1 (
// Equation(s):
// \inst6|process_0~1_combout  = (!\inst9|temp~regout  & (((\inst5|PC_LD~0_combout ) # (!\inst5|RAM_RL~0_combout )) # (!\inst5|PC_INC~1_combout )))

	.clk(gnd),
	.dataa(\inst5|PC_INC~1_combout ),
	.datab(\inst5|RAM_RL~0_combout ),
	.datac(\inst5|PC_LD~0_combout ),
	.datad(\inst9|temp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|process_0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|process_0~1 .lut_mask = "00f7";
defparam \inst6|process_0~1 .operation_mode = "normal";
defparam \inst6|process_0~1 .output_mode = "comb_only";
defparam \inst6|process_0~1 .register_cascade_mode = "off";
defparam \inst6|process_0~1 .sum_lutc_input = "datac";
defparam \inst6|process_0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
cyclone_lcell \inst6|prevPC[0] (
// Equation(s):
// \inst6|prevPC [0] = DFFEAS(((!\inst6|prevPC [0])), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~16_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[0]~1  = CARRY(((\inst6|prevPC [0])))
// \inst6|prevPC[0]~1COUT1_32  = CARRY(((\inst6|prevPC [0])))

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst6|prevPC [0]),
	.datac(\inst6|prevPC~16_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [0]),
	.cout(),
	.cout0(\inst6|prevPC[0]~1 ),
	.cout1(\inst6|prevPC[0]~1COUT1_32 ));
// synopsys translate_off
defparam \inst6|prevPC[0] .lut_mask = "33cc";
defparam \inst6|prevPC[0] .operation_mode = "arithmetic";
defparam \inst6|prevPC[0] .output_mode = "reg_only";
defparam \inst6|prevPC[0] .register_cascade_mode = "off";
defparam \inst6|prevPC[0] .sum_lutc_input = "datac";
defparam \inst6|prevPC[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N0
cyclone_lcell \inst10|Mux0~0 (
// Equation(s):
// \inst10|Mux0~0_combout  = (\inst3|Mux1~1_combout  & ((\inst3|Mux2~0_combout  & (\inst6|prevPC [0])) # (!\inst3|Mux2~0_combout  & ((\inst15|Mux15~1 ))))) # (!\inst3|Mux1~1_combout  & (\inst6|prevPC [0]))

	.clk(gnd),
	.dataa(\inst6|prevPC [0]),
	.datab(\inst3|Mux1~1_combout ),
	.datac(\inst3|Mux2~0_combout ),
	.datad(\inst15|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux0~0 .lut_mask = "aea2";
defparam \inst10|Mux0~0 .operation_mode = "normal";
defparam \inst10|Mux0~0 .output_mode = "comb_only";
defparam \inst10|Mux0~0 .register_cascade_mode = "off";
defparam \inst10|Mux0~0 .sum_lutc_input = "datac";
defparam \inst10|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
cyclone_lcell \inst10|Mux0~1 (
// Equation(s):
// \inst10|Mux0~1_combout  = (\inst9|temp~regout  & (\inst10|Mux0~0_combout )) # (!\inst9|temp~regout  & ((\inst3|Mux2~1_combout  & ((\inst15|Mux7~1 ))) # (!\inst3|Mux2~1_combout  & (\inst10|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst10|Mux0~0_combout ),
	.datac(\inst3|Mux2~1_combout ),
	.datad(\inst15|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux0~1 .lut_mask = "dc8c";
defparam \inst10|Mux0~1 .operation_mode = "normal";
defparam \inst10|Mux0~1 .output_mode = "comb_only";
defparam \inst10|Mux0~1 .register_cascade_mode = "off";
defparam \inst10|Mux0~1 .sum_lutc_input = "datac";
defparam \inst10|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N9
cyclone_lcell \inst6|prevPC~17 (
// Equation(s):
// \inst6|prevPC~17_combout  = (\inst6|process_0~0_combout  & (\inst6|prevPC [1])) # (!\inst6|process_0~0_combout  & (((\inst8|W[1]~41_combout ) # (!\inst8|W[7]~5_combout ))))

	.clk(gnd),
	.dataa(\inst6|prevPC [1]),
	.datab(\inst6|process_0~0_combout ),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[1]~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~17 .lut_mask = "bb8b";
defparam \inst6|prevPC~17 .operation_mode = "normal";
defparam \inst6|prevPC~17 .output_mode = "comb_only";
defparam \inst6|prevPC~17 .register_cascade_mode = "off";
defparam \inst6|prevPC~17 .sum_lutc_input = "datac";
defparam \inst6|prevPC~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
cyclone_lcell \inst6|prevPC[1] (
// Equation(s):
// \inst6|prevPC [1] = DFFEAS(\inst6|prevPC [1] $ ((((\inst6|prevPC[0]~1 )))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~17_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[1]~3  = CARRY(((!\inst6|prevPC[0]~1 )) # (!\inst6|prevPC [1]))
// \inst6|prevPC[1]~3COUT1_34  = CARRY(((!\inst6|prevPC[0]~1COUT1_32 )) # (!\inst6|prevPC [1]))

	.clk(!\CLK~combout ),
	.dataa(\inst6|prevPC [1]),
	.datab(vcc),
	.datac(\inst6|prevPC~17_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst6|prevPC[0]~1 ),
	.cin1(\inst6|prevPC[0]~1COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [1]),
	.cout(),
	.cout0(\inst6|prevPC[1]~3 ),
	.cout1(\inst6|prevPC[1]~3COUT1_34 ));
// synopsys translate_off
defparam \inst6|prevPC[1] .cin0_used = "true";
defparam \inst6|prevPC[1] .cin1_used = "true";
defparam \inst6|prevPC[1] .lut_mask = "5a5f";
defparam \inst6|prevPC[1] .operation_mode = "arithmetic";
defparam \inst6|prevPC[1] .output_mode = "reg_only";
defparam \inst6|prevPC[1] .register_cascade_mode = "off";
defparam \inst6|prevPC[1] .sum_lutc_input = "cin";
defparam \inst6|prevPC[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N3
cyclone_lcell \inst10|Mux1~0 (
// Equation(s):
// \inst10|Mux1~0_combout  = (\inst3|Mux1~1_combout  & ((\inst3|Mux2~0_combout  & ((\inst6|prevPC [1]))) # (!\inst3|Mux2~0_combout  & (\inst15|Mux14~1 )))) # (!\inst3|Mux1~1_combout  & (((\inst6|prevPC [1]))))

	.clk(gnd),
	.dataa(\inst15|Mux14~1 ),
	.datab(\inst3|Mux1~1_combout ),
	.datac(\inst6|prevPC [1]),
	.datad(\inst3|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux1~0 .lut_mask = "f0b8";
defparam \inst10|Mux1~0 .operation_mode = "normal";
defparam \inst10|Mux1~0 .output_mode = "comb_only";
defparam \inst10|Mux1~0 .register_cascade_mode = "off";
defparam \inst10|Mux1~0 .sum_lutc_input = "datac";
defparam \inst10|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
cyclone_lcell \inst10|Mux1~1 (
// Equation(s):
// \inst10|Mux1~1_combout  = (\inst9|temp~regout  & (((\inst10|Mux1~0_combout )))) # (!\inst9|temp~regout  & ((\inst3|Mux2~1_combout  & (\inst15|Mux6~1_combout )) # (!\inst3|Mux2~1_combout  & ((\inst10|Mux1~0_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst15|Mux6~1_combout ),
	.datac(\inst3|Mux2~1_combout ),
	.datad(\inst10|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux1~1 .lut_mask = "ef40";
defparam \inst10|Mux1~1 .operation_mode = "normal";
defparam \inst10|Mux1~1 .output_mode = "comb_only";
defparam \inst10|Mux1~1 .register_cascade_mode = "off";
defparam \inst10|Mux1~1 .sum_lutc_input = "datac";
defparam \inst10|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
cyclone_lcell \inst6|prevPC~18 (
// Equation(s):
// \inst6|prevPC~18_combout  = (\inst6|process_0~0_combout  & (((\inst6|prevPC [2])))) # (!\inst6|process_0~0_combout  & (((\inst8|W[2]~35_combout )) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(\inst6|process_0~0_combout ),
	.datab(\inst8|W[7]~5_combout ),
	.datac(\inst6|prevPC [2]),
	.datad(\inst8|W[2]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~18 .lut_mask = "f5b1";
defparam \inst6|prevPC~18 .operation_mode = "normal";
defparam \inst6|prevPC~18 .output_mode = "comb_only";
defparam \inst6|prevPC~18 .register_cascade_mode = "off";
defparam \inst6|prevPC~18 .sum_lutc_input = "datac";
defparam \inst6|prevPC~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
cyclone_lcell \inst6|prevPC[2] (
// Equation(s):
// \inst6|prevPC [2] = DFFEAS(\inst6|prevPC [2] $ ((((!\inst6|prevPC[1]~3 )))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~18_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[2]~5  = CARRY((\inst6|prevPC [2] & ((!\inst6|prevPC[1]~3 ))))
// \inst6|prevPC[2]~5COUT1_36  = CARRY((\inst6|prevPC [2] & ((!\inst6|prevPC[1]~3COUT1_34 ))))

	.clk(!\CLK~combout ),
	.dataa(\inst6|prevPC [2]),
	.datab(vcc),
	.datac(\inst6|prevPC~18_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst6|prevPC[1]~3 ),
	.cin1(\inst6|prevPC[1]~3COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [2]),
	.cout(),
	.cout0(\inst6|prevPC[2]~5 ),
	.cout1(\inst6|prevPC[2]~5COUT1_36 ));
// synopsys translate_off
defparam \inst6|prevPC[2] .cin0_used = "true";
defparam \inst6|prevPC[2] .cin1_used = "true";
defparam \inst6|prevPC[2] .lut_mask = "a50a";
defparam \inst6|prevPC[2] .operation_mode = "arithmetic";
defparam \inst6|prevPC[2] .output_mode = "reg_only";
defparam \inst6|prevPC[2] .register_cascade_mode = "off";
defparam \inst6|prevPC[2] .sum_lutc_input = "cin";
defparam \inst6|prevPC[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y5_N5
cyclone_lcell \inst10|Mux2~0 (
// Equation(s):
// \inst10|Mux2~0_combout  = (\inst3|Mux1~1_combout  & ((\inst3|Mux2~0_combout  & ((\inst6|prevPC [2]))) # (!\inst3|Mux2~0_combout  & (\inst15|Mux13~1 )))) # (!\inst3|Mux1~1_combout  & (((\inst6|prevPC [2]))))

	.clk(gnd),
	.dataa(\inst15|Mux13~1 ),
	.datab(\inst6|prevPC [2]),
	.datac(\inst3|Mux1~1_combout ),
	.datad(\inst3|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux2~0 .lut_mask = "ccac";
defparam \inst10|Mux2~0 .operation_mode = "normal";
defparam \inst10|Mux2~0 .output_mode = "comb_only";
defparam \inst10|Mux2~0 .register_cascade_mode = "off";
defparam \inst10|Mux2~0 .sum_lutc_input = "datac";
defparam \inst10|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N8
cyclone_lcell \inst10|Mux2~1 (
// Equation(s):
// \inst10|Mux2~1_combout  = (\inst3|Mux2~1_combout  & ((\inst9|temp~regout  & ((\inst10|Mux2~0_combout ))) # (!\inst9|temp~regout  & (\inst15|Mux5~1_combout )))) # (!\inst3|Mux2~1_combout  & (((\inst10|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux2~1_combout ),
	.datab(\inst15|Mux5~1_combout ),
	.datac(\inst9|temp~regout ),
	.datad(\inst10|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux2~1 .lut_mask = "fd08";
defparam \inst10|Mux2~1 .operation_mode = "normal";
defparam \inst10|Mux2~1 .output_mode = "comb_only";
defparam \inst10|Mux2~1 .register_cascade_mode = "off";
defparam \inst10|Mux2~1 .sum_lutc_input = "datac";
defparam \inst10|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
cyclone_lcell \inst6|prevPC~19 (
// Equation(s):
// \inst6|prevPC~19_combout  = (\inst6|process_0~0_combout  & (((\inst6|prevPC [3])))) # (!\inst6|process_0~0_combout  & (((\inst8|W[3]~29_combout )) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(\inst8|W[7]~5_combout ),
	.datab(\inst6|prevPC [3]),
	.datac(\inst6|process_0~0_combout ),
	.datad(\inst8|W[3]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~19 .lut_mask = "cfc5";
defparam \inst6|prevPC~19 .operation_mode = "normal";
defparam \inst6|prevPC~19 .output_mode = "comb_only";
defparam \inst6|prevPC~19 .register_cascade_mode = "off";
defparam \inst6|prevPC~19 .sum_lutc_input = "datac";
defparam \inst6|prevPC~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
cyclone_lcell \inst6|prevPC[3] (
// Equation(s):
// \inst6|prevPC [3] = DFFEAS((\inst6|prevPC [3] $ ((\inst6|prevPC[2]~5 ))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~19_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[3]~7  = CARRY(((!\inst6|prevPC[2]~5 ) # (!\inst6|prevPC [3])))
// \inst6|prevPC[3]~7COUT1_38  = CARRY(((!\inst6|prevPC[2]~5COUT1_36 ) # (!\inst6|prevPC [3])))

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst6|prevPC [3]),
	.datac(\inst6|prevPC~19_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst6|prevPC[2]~5 ),
	.cin1(\inst6|prevPC[2]~5COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [3]),
	.cout(),
	.cout0(\inst6|prevPC[3]~7 ),
	.cout1(\inst6|prevPC[3]~7COUT1_38 ));
// synopsys translate_off
defparam \inst6|prevPC[3] .cin0_used = "true";
defparam \inst6|prevPC[3] .cin1_used = "true";
defparam \inst6|prevPC[3] .lut_mask = "3c3f";
defparam \inst6|prevPC[3] .operation_mode = "arithmetic";
defparam \inst6|prevPC[3] .output_mode = "reg_only";
defparam \inst6|prevPC[3] .register_cascade_mode = "off";
defparam \inst6|prevPC[3] .sum_lutc_input = "cin";
defparam \inst6|prevPC[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N1
cyclone_lcell \inst10|Mux3~0 (
// Equation(s):
// \inst10|Mux3~0_combout  = (\inst3|Mux1~1_combout  & ((\inst3|Mux2~0_combout  & ((\inst6|prevPC [3]))) # (!\inst3|Mux2~0_combout  & (\inst15|Mux12~1 )))) # (!\inst3|Mux1~1_combout  & (((\inst6|prevPC [3]))))

	.clk(gnd),
	.dataa(\inst15|Mux12~1 ),
	.datab(\inst6|prevPC [3]),
	.datac(\inst3|Mux1~1_combout ),
	.datad(\inst3|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux3~0 .lut_mask = "ccac";
defparam \inst10|Mux3~0 .operation_mode = "normal";
defparam \inst10|Mux3~0 .output_mode = "comb_only";
defparam \inst10|Mux3~0 .register_cascade_mode = "off";
defparam \inst10|Mux3~0 .sum_lutc_input = "datac";
defparam \inst10|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
cyclone_lcell \inst10|Mux3~1 (
// Equation(s):
// \inst10|Mux3~1_combout  = (\inst9|temp~regout  & (((\inst10|Mux3~0_combout )))) # (!\inst9|temp~regout  & ((\inst3|Mux2~1_combout  & (\inst15|Mux4~1_combout )) # (!\inst3|Mux2~1_combout  & ((\inst10|Mux3~0_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst15|Mux4~1_combout ),
	.datac(\inst3|Mux2~1_combout ),
	.datad(\inst10|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux3~1 .lut_mask = "ef40";
defparam \inst10|Mux3~1 .operation_mode = "normal";
defparam \inst10|Mux3~1 .output_mode = "comb_only";
defparam \inst10|Mux3~1 .register_cascade_mode = "off";
defparam \inst10|Mux3~1 .sum_lutc_input = "datac";
defparam \inst10|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
cyclone_lcell \inst6|prevPC~20 (
// Equation(s):
// \inst6|prevPC~20_combout  = (\inst6|process_0~0_combout  & (((\inst6|prevPC [4])))) # (!\inst6|process_0~0_combout  & (((\inst8|W[4]~23_combout )) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(\inst6|process_0~0_combout ),
	.datab(\inst8|W[7]~5_combout ),
	.datac(\inst6|prevPC [4]),
	.datad(\inst8|W[4]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~20 .lut_mask = "f5b1";
defparam \inst6|prevPC~20 .operation_mode = "normal";
defparam \inst6|prevPC~20 .output_mode = "comb_only";
defparam \inst6|prevPC~20 .register_cascade_mode = "off";
defparam \inst6|prevPC~20 .sum_lutc_input = "datac";
defparam \inst6|prevPC~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
cyclone_lcell \inst6|prevPC[4] (
// Equation(s):
// \inst6|prevPC [4] = DFFEAS((\inst6|prevPC [4] $ ((!\inst6|prevPC[3]~7 ))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~20_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[4]~9  = CARRY(((\inst6|prevPC [4] & !\inst6|prevPC[3]~7COUT1_38 )))

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst6|prevPC [4]),
	.datac(\inst6|prevPC~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst6|prevPC[3]~7 ),
	.cin1(\inst6|prevPC[3]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [4]),
	.cout(\inst6|prevPC[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC[4] .cin0_used = "true";
defparam \inst6|prevPC[4] .cin1_used = "true";
defparam \inst6|prevPC[4] .lut_mask = "c30c";
defparam \inst6|prevPC[4] .operation_mode = "arithmetic";
defparam \inst6|prevPC[4] .output_mode = "reg_only";
defparam \inst6|prevPC[4] .register_cascade_mode = "off";
defparam \inst6|prevPC[4] .sum_lutc_input = "cin";
defparam \inst6|prevPC[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N8
cyclone_lcell \inst10|Mux4~0 (
// Equation(s):
// \inst10|Mux4~0_combout  = (\inst3|Mux2~0_combout  & (\inst6|prevPC [4])) # (!\inst3|Mux2~0_combout  & ((\inst3|Mux1~1_combout  & ((\inst15|Mux11~1 ))) # (!\inst3|Mux1~1_combout  & (\inst6|prevPC [4]))))

	.clk(gnd),
	.dataa(\inst3|Mux2~0_combout ),
	.datab(\inst6|prevPC [4]),
	.datac(\inst3|Mux1~1_combout ),
	.datad(\inst15|Mux11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux4~0 .lut_mask = "dc8c";
defparam \inst10|Mux4~0 .operation_mode = "normal";
defparam \inst10|Mux4~0 .output_mode = "comb_only";
defparam \inst10|Mux4~0 .register_cascade_mode = "off";
defparam \inst10|Mux4~0 .sum_lutc_input = "datac";
defparam \inst10|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
cyclone_lcell \inst10|Mux4~1 (
// Equation(s):
// \inst10|Mux4~1_combout  = (\inst9|temp~regout  & (((\inst10|Mux4~0_combout )))) # (!\inst9|temp~regout  & ((\inst3|Mux2~1_combout  & (\inst15|Mux3~1_combout )) # (!\inst3|Mux2~1_combout  & ((\inst10|Mux4~0_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst15|Mux3~1_combout ),
	.datac(\inst3|Mux2~1_combout ),
	.datad(\inst10|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux4~1 .lut_mask = "ef40";
defparam \inst10|Mux4~1 .operation_mode = "normal";
defparam \inst10|Mux4~1 .output_mode = "comb_only";
defparam \inst10|Mux4~1 .register_cascade_mode = "off";
defparam \inst10|Mux4~1 .sum_lutc_input = "datac";
defparam \inst10|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
cyclone_lcell \inst6|prevPC~21 (
// Equation(s):
// \inst6|prevPC~21_combout  = (\inst6|process_0~0_combout  & (((\inst6|prevPC [5])))) # (!\inst6|process_0~0_combout  & (((\inst8|W[5]~17_combout )) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(\inst6|process_0~0_combout ),
	.datab(\inst8|W[7]~5_combout ),
	.datac(\inst6|prevPC [5]),
	.datad(\inst8|W[5]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~21 .lut_mask = "f5b1";
defparam \inst6|prevPC~21 .operation_mode = "normal";
defparam \inst6|prevPC~21 .output_mode = "comb_only";
defparam \inst6|prevPC~21 .register_cascade_mode = "off";
defparam \inst6|prevPC~21 .sum_lutc_input = "datac";
defparam \inst6|prevPC~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
cyclone_lcell \inst6|prevPC[5] (
// Equation(s):
// \inst6|prevPC [5] = DFFEAS((\inst6|prevPC [5] $ ((\inst6|prevPC[4]~9 ))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~21_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[5]~11  = CARRY(((!\inst6|prevPC[4]~9 ) # (!\inst6|prevPC [5])))
// \inst6|prevPC[5]~11COUT1_40  = CARRY(((!\inst6|prevPC[4]~9 ) # (!\inst6|prevPC [5])))

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst6|prevPC [5]),
	.datac(\inst6|prevPC~21_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(\inst6|prevPC[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [5]),
	.cout(),
	.cout0(\inst6|prevPC[5]~11 ),
	.cout1(\inst6|prevPC[5]~11COUT1_40 ));
// synopsys translate_off
defparam \inst6|prevPC[5] .cin_used = "true";
defparam \inst6|prevPC[5] .lut_mask = "3c3f";
defparam \inst6|prevPC[5] .operation_mode = "arithmetic";
defparam \inst6|prevPC[5] .output_mode = "reg_only";
defparam \inst6|prevPC[5] .register_cascade_mode = "off";
defparam \inst6|prevPC[5] .sum_lutc_input = "cin";
defparam \inst6|prevPC[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N5
cyclone_lcell \inst10|Mux5~0 (
// Equation(s):
// \inst10|Mux5~0_combout  = (\inst3|Mux2~0_combout  & (\inst6|prevPC [5])) # (!\inst3|Mux2~0_combout  & ((\inst3|Mux1~1_combout  & ((\inst15|Mux10~1 ))) # (!\inst3|Mux1~1_combout  & (\inst6|prevPC [5]))))

	.clk(gnd),
	.dataa(\inst3|Mux2~0_combout ),
	.datab(\inst6|prevPC [5]),
	.datac(\inst3|Mux1~1_combout ),
	.datad(\inst15|Mux10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux5~0 .lut_mask = "dc8c";
defparam \inst10|Mux5~0 .operation_mode = "normal";
defparam \inst10|Mux5~0 .output_mode = "comb_only";
defparam \inst10|Mux5~0 .register_cascade_mode = "off";
defparam \inst10|Mux5~0 .sum_lutc_input = "datac";
defparam \inst10|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
cyclone_lcell \inst10|Mux5~1 (
// Equation(s):
// \inst10|Mux5~1_combout  = (\inst9|temp~regout  & (((\inst10|Mux5~0_combout )))) # (!\inst9|temp~regout  & ((\inst3|Mux2~1_combout  & (\inst15|Mux2~1_combout )) # (!\inst3|Mux2~1_combout  & ((\inst10|Mux5~0_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst3|Mux2~1_combout ),
	.datac(\inst15|Mux2~1_combout ),
	.datad(\inst10|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux5~1 .lut_mask = "fb40";
defparam \inst10|Mux5~1 .operation_mode = "normal";
defparam \inst10|Mux5~1 .output_mode = "comb_only";
defparam \inst10|Mux5~1 .register_cascade_mode = "off";
defparam \inst10|Mux5~1 .sum_lutc_input = "datac";
defparam \inst10|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
cyclone_lcell \inst6|prevPC~22 (
// Equation(s):
// \inst6|prevPC~22_combout  = (\inst6|process_0~0_combout  & (\inst6|prevPC [6])) # (!\inst6|process_0~0_combout  & (((\inst8|W[6]~11_combout ) # (!\inst8|W[7]~5_combout ))))

	.clk(gnd),
	.dataa(\inst6|prevPC [6]),
	.datab(\inst8|W[7]~5_combout ),
	.datac(\inst6|process_0~0_combout ),
	.datad(\inst8|W[6]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~22 .lut_mask = "afa3";
defparam \inst6|prevPC~22 .operation_mode = "normal";
defparam \inst6|prevPC~22 .output_mode = "comb_only";
defparam \inst6|prevPC~22 .register_cascade_mode = "off";
defparam \inst6|prevPC~22 .sum_lutc_input = "datac";
defparam \inst6|prevPC~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
cyclone_lcell \inst6|prevPC[6] (
// Equation(s):
// \inst6|prevPC [6] = DFFEAS(\inst6|prevPC [6] $ ((((!(!\inst6|prevPC[4]~9  & \inst6|prevPC[5]~11 ) # (\inst6|prevPC[4]~9  & \inst6|prevPC[5]~11COUT1_40 ))))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~22_combout , , , \inst6|process_0~1_combout )
// \inst6|prevPC[6]~13  = CARRY((\inst6|prevPC [6] & ((!\inst6|prevPC[5]~11 ))))
// \inst6|prevPC[6]~13COUT1_42  = CARRY((\inst6|prevPC [6] & ((!\inst6|prevPC[5]~11COUT1_40 ))))

	.clk(!\CLK~combout ),
	.dataa(\inst6|prevPC [6]),
	.datab(vcc),
	.datac(\inst6|prevPC~22_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(\inst6|prevPC[4]~9 ),
	.cin0(\inst6|prevPC[5]~11 ),
	.cin1(\inst6|prevPC[5]~11COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [6]),
	.cout(),
	.cout0(\inst6|prevPC[6]~13 ),
	.cout1(\inst6|prevPC[6]~13COUT1_42 ));
// synopsys translate_off
defparam \inst6|prevPC[6] .cin0_used = "true";
defparam \inst6|prevPC[6] .cin1_used = "true";
defparam \inst6|prevPC[6] .cin_used = "true";
defparam \inst6|prevPC[6] .lut_mask = "a50a";
defparam \inst6|prevPC[6] .operation_mode = "arithmetic";
defparam \inst6|prevPC[6] .output_mode = "reg_only";
defparam \inst6|prevPC[6] .register_cascade_mode = "off";
defparam \inst6|prevPC[6] .sum_lutc_input = "cin";
defparam \inst6|prevPC[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N8
cyclone_lcell \inst10|Mux6~0 (
// Equation(s):
// \inst10|Mux6~0_combout  = (\inst3|Mux1~1_combout  & ((\inst3|Mux2~0_combout  & (\inst6|prevPC [6])) # (!\inst3|Mux2~0_combout  & ((\inst15|Mux9~1 ))))) # (!\inst3|Mux1~1_combout  & (\inst6|prevPC [6]))

	.clk(gnd),
	.dataa(\inst6|prevPC [6]),
	.datab(\inst3|Mux1~1_combout ),
	.datac(\inst3|Mux2~0_combout ),
	.datad(\inst15|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux6~0 .lut_mask = "aea2";
defparam \inst10|Mux6~0 .operation_mode = "normal";
defparam \inst10|Mux6~0 .output_mode = "comb_only";
defparam \inst10|Mux6~0 .register_cascade_mode = "off";
defparam \inst10|Mux6~0 .sum_lutc_input = "datac";
defparam \inst10|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N9
cyclone_lcell \inst10|Mux6~1 (
// Equation(s):
// \inst10|Mux6~1_combout  = (\inst3|Mux2~1_combout  & ((\inst9|temp~regout  & ((\inst10|Mux6~0_combout ))) # (!\inst9|temp~regout  & (\inst15|Mux1~1_combout )))) # (!\inst3|Mux2~1_combout  & (((\inst10|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux2~1_combout ),
	.datab(\inst15|Mux1~1_combout ),
	.datac(\inst9|temp~regout ),
	.datad(\inst10|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux6~1 .lut_mask = "fd08";
defparam \inst10|Mux6~1 .operation_mode = "normal";
defparam \inst10|Mux6~1 .output_mode = "comb_only";
defparam \inst10|Mux6~1 .register_cascade_mode = "off";
defparam \inst10|Mux6~1 .sum_lutc_input = "datac";
defparam \inst10|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
cyclone_lcell \inst6|prevPC~23 (
// Equation(s):
// \inst6|prevPC~23_combout  = (\inst6|process_0~0_combout  & (((\inst6|prevPC [7])))) # (!\inst6|process_0~0_combout  & (((\inst8|W[7]~4_combout )) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(\inst8|W[7]~5_combout ),
	.datab(\inst6|process_0~0_combout ),
	.datac(\inst6|prevPC [7]),
	.datad(\inst8|W[7]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|prevPC~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC~23 .lut_mask = "f3d1";
defparam \inst6|prevPC~23 .operation_mode = "normal";
defparam \inst6|prevPC~23 .output_mode = "comb_only";
defparam \inst6|prevPC~23 .register_cascade_mode = "off";
defparam \inst6|prevPC~23 .sum_lutc_input = "datac";
defparam \inst6|prevPC~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
cyclone_lcell \inst6|prevPC[7] (
// Equation(s):
// \inst6|prevPC [7] = DFFEAS(\inst6|prevPC [7] $ (((((!\inst6|prevPC[4]~9  & \inst6|prevPC[6]~13 ) # (\inst6|prevPC[4]~9  & \inst6|prevPC[6]~13COUT1_42 ))))), !GLOBAL(\CLK~combout ), VCC, , , \inst6|prevPC~23_combout , , , \inst6|process_0~1_combout )

	.clk(!\CLK~combout ),
	.dataa(\inst6|prevPC [7]),
	.datab(vcc),
	.datac(\inst6|prevPC~23_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|process_0~1_combout ),
	.ena(vcc),
	.cin(\inst6|prevPC[4]~9 ),
	.cin0(\inst6|prevPC[6]~13 ),
	.cin1(\inst6|prevPC[6]~13COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|prevPC [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|prevPC[7] .cin0_used = "true";
defparam \inst6|prevPC[7] .cin1_used = "true";
defparam \inst6|prevPC[7] .cin_used = "true";
defparam \inst6|prevPC[7] .lut_mask = "5a5a";
defparam \inst6|prevPC[7] .operation_mode = "normal";
defparam \inst6|prevPC[7] .output_mode = "reg_only";
defparam \inst6|prevPC[7] .register_cascade_mode = "off";
defparam \inst6|prevPC[7] .sum_lutc_input = "cin";
defparam \inst6|prevPC[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y5_N6
cyclone_lcell \inst10|Mux7~0 (
// Equation(s):
// \inst10|Mux7~0_combout  = (\inst3|Mux1~1_combout  & ((\inst3|Mux2~0_combout  & (\inst6|prevPC [7])) # (!\inst3|Mux2~0_combout  & ((\inst15|Mux8~1 ))))) # (!\inst3|Mux1~1_combout  & (\inst6|prevPC [7]))

	.clk(gnd),
	.dataa(\inst3|Mux1~1_combout ),
	.datab(\inst6|prevPC [7]),
	.datac(\inst3|Mux2~0_combout ),
	.datad(\inst15|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux7~0 .lut_mask = "cec4";
defparam \inst10|Mux7~0 .operation_mode = "normal";
defparam \inst10|Mux7~0 .output_mode = "comb_only";
defparam \inst10|Mux7~0 .register_cascade_mode = "off";
defparam \inst10|Mux7~0 .sum_lutc_input = "datac";
defparam \inst10|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
cyclone_lcell \inst10|Mux7~1 (
// Equation(s):
// \inst10|Mux7~1_combout  = (\inst9|temp~regout  & (((\inst10|Mux7~0_combout )))) # (!\inst9|temp~regout  & ((\inst3|Mux2~1_combout  & (\inst15|Mux0~1_combout )) # (!\inst3|Mux2~1_combout  & ((\inst10|Mux7~0_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst15|Mux0~1_combout ),
	.datac(\inst3|Mux2~1_combout ),
	.datad(\inst10|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Mux7~1 .lut_mask = "ef40";
defparam \inst10|Mux7~1 .operation_mode = "normal";
defparam \inst10|Mux7~1 .output_mode = "comb_only";
defparam \inst10|Mux7~1 .register_cascade_mode = "off";
defparam \inst10|Mux7~1 .sum_lutc_input = "datac";
defparam \inst10|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X13_Y7
cyclone_ram_block \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 (
	.portawe(\inst|RAMlap|_~2_combout ),
	.portbrewe(vcc),
	.clk0(\CLK~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|W[0]~47 ,\inst8|W[1]~42_combout ,\inst8|W[2]~36 ,\inst8|W[3]~30_combout ,\inst8|W[4]~24_combout ,\inst8|W[5]~18_combout ,\inst8|W[6]~12 ,\inst8|W[7]~6_combout }),
	.portaaddr({\inst10|Mux7~1_combout ,\inst10|Mux6~1_combout ,\inst10|Mux5~1_combout ,\inst10|Mux4~1_combout ,\inst10|Mux3~1_combout ,\inst10|Mux2~1_combout ,\inst10|Mux1~1_combout ,\inst10|Mux0~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .init_file = "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .logical_ram_name = "RAMlap:inst|lpm_ram_io:RAMlap|altram:sram|altsyncram:ram_block|altsyncram_4ce1:auto_generated|ALTSYNCRAM";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_width = 8;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .port_b_data_width = 8;
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst|RAMlap|sram|ram_block|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000012000000000001B482500000B888602040E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E31308BF2526EF8FEA2D2AC589CAEA;
// synopsys translate_on

// Location: LC_X15_Y8_N9
cyclone_lcell \inst8|W[1]~37 (
// Equation(s):
// \inst8|W[1]~37_combout  = (\Data_In~combout [1] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [1]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [1] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [1]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [1]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst|RAMlap|sram|ram_block|auto_generated|q_a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[1]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[1]~37 .lut_mask = "bb0b";
defparam \inst8|W[1]~37 .operation_mode = "normal";
defparam \inst8|W[1]~37 .output_mode = "comb_only";
defparam \inst8|W[1]~37 .register_cascade_mode = "off";
defparam \inst8|W[1]~37 .sum_lutc_input = "datac";
defparam \inst8|W[1]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N2
cyclone_lcell \inst8|W[1]~38 (
// Equation(s):
// \inst8|W[1]~38_combout  = (\inst3|Mux5~0  & (\inst3|Mux8~0_combout  & (\inst14|T[2]~72_combout  & !\inst3|Mux9~0_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux5~0 ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst14|T[2]~72_combout ),
	.datad(\inst3|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[1]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[1]~38 .lut_mask = "0080";
defparam \inst8|W[1]~38 .operation_mode = "normal";
defparam \inst8|W[1]~38 .output_mode = "comb_only";
defparam \inst8|W[1]~38 .register_cascade_mode = "off";
defparam \inst8|W[1]~38 .sum_lutc_input = "datac";
defparam \inst8|W[1]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N3
cyclone_lcell \inst8|W[1]~39 (
// Equation(s):
// \inst8|W[1]~39_combout  = (\inst8|W[1]~37_combout  & ((\inst8|W[1]~38_combout ) # ((\inst14|T[0]~12_combout  & \inst3|Mux9~0_combout ))))

	.clk(gnd),
	.dataa(\inst14|T[0]~12_combout ),
	.datab(\inst3|Mux9~0_combout ),
	.datac(\inst8|W[1]~37_combout ),
	.datad(\inst8|W[1]~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[1]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[1]~39 .lut_mask = "f080";
defparam \inst8|W[1]~39 .operation_mode = "normal";
defparam \inst8|W[1]~39 .output_mode = "comb_only";
defparam \inst8|W[1]~39 .register_cascade_mode = "off";
defparam \inst8|W[1]~39 .sum_lutc_input = "datac";
defparam \inst8|W[1]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N0
cyclone_lcell \inst8|W[1]~41 (
// Equation(s):
// \inst8|W[1]~41_combout  = (\inst8|W[1]~39_combout ) # ((\inst8|W[1]~37_combout  & ((\inst8|W[1]~40_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst8|W[1]~40_combout ),
	.datab(\inst8|W[1]~37_combout ),
	.datac(\inst5|SHIFT_FBUS~0_combout ),
	.datad(\inst8|W[1]~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[1]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[1]~41 .lut_mask = "ff8c";
defparam \inst8|W[1]~41 .operation_mode = "normal";
defparam \inst8|W[1]~41 .output_mode = "comb_only";
defparam \inst8|W[1]~41 .register_cascade_mode = "off";
defparam \inst8|W[1]~41 .sum_lutc_input = "datac";
defparam \inst8|W[1]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N1
cyclone_lcell \inst8|W[1]~42 (
// Equation(s):
// \inst8|W[1]~42_combout  = (((\inst8|W[1]~41_combout ) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[1]~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[1]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[1]~42 .lut_mask = "ff0f";
defparam \inst8|W[1]~42 .operation_mode = "normal";
defparam \inst8|W[1]~42 .output_mode = "comb_only";
defparam \inst8|W[1]~42 .register_cascade_mode = "off";
defparam \inst8|W[1]~42 .sum_lutc_input = "datac";
defparam \inst8|W[1]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N9
cyclone_lcell \inst14|T[7]~25 (
// Equation(s):
// \inst14|T[7]~25_combout  = (\inst4|IRo [7] & (\inst15|Mux0~1_combout )) # (!\inst4|IRo [7] & ((\inst4|IRo [5] & ((\inst14|Add1~10_combout ))) # (!\inst4|IRo [5] & (\inst15|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [7]),
	.datab(\inst15|Mux0~1_combout ),
	.datac(\inst14|Add1~10_combout ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~25 .lut_mask = "d8cc";
defparam \inst14|T[7]~25 .operation_mode = "normal";
defparam \inst14|T[7]~25 .output_mode = "comb_only";
defparam \inst14|T[7]~25 .register_cascade_mode = "off";
defparam \inst14|T[7]~25 .sum_lutc_input = "datac";
defparam \inst14|T[7]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N7
cyclone_lcell \inst14|T[7]~28 (
// Equation(s):
// \inst14|T[7]~28_combout  = (\inst15|Mux0~1_combout  & ((\inst4|IRo [7]) # ((\inst4|IRo [5]) # (\inst15|Mux8~1 ))))

	.clk(gnd),
	.dataa(\inst15|Mux0~1_combout ),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~28 .lut_mask = "aaa8";
defparam \inst14|T[7]~28 .operation_mode = "normal";
defparam \inst14|T[7]~28 .output_mode = "comb_only";
defparam \inst14|T[7]~28 .register_cascade_mode = "off";
defparam \inst14|T[7]~28 .sum_lutc_input = "datac";
defparam \inst14|T[7]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y6_N6
cyclone_lcell \inst4|IRo[1] (
// Equation(s):
// \inst14|T[7]~26  = (\inst3|Mux5~1  & ((F1_IRo[1] & ((\inst15|inC [7]))) # (!F1_IRo[1] & (\inst15|Mux8~0 ))))
// \inst4|IRo [1] = DFFEAS(\inst14|T[7]~26 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , \inst8|W[1]~42_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(\inst3|Mux5~1 ),
	.datab(\inst15|Mux8~0 ),
	.datac(\inst8|W[1]~42_combout ),
	.datad(\inst15|inC [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~26 ),
	.regout(\inst4|IRo [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[1] .lut_mask = "a808";
defparam \inst4|IRo[1] .operation_mode = "normal";
defparam \inst4|IRo[1] .output_mode = "reg_and_comb";
defparam \inst4|IRo[1] .register_cascade_mode = "off";
defparam \inst4|IRo[1] .sum_lutc_input = "qfbk";
defparam \inst4|IRo[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X18_Y6_N9
cyclone_lcell \inst14|T[7]~27 (
// Equation(s):
// \inst14|T[7]~27_combout  = (\inst14|T[7]~26 ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~10_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux0~1_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux3~0_combout ),
	.datab(\inst15|Mux0~1_combout ),
	.datac(\inst14|Add0~10_combout ),
	.datad(\inst14|T[7]~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~27 .lut_mask = "ffe4";
defparam \inst14|T[7]~27 .operation_mode = "normal";
defparam \inst14|T[7]~27 .output_mode = "comb_only";
defparam \inst14|T[7]~27 .register_cascade_mode = "off";
defparam \inst14|T[7]~27 .sum_lutc_input = "datac";
defparam \inst14|T[7]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N2
cyclone_lcell \inst14|T[7]~29 (
// Equation(s):
// \inst14|T[7]~29_combout  = (\inst4|IRo [4] & (((\inst4|IRo [6]) # (\inst14|T[7]~27_combout )))) # (!\inst4|IRo [4] & (\inst14|T[7]~28_combout  & (!\inst4|IRo [6])))

	.clk(gnd),
	.dataa(\inst4|IRo [4]),
	.datab(\inst14|T[7]~28_combout ),
	.datac(\inst4|IRo [6]),
	.datad(\inst14|T[7]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~29 .lut_mask = "aea4";
defparam \inst14|T[7]~29 .operation_mode = "normal";
defparam \inst14|T[7]~29 .output_mode = "comb_only";
defparam \inst14|T[7]~29 .register_cascade_mode = "off";
defparam \inst14|T[7]~29 .sum_lutc_input = "datac";
defparam \inst14|T[7]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N3
cyclone_lcell \inst14|T[7]~31 (
// Equation(s):
// \inst14|T[7]~31_combout  = (\inst4|IRo [6] & ((\inst14|T[7]~29_combout  & (\inst14|T[7]~30_combout )) # (!\inst14|T[7]~29_combout  & ((\inst14|T[7]~25_combout ))))) # (!\inst4|IRo [6] & (((\inst14|T[7]~29_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst14|T[7]~30_combout ),
	.datac(\inst14|T[7]~25_combout ),
	.datad(\inst14|T[7]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~31 .lut_mask = "dda0";
defparam \inst14|T[7]~31 .operation_mode = "normal";
defparam \inst14|T[7]~31 .output_mode = "comb_only";
defparam \inst14|T[7]~31 .register_cascade_mode = "off";
defparam \inst14|T[7]~31 .sum_lutc_input = "datac";
defparam \inst14|T[7]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N1
cyclone_lcell \inst2|Co~3 (
// Equation(s):
// \inst2|Co~3_combout  = (\inst3|Mux9~0_combout  & ((\inst9|temp~regout  & (\inst14|T[7]~24_combout )) # (!\inst9|temp~regout  & ((\inst14|T[7]~31_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst3|Mux9~0_combout ),
	.datac(\inst14|T[7]~24_combout ),
	.datad(\inst14|T[7]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Co~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Co~3 .lut_mask = "c480";
defparam \inst2|Co~3 .operation_mode = "normal";
defparam \inst2|Co~3 .output_mode = "comb_only";
defparam \inst2|Co~3 .register_cascade_mode = "off";
defparam \inst2|Co~3 .sum_lutc_input = "datac";
defparam \inst2|Co~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
cyclone_lcell \inst2|Co~2 (
// Equation(s):
// \inst2|Co~2_combout  = (!\inst3|Mux9~0_combout  & (\inst3|Mux8~0_combout  & (\inst3|Mux5~0  & \inst14|T[0]~12_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst3|Mux5~0 ),
	.datad(\inst14|T[0]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Co~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Co~2 .lut_mask = "4000";
defparam \inst2|Co~2 .operation_mode = "normal";
defparam \inst2|Co~2 .output_mode = "comb_only";
defparam \inst2|Co~2 .register_cascade_mode = "off";
defparam \inst2|Co~2 .sum_lutc_input = "datac";
defparam \inst2|Co~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N5
cyclone_lcell \inst2|Co~5 (
// Equation(s):
// \inst2|Co~5_combout  = (\inst5|ZF_EN~1_combout  & ((\inst8|W[7]~2_combout  & ((\inst2|Co~regout ))) # (!\inst8|W[7]~2_combout  & (\inst14|CF~1_combout )))) # (!\inst5|ZF_EN~1_combout  & (\inst14|CF~1_combout ))

	.clk(gnd),
	.dataa(\inst5|ZF_EN~1_combout ),
	.datab(\inst14|CF~1_combout ),
	.datac(\inst8|W[7]~2_combout ),
	.datad(\inst2|Co~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Co~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Co~5 .lut_mask = "ec4c";
defparam \inst2|Co~5 .operation_mode = "normal";
defparam \inst2|Co~5 .output_mode = "comb_only";
defparam \inst2|Co~5 .register_cascade_mode = "off";
defparam \inst2|Co~5 .sum_lutc_input = "datac";
defparam \inst2|Co~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N6
cyclone_lcell \inst2|Co (
// Equation(s):
// \inst2|Co~regout  = DFFEAS(((\inst2|Co~3_combout ) # ((\inst2|Co~2_combout ) # (\inst2|Co~5_combout ))), !GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst2|Co~3_combout ),
	.datac(\inst2|Co~2_combout ),
	.datad(\inst2|Co~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|Co~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Co .lut_mask = "fffc";
defparam \inst2|Co .operation_mode = "normal";
defparam \inst2|Co .output_mode = "reg_only";
defparam \inst2|Co .register_cascade_mode = "off";
defparam \inst2|Co .sum_lutc_input = "datac";
defparam \inst2|Co .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
cyclone_lcell \inst5|PC_LD~0 (
// Equation(s):
// \inst5|PC_LD~0_combout  = (\inst2|Co~regout  & (\inst4|IRo [1] & (!\inst4|IRo [0] & \inst3|Mux12~0_combout )))

	.clk(gnd),
	.dataa(\inst2|Co~regout ),
	.datab(\inst4|IRo [1]),
	.datac(\inst4|IRo [0]),
	.datad(\inst3|Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|PC_LD~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|PC_LD~0 .lut_mask = "0800";
defparam \inst5|PC_LD~0 .operation_mode = "normal";
defparam \inst5|PC_LD~0 .output_mode = "comb_only";
defparam \inst5|PC_LD~0 .register_cascade_mode = "off";
defparam \inst5|PC_LD~0 .sum_lutc_input = "datac";
defparam \inst5|PC_LD~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
cyclone_lcell \inst5|RAM_RL (
// Equation(s):
// \inst5|RAM_RL~combout  = (\inst5|PC_LD~0_combout ) # ((\inst9|temp~regout ) # ((\inst3|Mux2~1_combout ) # (!\inst5|RAM_RL~0_combout )))

	.clk(gnd),
	.dataa(\inst5|PC_LD~0_combout ),
	.datab(\inst9|temp~regout ),
	.datac(\inst5|RAM_RL~0_combout ),
	.datad(\inst3|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|RAM_RL~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|RAM_RL .lut_mask = "ffef";
defparam \inst5|RAM_RL .operation_mode = "normal";
defparam \inst5|RAM_RL .output_mode = "comb_only";
defparam \inst5|RAM_RL .register_cascade_mode = "off";
defparam \inst5|RAM_RL .sum_lutc_input = "datac";
defparam \inst5|RAM_RL .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
cyclone_lcell \inst8|W[4]~19 (
// Equation(s):
// \inst8|W[4]~19_combout  = (\Data_In~combout [4] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [4]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [4] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [4]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [4]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst|RAMlap|sram|ram_block|auto_generated|q_a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[4]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[4]~19 .lut_mask = "bb0b";
defparam \inst8|W[4]~19 .operation_mode = "normal";
defparam \inst8|W[4]~19 .output_mode = "comb_only";
defparam \inst8|W[4]~19 .register_cascade_mode = "off";
defparam \inst8|W[4]~19 .sum_lutc_input = "datac";
defparam \inst8|W[4]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N6
cyclone_lcell \inst8|W[4]~22 (
// Equation(s):
// \inst8|W[4]~22_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & (\inst14|T[4]~44_combout )) # (!\inst9|temp~regout  & ((\inst14|T[4]~51_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst14|T[4]~44_combout ),
	.datac(\inst8|W[7]~2_combout ),
	.datad(\inst14|T[4]~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[4]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[4]~22 .lut_mask = "d080";
defparam \inst8|W[4]~22 .operation_mode = "normal";
defparam \inst8|W[4]~22 .output_mode = "comb_only";
defparam \inst8|W[4]~22 .register_cascade_mode = "off";
defparam \inst8|W[4]~22 .sum_lutc_input = "datac";
defparam \inst8|W[4]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
cyclone_lcell \inst8|W[4]~20 (
// Equation(s):
// \inst8|W[4]~20_combout  = (!\inst3|Mux9~0_combout  & (\inst3|Mux8~0_combout  & (\inst3|Mux5~0  & \inst14|T[5]~42_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst3|Mux5~0 ),
	.datad(\inst14|T[5]~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[4]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[4]~20 .lut_mask = "4000";
defparam \inst8|W[4]~20 .operation_mode = "normal";
defparam \inst8|W[4]~20 .output_mode = "comb_only";
defparam \inst8|W[4]~20 .register_cascade_mode = "off";
defparam \inst8|W[4]~20 .sum_lutc_input = "datac";
defparam \inst8|W[4]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
cyclone_lcell \inst8|W[4]~21 (
// Equation(s):
// \inst8|W[4]~21_combout  = (\inst8|W[4]~19_combout  & ((\inst8|W[4]~20_combout ) # ((\inst3|Mux9~0_combout  & \inst14|T[3]~62_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst8|W[4]~19_combout ),
	.datac(\inst8|W[4]~20_combout ),
	.datad(\inst14|T[3]~62_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[4]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[4]~21 .lut_mask = "c8c0";
defparam \inst8|W[4]~21 .operation_mode = "normal";
defparam \inst8|W[4]~21 .output_mode = "comb_only";
defparam \inst8|W[4]~21 .register_cascade_mode = "off";
defparam \inst8|W[4]~21 .sum_lutc_input = "datac";
defparam \inst8|W[4]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
cyclone_lcell \inst8|W[4]~23 (
// Equation(s):
// \inst8|W[4]~23_combout  = (\inst8|W[4]~21_combout ) # ((\inst8|W[4]~19_combout  & ((\inst8|W[4]~22_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[4]~19_combout ),
	.datac(\inst8|W[4]~22_combout ),
	.datad(\inst8|W[4]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[4]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[4]~23 .lut_mask = "ffc4";
defparam \inst8|W[4]~23 .operation_mode = "normal";
defparam \inst8|W[4]~23 .output_mode = "comb_only";
defparam \inst8|W[4]~23 .register_cascade_mode = "off";
defparam \inst8|W[4]~23 .sum_lutc_input = "datac";
defparam \inst8|W[4]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
cyclone_lcell \inst8|W[4]~24 (
// Equation(s):
// \inst8|W[4]~24_combout  = (((\inst8|W[4]~23_combout ) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[4]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[4]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[4]~24 .lut_mask = "ff0f";
defparam \inst8|W[4]~24 .operation_mode = "normal";
defparam \inst8|W[4]~24 .output_mode = "comb_only";
defparam \inst8|W[4]~24 .register_cascade_mode = "off";
defparam \inst8|W[4]~24 .sum_lutc_input = "datac";
defparam \inst8|W[4]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
cyclone_lcell \inst4|IRo[4] (
// Equation(s):
// \inst3|Mux3~1  = ((!\inst4|IRo [6] & (F1_IRo[4] & !\inst9|temp~regout )))
// \inst4|IRo [4] = DFFEAS(\inst3|Mux3~1 , !GLOBAL(\CLK~combout ), VCC, , \inst9|temp~regout , \inst8|W[4]~24_combout , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [6]),
	.datac(\inst8|W[4]~24_combout ),
	.datad(\inst9|temp~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|temp~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux3~1 ),
	.regout(\inst4|IRo [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|IRo[4] .lut_mask = "0030";
defparam \inst4|IRo[4] .operation_mode = "normal";
defparam \inst4|IRo[4] .output_mode = "reg_and_comb";
defparam \inst4|IRo[4] .register_cascade_mode = "off";
defparam \inst4|IRo[4] .sum_lutc_input = "qfbk";
defparam \inst4|IRo[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y8_N2
cyclone_lcell \inst5|ZF_EN~0 (
// Equation(s):
// \inst5|ZF_EN~0_combout  = (\inst3|Mux5~0  & (!\inst4|IRo [4] & ((!\inst3|Mux3~1 ) # (!\inst3|Mux3~0_combout )))) # (!\inst3|Mux5~0  & (((!\inst3|Mux3~1 )) # (!\inst3|Mux3~0_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux5~0 ),
	.datab(\inst3|Mux3~0_combout ),
	.datac(\inst3|Mux3~1 ),
	.datad(\inst4|IRo [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|ZF_EN~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|ZF_EN~0 .lut_mask = "153f";
defparam \inst5|ZF_EN~0 .operation_mode = "normal";
defparam \inst5|ZF_EN~0 .output_mode = "comb_only";
defparam \inst5|ZF_EN~0 .register_cascade_mode = "off";
defparam \inst5|ZF_EN~0 .sum_lutc_input = "datac";
defparam \inst5|ZF_EN~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N3
cyclone_lcell \inst5|ZF_EN~1 (
// Equation(s):
// \inst5|ZF_EN~1_combout  = (\inst5|ZF_EN~0_combout  & ((\inst4|IRo [6] $ (\inst4|IRo [5])) # (!\inst3|Mux4~0 )))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst3|Mux4~0 ),
	.datac(\inst5|ZF_EN~0_combout ),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|ZF_EN~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|ZF_EN~1 .lut_mask = "70b0";
defparam \inst5|ZF_EN~1 .operation_mode = "normal";
defparam \inst5|ZF_EN~1 .output_mode = "comb_only";
defparam \inst5|ZF_EN~1 .register_cascade_mode = "off";
defparam \inst5|ZF_EN~1 .sum_lutc_input = "datac";
defparam \inst5|ZF_EN~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N4
cyclone_lcell \inst5|CF_EN~0 (
// Equation(s):
// \inst5|CF_EN~0_combout  = ((\inst8|W[7]~2_combout  & ((\inst5|ZF_EN~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|W[7]~2_combout ),
	.datac(vcc),
	.datad(\inst5|ZF_EN~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|CF_EN~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|CF_EN~0 .lut_mask = "cc00";
defparam \inst5|CF_EN~0 .operation_mode = "normal";
defparam \inst5|CF_EN~0 .output_mode = "comb_only";
defparam \inst5|CF_EN~0 .register_cascade_mode = "off";
defparam \inst5|CF_EN~0 .sum_lutc_input = "datac";
defparam \inst5|CF_EN~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N5
cyclone_lcell \inst5|GENERAL_WE~1 (
// Equation(s):
// \inst5|GENERAL_WE~1_combout  = (\inst5|CF_EN~0_combout  & (((!\inst5|GENERAL_WE~0_combout ) # (!\inst4|IRo [4])) # (!\inst4|IRo [6])))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst4|IRo [4]),
	.datac(\inst5|GENERAL_WE~0_combout ),
	.datad(\inst5|CF_EN~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|GENERAL_WE~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|GENERAL_WE~1 .lut_mask = "7f00";
defparam \inst5|GENERAL_WE~1 .operation_mode = "normal";
defparam \inst5|GENERAL_WE~1 .output_mode = "comb_only";
defparam \inst5|GENERAL_WE~1 .register_cascade_mode = "off";
defparam \inst5|GENERAL_WE~1 .sum_lutc_input = "datac";
defparam \inst5|GENERAL_WE~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
cyclone_lcell \inst15|inA[7]~1 (
// Equation(s):
// \inst15|inA[7]~1_combout  = (\inst15|inA[7]~0_combout  & ((\inst3|Mux2~1_combout ) # ((\inst3|Mux13~0_combout ) # (!\inst5|GENERAL_WE~1_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux2~1_combout ),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|GENERAL_WE~1_combout ),
	.datad(\inst15|inA[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|inA[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inA[7]~1 .lut_mask = "ef00";
defparam \inst15|inA[7]~1 .operation_mode = "normal";
defparam \inst15|inA[7]~1 .output_mode = "comb_only";
defparam \inst15|inA[7]~1 .register_cascade_mode = "off";
defparam \inst15|inA[7]~1 .sum_lutc_input = "datac";
defparam \inst15|inA[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N0
cyclone_lcell \inst14|T[5]~33 (
// Equation(s):
// \inst14|T[5]~33_combout  = ((\inst14|T[7]~1_combout  & (\inst15|inB [5])) # (!\inst14|T[7]~1_combout  & ((\inst15|inA [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst15|inB [5]),
	.datac(\inst14|T[7]~1_combout ),
	.datad(\inst15|inA [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~33 .lut_mask = "cfc0";
defparam \inst14|T[5]~33 .operation_mode = "normal";
defparam \inst14|T[5]~33 .output_mode = "comb_only";
defparam \inst14|T[5]~33 .register_cascade_mode = "off";
defparam \inst14|T[5]~33 .sum_lutc_input = "datac";
defparam \inst14|T[5]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N4
cyclone_lcell \inst14|T[5]~34 (
// Equation(s):
// \inst14|T[5]~34_combout  = ((\inst14|T[7]~3_combout  & ((\inst15|inC [5]))) # (!\inst14|T[7]~3_combout  & (\inst14|T[5]~33_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst14|T[5]~33_combout ),
	.datac(\inst15|inC [5]),
	.datad(\inst14|T[7]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[5]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[5]~34 .lut_mask = "f0cc";
defparam \inst14|T[5]~34 .operation_mode = "normal";
defparam \inst14|T[5]~34 .output_mode = "comb_only";
defparam \inst14|T[5]~34 .register_cascade_mode = "off";
defparam \inst14|T[5]~34 .sum_lutc_input = "datac";
defparam \inst14|T[5]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
cyclone_lcell \inst8|W[5]~16 (
// Equation(s):
// \inst8|W[5]~16_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & (\inst14|T[5]~34_combout )) # (!\inst9|temp~regout  & ((\inst14|T[5]~41_combout )))))

	.clk(gnd),
	.dataa(\inst8|W[7]~2_combout ),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[5]~34_combout ),
	.datad(\inst14|T[5]~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[5]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[5]~16 .lut_mask = "a280";
defparam \inst8|W[5]~16 .operation_mode = "normal";
defparam \inst8|W[5]~16 .output_mode = "comb_only";
defparam \inst8|W[5]~16 .register_cascade_mode = "off";
defparam \inst8|W[5]~16 .sum_lutc_input = "datac";
defparam \inst8|W[5]~16 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [5]),
	.regout(),
	.padio(Data_In[5]));
// synopsys translate_off
defparam \Data_In[5]~I .input_async_reset = "none";
defparam \Data_In[5]~I .input_power_up = "low";
defparam \Data_In[5]~I .input_register_mode = "none";
defparam \Data_In[5]~I .input_sync_reset = "none";
defparam \Data_In[5]~I .oe_async_reset = "none";
defparam \Data_In[5]~I .oe_power_up = "low";
defparam \Data_In[5]~I .oe_register_mode = "none";
defparam \Data_In[5]~I .oe_sync_reset = "none";
defparam \Data_In[5]~I .operation_mode = "input";
defparam \Data_In[5]~I .output_async_reset = "none";
defparam \Data_In[5]~I .output_power_up = "low";
defparam \Data_In[5]~I .output_register_mode = "none";
defparam \Data_In[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X15_Y8_N4
cyclone_lcell \inst8|W[5]~13 (
// Equation(s):
// \inst8|W[5]~13_combout  = (\Data_In~combout [5] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [5]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [5] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [5]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [5]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst|RAMlap|sram|ram_block|auto_generated|q_a [5]),
	.datad(\inst5|RAM_RL~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[5]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[5]~13 .lut_mask = "b0bb";
defparam \inst8|W[5]~13 .operation_mode = "normal";
defparam \inst8|W[5]~13 .output_mode = "comb_only";
defparam \inst8|W[5]~13 .register_cascade_mode = "off";
defparam \inst8|W[5]~13 .sum_lutc_input = "datac";
defparam \inst8|W[5]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
cyclone_lcell \inst8|W[5]~14 (
// Equation(s):
// \inst8|W[5]~14_combout  = (\inst3|Mux8~0_combout  & (\inst3|Mux5~0  & (!\inst3|Mux9~0_combout  & \inst14|T[6]~22_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux8~0_combout ),
	.datab(\inst3|Mux5~0 ),
	.datac(\inst3|Mux9~0_combout ),
	.datad(\inst14|T[6]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[5]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[5]~14 .lut_mask = "0800";
defparam \inst8|W[5]~14 .operation_mode = "normal";
defparam \inst8|W[5]~14 .output_mode = "comb_only";
defparam \inst8|W[5]~14 .register_cascade_mode = "off";
defparam \inst8|W[5]~14 .sum_lutc_input = "datac";
defparam \inst8|W[5]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
cyclone_lcell \inst8|W[5]~15 (
// Equation(s):
// \inst8|W[5]~15_combout  = (\inst8|W[5]~13_combout  & ((\inst8|W[5]~14_combout ) # ((\inst3|Mux9~0_combout  & \inst14|T[4]~52_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst8|W[5]~13_combout ),
	.datac(\inst14|T[4]~52_combout ),
	.datad(\inst8|W[5]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[5]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[5]~15 .lut_mask = "cc80";
defparam \inst8|W[5]~15 .operation_mode = "normal";
defparam \inst8|W[5]~15 .output_mode = "comb_only";
defparam \inst8|W[5]~15 .register_cascade_mode = "off";
defparam \inst8|W[5]~15 .sum_lutc_input = "datac";
defparam \inst8|W[5]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
cyclone_lcell \inst8|W[5]~17 (
// Equation(s):
// \inst8|W[5]~17_combout  = (\inst8|W[5]~15_combout ) # ((\inst8|W[5]~13_combout  & ((\inst8|W[5]~16_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[5]~16_combout ),
	.datac(\inst8|W[5]~13_combout ),
	.datad(\inst8|W[5]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[5]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[5]~17 .lut_mask = "ffd0";
defparam \inst8|W[5]~17 .operation_mode = "normal";
defparam \inst8|W[5]~17 .output_mode = "comb_only";
defparam \inst8|W[5]~17 .register_cascade_mode = "off";
defparam \inst8|W[5]~17 .sum_lutc_input = "datac";
defparam \inst8|W[5]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
cyclone_lcell \inst8|W[5]~18 (
// Equation(s):
// \inst8|W[5]~18_combout  = (((\inst8|W[5]~17_combout ) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[5]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[5]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[5]~18 .lut_mask = "ff0f";
defparam \inst8|W[5]~18 .operation_mode = "normal";
defparam \inst8|W[5]~18 .output_mode = "comb_only";
defparam \inst8|W[5]~18 .register_cascade_mode = "off";
defparam \inst8|W[5]~18 .sum_lutc_input = "datac";
defparam \inst8|W[5]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N3
cyclone_lcell \inst14|T[7]~0 (
// Equation(s):
// \inst14|T[7]~0_combout  = (\inst4|IRo [5] & (\inst4|IRo [7] & (\inst4|IRo [4] & \inst4|IRo [6])))

	.clk(gnd),
	.dataa(\inst4|IRo [5]),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [4]),
	.datad(\inst4|IRo [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~0 .lut_mask = "8000";
defparam \inst14|T[7]~0 .operation_mode = "normal";
defparam \inst14|T[7]~0 .output_mode = "comb_only";
defparam \inst14|T[7]~0 .register_cascade_mode = "off";
defparam \inst14|T[7]~0 .sum_lutc_input = "datac";
defparam \inst14|T[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N4
cyclone_lcell \inst14|T[7]~3 (
// Equation(s):
// \inst14|T[7]~3_combout  = ((\inst14|T[7]~0_combout  & ((\inst4|IRo [1]))) # (!\inst14|T[7]~0_combout  & (\inst4|IRo [3])))

	.clk(gnd),
	.dataa(\inst4|IRo [3]),
	.datab(\inst4|IRo [1]),
	.datac(vcc),
	.datad(\inst14|T[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[7]~3 .lut_mask = "ccaa";
defparam \inst14|T[7]~3 .operation_mode = "normal";
defparam \inst14|T[7]~3 .output_mode = "comb_only";
defparam \inst14|T[7]~3 .register_cascade_mode = "off";
defparam \inst14|T[7]~3 .sum_lutc_input = "datac";
defparam \inst14|T[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N9
cyclone_lcell \inst14|T[3]~53 (
// Equation(s):
// \inst14|T[3]~53_combout  = ((\inst14|T[7]~1_combout  & (\inst15|inB [3])) # (!\inst14|T[7]~1_combout  & ((\inst15|inA [3]))))

	.clk(gnd),
	.dataa(\inst15|inB [3]),
	.datab(vcc),
	.datac(\inst14|T[7]~1_combout ),
	.datad(\inst15|inA [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~53 .lut_mask = "afa0";
defparam \inst14|T[3]~53 .operation_mode = "normal";
defparam \inst14|T[3]~53 .output_mode = "comb_only";
defparam \inst14|T[3]~53 .register_cascade_mode = "off";
defparam \inst14|T[3]~53 .sum_lutc_input = "datac";
defparam \inst14|T[3]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N9
cyclone_lcell \inst14|T[3]~54 (
// Equation(s):
// \inst14|T[3]~54_combout  = (\inst14|T[7]~3_combout  & (((\inst15|inC [3])))) # (!\inst14|T[7]~3_combout  & (((\inst14|T[3]~53_combout ))))

	.clk(gnd),
	.dataa(\inst14|T[7]~3_combout ),
	.datab(vcc),
	.datac(\inst15|inC [3]),
	.datad(\inst14|T[3]~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[3]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[3]~54 .lut_mask = "f5a0";
defparam \inst14|T[3]~54 .operation_mode = "normal";
defparam \inst14|T[3]~54 .output_mode = "comb_only";
defparam \inst14|T[3]~54 .register_cascade_mode = "off";
defparam \inst14|T[3]~54 .sum_lutc_input = "datac";
defparam \inst14|T[3]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N1
cyclone_lcell \inst8|W[3]~28 (
// Equation(s):
// \inst8|W[3]~28_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & (\inst14|T[3]~54_combout )) # (!\inst9|temp~regout  & ((\inst14|T[3]~61_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst8|W[7]~2_combout ),
	.datac(\inst14|T[3]~54_combout ),
	.datad(\inst14|T[3]~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[3]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[3]~28 .lut_mask = "c480";
defparam \inst8|W[3]~28 .operation_mode = "normal";
defparam \inst8|W[3]~28 .output_mode = "comb_only";
defparam \inst8|W[3]~28 .register_cascade_mode = "off";
defparam \inst8|W[3]~28 .sum_lutc_input = "datac";
defparam \inst8|W[3]~28 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [3]),
	.regout(),
	.padio(Data_In[3]));
// synopsys translate_off
defparam \Data_In[3]~I .input_async_reset = "none";
defparam \Data_In[3]~I .input_power_up = "low";
defparam \Data_In[3]~I .input_register_mode = "none";
defparam \Data_In[3]~I .input_sync_reset = "none";
defparam \Data_In[3]~I .oe_async_reset = "none";
defparam \Data_In[3]~I .oe_power_up = "low";
defparam \Data_In[3]~I .oe_register_mode = "none";
defparam \Data_In[3]~I .oe_sync_reset = "none";
defparam \Data_In[3]~I .operation_mode = "input";
defparam \Data_In[3]~I .output_async_reset = "none";
defparam \Data_In[3]~I .output_power_up = "low";
defparam \Data_In[3]~I .output_register_mode = "none";
defparam \Data_In[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X15_Y8_N6
cyclone_lcell \inst8|W[3]~25 (
// Equation(s):
// \inst8|W[3]~25_combout  = (\Data_In~combout [3] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [3]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [3] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [3]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [3]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst|RAMlap|sram|ram_block|auto_generated|q_a [3]),
	.datad(\inst5|RAM_RL~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[3]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[3]~25 .lut_mask = "b0bb";
defparam \inst8|W[3]~25 .operation_mode = "normal";
defparam \inst8|W[3]~25 .output_mode = "comb_only";
defparam \inst8|W[3]~25 .register_cascade_mode = "off";
defparam \inst8|W[3]~25 .sum_lutc_input = "datac";
defparam \inst8|W[3]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N5
cyclone_lcell \inst8|W[3]~26 (
// Equation(s):
// \inst8|W[3]~26_combout  = (!\inst3|Mux9~0_combout  & (\inst3|Mux8~0_combout  & (\inst3|Mux5~0  & \inst14|T[4]~52_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst3|Mux5~0 ),
	.datad(\inst14|T[4]~52_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[3]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[3]~26 .lut_mask = "4000";
defparam \inst8|W[3]~26 .operation_mode = "normal";
defparam \inst8|W[3]~26 .output_mode = "comb_only";
defparam \inst8|W[3]~26 .register_cascade_mode = "off";
defparam \inst8|W[3]~26 .sum_lutc_input = "datac";
defparam \inst8|W[3]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N6
cyclone_lcell \inst8|W[3]~27 (
// Equation(s):
// \inst8|W[3]~27_combout  = (\inst8|W[3]~25_combout  & ((\inst8|W[3]~26_combout ) # ((\inst3|Mux9~0_combout  & \inst14|T[2]~72_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst14|T[2]~72_combout ),
	.datac(\inst8|W[3]~25_combout ),
	.datad(\inst8|W[3]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[3]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[3]~27 .lut_mask = "f080";
defparam \inst8|W[3]~27 .operation_mode = "normal";
defparam \inst8|W[3]~27 .output_mode = "comb_only";
defparam \inst8|W[3]~27 .register_cascade_mode = "off";
defparam \inst8|W[3]~27 .sum_lutc_input = "datac";
defparam \inst8|W[3]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N3
cyclone_lcell \inst8|W[3]~29 (
// Equation(s):
// \inst8|W[3]~29_combout  = (\inst8|W[3]~27_combout ) # ((\inst8|W[3]~25_combout  & ((\inst8|W[3]~28_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[3]~28_combout ),
	.datac(\inst8|W[3]~25_combout ),
	.datad(\inst8|W[3]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[3]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[3]~29 .lut_mask = "ffd0";
defparam \inst8|W[3]~29 .operation_mode = "normal";
defparam \inst8|W[3]~29 .output_mode = "comb_only";
defparam \inst8|W[3]~29 .register_cascade_mode = "off";
defparam \inst8|W[3]~29 .sum_lutc_input = "datac";
defparam \inst8|W[3]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y7_N1
cyclone_lcell \inst8|W[3]~30 (
// Equation(s):
// \inst8|W[3]~30_combout  = (((\inst8|W[3]~29_combout ) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[3]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[3]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[3]~30 .lut_mask = "ff0f";
defparam \inst8|W[3]~30 .operation_mode = "normal";
defparam \inst8|W[3]~30 .output_mode = "comb_only";
defparam \inst8|W[3]~30 .register_cascade_mode = "off";
defparam \inst8|W[3]~30 .sum_lutc_input = "datac";
defparam \inst8|W[3]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N0
cyclone_lcell \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (\inst4|IRo [1] & (\inst4|IRo [0] & ((!\inst4|IRo [3]) # (!\inst4|IRo [2]))))

	.clk(gnd),
	.dataa(\inst4|IRo [2]),
	.datab(\inst4|IRo [1]),
	.datac(\inst4|IRo [0]),
	.datad(\inst4|IRo [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = "40c0";
defparam \inst3|Mux2~0 .operation_mode = "normal";
defparam \inst3|Mux2~0 .output_mode = "comb_only";
defparam \inst3|Mux2~0 .register_cascade_mode = "off";
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
defparam \inst3|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N1
cyclone_lcell \inst3|Mux2~1 (
// Equation(s):
// \inst3|Mux2~1_combout  = ((\inst3|Mux2~0_combout  & (!\inst9|temp~regout  & \inst14|T[7]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|Mux2~0_combout ),
	.datac(\inst9|temp~regout ),
	.datad(\inst14|T[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux2~1 .lut_mask = "0c00";
defparam \inst3|Mux2~1 .operation_mode = "normal";
defparam \inst3|Mux2~1 .output_mode = "comb_only";
defparam \inst3|Mux2~1 .register_cascade_mode = "off";
defparam \inst3|Mux2~1 .sum_lutc_input = "datac";
defparam \inst3|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y8_N9
cyclone_lcell \inst15|inB[7]~0 (
// Equation(s):
// \inst15|inB[7]~0_combout  = (((\inst4|IRo [2] & !\inst4|IRo [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|IRo [2]),
	.datad(\inst4|IRo [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|inB[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[7]~0 .lut_mask = "00f0";
defparam \inst15|inB[7]~0 .operation_mode = "normal";
defparam \inst15|inB[7]~0 .output_mode = "comb_only";
defparam \inst15|inB[7]~0 .register_cascade_mode = "off";
defparam \inst15|inB[7]~0 .sum_lutc_input = "datac";
defparam \inst15|inB[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
cyclone_lcell \inst15|inB[7]~1 (
// Equation(s):
// \inst15|inB[7]~1_combout  = (\inst15|inB[7]~0_combout  & ((\inst3|Mux2~1_combout ) # ((\inst3|Mux13~0_combout ) # (!\inst5|GENERAL_WE~1_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux2~1_combout ),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|GENERAL_WE~1_combout ),
	.datad(\inst15|inB[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|inB[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[7]~1 .lut_mask = "ef00";
defparam \inst15|inB[7]~1 .operation_mode = "normal";
defparam \inst15|inB[7]~1 .output_mode = "comb_only";
defparam \inst15|inB[7]~1 .register_cascade_mode = "off";
defparam \inst15|inB[7]~1 .sum_lutc_input = "datac";
defparam \inst15|inB[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N0
cyclone_lcell \inst15|inB[0] (
// Equation(s):
// \inst15|Mux15~0  = ((\inst4|IRo [0] & ((P1_inB[0]))) # (!\inst4|IRo [0] & (\inst15|inA [0])))
// \inst15|inB [0] = DFFEAS(\inst15|Mux15~0 , !GLOBAL(\CLK~combout ), VCC, , \inst15|inB[7]~1_combout , \inst8|W[0]~47 , , , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst15|inA [0]),
	.datac(\inst8|W[0]~47 ),
	.datad(\inst4|IRo [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inB[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst15|Mux15~0 ),
	.regout(\inst15|inB [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst15|inB[0] .lut_mask = "f0cc";
defparam \inst15|inB[0] .operation_mode = "normal";
defparam \inst15|inB[0] .output_mode = "reg_and_comb";
defparam \inst15|inB[0] .register_cascade_mode = "off";
defparam \inst15|inB[0] .sum_lutc_input = "qfbk";
defparam \inst15|inB[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y6_N8
cyclone_lcell \inst14|T[0]~2 (
// Equation(s):
// \inst14|T[0]~2_combout  = ((\inst14|T[7]~1_combout  & (\inst15|inB [0])) # (!\inst14|T[7]~1_combout  & ((\inst15|inA [0]))))

	.clk(gnd),
	.dataa(\inst15|inB [0]),
	.datab(vcc),
	.datac(\inst15|inA [0]),
	.datad(\inst14|T[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~2 .lut_mask = "aaf0";
defparam \inst14|T[0]~2 .operation_mode = "normal";
defparam \inst14|T[0]~2 .output_mode = "comb_only";
defparam \inst14|T[0]~2 .register_cascade_mode = "off";
defparam \inst14|T[0]~2 .sum_lutc_input = "datac";
defparam \inst14|T[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N9
cyclone_lcell \inst14|T[0]~4 (
// Equation(s):
// \inst14|T[0]~4_combout  = ((\inst14|T[7]~3_combout  & (\inst15|inC [0])) # (!\inst14|T[7]~3_combout  & ((\inst14|T[0]~2_combout ))))

	.clk(gnd),
	.dataa(\inst15|inC [0]),
	.datab(vcc),
	.datac(\inst14|T[7]~3_combout ),
	.datad(\inst14|T[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~4 .lut_mask = "afa0";
defparam \inst14|T[0]~4 .operation_mode = "normal";
defparam \inst14|T[0]~4 .output_mode = "comb_only";
defparam \inst14|T[0]~4 .register_cascade_mode = "off";
defparam \inst14|T[0]~4 .sum_lutc_input = "datac";
defparam \inst14|T[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N2
cyclone_lcell \inst14|T[0]~10 (
// Equation(s):
// \inst14|T[0]~10_combout  = (\inst4|IRo [7] & ((\inst4|IRo [5] & (\inst15|Mux15~1 )) # (!\inst4|IRo [5] & ((\inst15|Mux7~1 ))))) # (!\inst4|IRo [7] & ((\inst4|IRo [5] $ (!\inst15|Mux7~1 ))))

	.clk(gnd),
	.dataa(\inst15|Mux15~1 ),
	.datab(\inst4|IRo [7]),
	.datac(\inst4|IRo [5]),
	.datad(\inst15|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~10 .lut_mask = "bc83";
defparam \inst14|T[0]~10 .operation_mode = "normal";
defparam \inst14|T[0]~10 .output_mode = "comb_only";
defparam \inst14|T[0]~10 .register_cascade_mode = "off";
defparam \inst14|T[0]~10 .sum_lutc_input = "datac";
defparam \inst14|T[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N7
cyclone_lcell \inst14|T[0]~5 (
// Equation(s):
// \inst14|T[0]~5_combout  = (\inst3|Mux5~1  & ((\inst4|IRo [1] & ((\inst15|inC [0]))) # (!\inst4|IRo [1] & (\inst15|Mux15~0 ))))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst15|Mux15~0 ),
	.datac(\inst3|Mux5~1 ),
	.datad(\inst15|inC [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~5 .lut_mask = "e040";
defparam \inst14|T[0]~5 .operation_mode = "normal";
defparam \inst14|T[0]~5 .output_mode = "comb_only";
defparam \inst14|T[0]~5 .register_cascade_mode = "off";
defparam \inst14|T[0]~5 .sum_lutc_input = "datac";
defparam \inst14|T[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N4
cyclone_lcell \inst14|T[0]~6 (
// Equation(s):
// \inst14|T[0]~6_combout  = (\inst14|T[0]~5_combout ) # ((\inst3|Mux3~0_combout  & ((\inst14|Add0~0_combout ))) # (!\inst3|Mux3~0_combout  & (\inst15|Mux7~1 )))

	.clk(gnd),
	.dataa(\inst15|Mux7~1 ),
	.datab(\inst3|Mux3~0_combout ),
	.datac(\inst14|Add0~0_combout ),
	.datad(\inst14|T[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~6 .lut_mask = "ffe2";
defparam \inst14|T[0]~6 .operation_mode = "normal";
defparam \inst14|T[0]~6 .output_mode = "comb_only";
defparam \inst14|T[0]~6 .register_cascade_mode = "off";
defparam \inst14|T[0]~6 .sum_lutc_input = "datac";
defparam \inst14|T[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
cyclone_lcell \inst14|T[0]~8 (
// Equation(s):
// \inst14|T[0]~8_combout  = (\inst15|Mux7~1  & ((\inst4|IRo [5]) # ((\inst4|IRo [7]) # (\inst15|Mux15~1 ))))

	.clk(gnd),
	.dataa(\inst15|Mux7~1 ),
	.datab(\inst4|IRo [5]),
	.datac(\inst4|IRo [7]),
	.datad(\inst15|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~8 .lut_mask = "aaa8";
defparam \inst14|T[0]~8 .operation_mode = "normal";
defparam \inst14|T[0]~8 .output_mode = "comb_only";
defparam \inst14|T[0]~8 .register_cascade_mode = "off";
defparam \inst14|T[0]~8 .sum_lutc_input = "datac";
defparam \inst14|T[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
cyclone_lcell \inst14|T[0]~7 (
// Equation(s):
// \inst14|T[0]~7_combout  = (\inst4|IRo [5] & ((\inst4|IRo [7] & (\inst15|Mux7~1 )) # (!\inst4|IRo [7] & ((\inst14|Add1~0_combout ))))) # (!\inst4|IRo [5] & (\inst15|Mux7~1 ))

	.clk(gnd),
	.dataa(\inst4|IRo [5]),
	.datab(\inst15|Mux7~1 ),
	.datac(\inst4|IRo [7]),
	.datad(\inst14|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~7 .lut_mask = "cec4";
defparam \inst14|T[0]~7 .operation_mode = "normal";
defparam \inst14|T[0]~7 .output_mode = "comb_only";
defparam \inst14|T[0]~7 .register_cascade_mode = "off";
defparam \inst14|T[0]~7 .sum_lutc_input = "datac";
defparam \inst14|T[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
cyclone_lcell \inst14|T[0]~9 (
// Equation(s):
// \inst14|T[0]~9_combout  = (\inst4|IRo [4] & (\inst4|IRo [6])) # (!\inst4|IRo [4] & ((\inst4|IRo [6] & ((\inst14|T[0]~7_combout ))) # (!\inst4|IRo [6] & (\inst14|T[0]~8_combout ))))

	.clk(gnd),
	.dataa(\inst4|IRo [4]),
	.datab(\inst4|IRo [6]),
	.datac(\inst14|T[0]~8_combout ),
	.datad(\inst14|T[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~9 .lut_mask = "dc98";
defparam \inst14|T[0]~9 .operation_mode = "normal";
defparam \inst14|T[0]~9 .output_mode = "comb_only";
defparam \inst14|T[0]~9 .register_cascade_mode = "off";
defparam \inst14|T[0]~9 .sum_lutc_input = "datac";
defparam \inst14|T[0]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N6
cyclone_lcell \inst14|T[0]~11 (
// Equation(s):
// \inst14|T[0]~11_combout  = (\inst4|IRo [4] & ((\inst14|T[0]~9_combout  & (\inst14|T[0]~10_combout )) # (!\inst14|T[0]~9_combout  & ((\inst14|T[0]~6_combout ))))) # (!\inst4|IRo [4] & (((\inst14|T[0]~9_combout ))))

	.clk(gnd),
	.dataa(\inst14|T[0]~10_combout ),
	.datab(\inst4|IRo [4]),
	.datac(\inst14|T[0]~6_combout ),
	.datad(\inst14|T[0]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~11 .lut_mask = "bbc0";
defparam \inst14|T[0]~11 .operation_mode = "normal";
defparam \inst14|T[0]~11 .output_mode = "comb_only";
defparam \inst14|T[0]~11 .register_cascade_mode = "off";
defparam \inst14|T[0]~11 .sum_lutc_input = "datac";
defparam \inst14|T[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N7
cyclone_lcell \inst14|T[0]~12 (
// Equation(s):
// \inst14|T[0]~12_combout  = ((\inst9|temp~regout  & (\inst14|T[0]~4_combout )) # (!\inst9|temp~regout  & ((\inst14|T[0]~11_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[0]~4_combout ),
	.datad(\inst14|T[0]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst14|T[0]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst14|T[0]~12 .lut_mask = "f3c0";
defparam \inst14|T[0]~12 .operation_mode = "normal";
defparam \inst14|T[0]~12 .output_mode = "comb_only";
defparam \inst14|T[0]~12 .register_cascade_mode = "off";
defparam \inst14|T[0]~12 .sum_lutc_input = "datac";
defparam \inst14|T[0]~12 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [0]),
	.regout(),
	.padio(Data_In[0]));
// synopsys translate_off
defparam \Data_In[0]~I .input_async_reset = "none";
defparam \Data_In[0]~I .input_power_up = "low";
defparam \Data_In[0]~I .input_register_mode = "none";
defparam \Data_In[0]~I .input_sync_reset = "none";
defparam \Data_In[0]~I .oe_async_reset = "none";
defparam \Data_In[0]~I .oe_power_up = "low";
defparam \Data_In[0]~I .oe_register_mode = "none";
defparam \Data_In[0]~I .oe_sync_reset = "none";
defparam \Data_In[0]~I .operation_mode = "input";
defparam \Data_In[0]~I .output_async_reset = "none";
defparam \Data_In[0]~I .output_power_up = "low";
defparam \Data_In[0]~I .output_register_mode = "none";
defparam \Data_In[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X15_Y8_N5
cyclone_lcell \inst8|W[0]~43 (
// Equation(s):
// \inst8|W[0]~43_combout  = (\Data_In~combout [0] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [0]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [0] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [0]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [0]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst|RAMlap|sram|ram_block|auto_generated|q_a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[0]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[0]~43 .lut_mask = "bb0b";
defparam \inst8|W[0]~43 .operation_mode = "normal";
defparam \inst8|W[0]~43 .output_mode = "comb_only";
defparam \inst8|W[0]~43 .register_cascade_mode = "off";
defparam \inst8|W[0]~43 .sum_lutc_input = "datac";
defparam \inst8|W[0]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
cyclone_lcell \inst8|W[0]~44 (
// Equation(s):
// \inst8|W[0]~44_combout  = (\inst3|Mux5~0  & (\inst3|Mux8~0_combout  & (!\inst3|Mux9~0_combout  & \inst14|T[1]~82_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux5~0 ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst3|Mux9~0_combout ),
	.datad(\inst14|T[1]~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[0]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[0]~44 .lut_mask = "0800";
defparam \inst8|W[0]~44 .operation_mode = "normal";
defparam \inst8|W[0]~44 .output_mode = "comb_only";
defparam \inst8|W[0]~44 .register_cascade_mode = "off";
defparam \inst8|W[0]~44 .sum_lutc_input = "datac";
defparam \inst8|W[0]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N0
cyclone_lcell \inst8|W[0]~45 (
// Equation(s):
// \inst8|W[0]~45_combout  = (\inst8|W[0]~43_combout  & (((\inst8|W[0]~44_combout ) # (\inst2|Co~3_combout )) # (!\inst5|SHIFT_FBUS~0_combout )))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[0]~43_combout ),
	.datac(\inst8|W[0]~44_combout ),
	.datad(\inst2|Co~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[0]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[0]~45 .lut_mask = "ccc4";
defparam \inst8|W[0]~45 .operation_mode = "normal";
defparam \inst8|W[0]~45 .output_mode = "comb_only";
defparam \inst8|W[0]~45 .register_cascade_mode = "off";
defparam \inst8|W[0]~45 .sum_lutc_input = "datac";
defparam \inst8|W[0]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N9
cyclone_lcell \inst8|W[0]~46 (
// Equation(s):
// \inst8|W[0]~46_combout  = (\inst8|W[0]~45_combout ) # ((\inst8|W[7]~2_combout  & (\inst14|T[0]~12_combout  & \inst8|W[0]~43_combout )))

	.clk(gnd),
	.dataa(\inst8|W[7]~2_combout ),
	.datab(\inst14|T[0]~12_combout ),
	.datac(\inst8|W[0]~43_combout ),
	.datad(\inst8|W[0]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[0]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[0]~46 .lut_mask = "ff80";
defparam \inst8|W[0]~46 .operation_mode = "normal";
defparam \inst8|W[0]~46 .output_mode = "comb_only";
defparam \inst8|W[0]~46 .register_cascade_mode = "off";
defparam \inst8|W[0]~46 .sum_lutc_input = "datac";
defparam \inst8|W[0]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y5_N8
cyclone_lcell \inst3|Mux8~0 (
// Equation(s):
// \inst3|Mux8~0_combout  = ((!\inst4|IRo [4] & (!\inst4|IRo [1] & !\inst4|IRo [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|IRo [4]),
	.datac(\inst4|IRo [1]),
	.datad(\inst4|IRo [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux8~0 .lut_mask = "0003";
defparam \inst3|Mux8~0 .operation_mode = "normal";
defparam \inst3|Mux8~0 .output_mode = "comb_only";
defparam \inst3|Mux8~0 .register_cascade_mode = "off";
defparam \inst3|Mux8~0 .sum_lutc_input = "datac";
defparam \inst3|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N8
cyclone_lcell \inst9|temp~0 (
// Equation(s):
// \inst9|temp~0_combout  = (\inst4|IRo [6]) # (((!\inst3|Mux3~0_combout ) # (!\inst15|inA[7]~0_combout )) # (!\inst3|Mux8~0_combout ))

	.clk(gnd),
	.dataa(\inst4|IRo [6]),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst15|inA[7]~0_combout ),
	.datad(\inst3|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|temp~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|temp~0 .lut_mask = "bfff";
defparam \inst9|temp~0 .operation_mode = "normal";
defparam \inst9|temp~0 .output_mode = "comb_only";
defparam \inst9|temp~0 .register_cascade_mode = "off";
defparam \inst9|temp~0 .sum_lutc_input = "datac";
defparam \inst9|temp~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
cyclone_lcell \inst9|temp (
// Equation(s):
// \inst3|Mux4~0  = ((!\inst4|IRo [4] & (!L1_temp & !\inst4|IRo [7])))
// \inst9|temp~regout  = DFFEAS(\inst3|Mux4~0 , !GLOBAL(\CLK~combout ), VCC, , , \inst9|temp~0_combout , , \inst9|temp~regout , VCC)

	.clk(!\CLK~combout ),
	.dataa(vcc),
	.datab(\inst4|IRo [4]),
	.datac(\inst9|temp~0_combout ),
	.datad(\inst4|IRo [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|temp~regout ),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux4~0 ),
	.regout(\inst9|temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|temp .lut_mask = "0003";
defparam \inst9|temp .operation_mode = "normal";
defparam \inst9|temp .output_mode = "reg_and_comb";
defparam \inst9|temp .register_cascade_mode = "off";
defparam \inst9|temp .sum_lutc_input = "qfbk";
defparam \inst9|temp .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y7_N7
cyclone_lcell \inst8|W[6]~10 (
// Equation(s):
// \inst8|W[6]~10_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & ((\inst14|T[6]~14_combout ))) # (!\inst9|temp~regout  & (\inst14|T[6]~21_combout ))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst8|W[7]~2_combout ),
	.datac(\inst14|T[6]~21_combout ),
	.datad(\inst14|T[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[6]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[6]~10 .lut_mask = "c840";
defparam \inst8|W[6]~10 .operation_mode = "normal";
defparam \inst8|W[6]~10 .output_mode = "comb_only";
defparam \inst8|W[6]~10 .register_cascade_mode = "off";
defparam \inst8|W[6]~10 .sum_lutc_input = "datac";
defparam \inst8|W[6]~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [6]),
	.regout(),
	.padio(Data_In[6]));
// synopsys translate_off
defparam \Data_In[6]~I .input_async_reset = "none";
defparam \Data_In[6]~I .input_power_up = "low";
defparam \Data_In[6]~I .input_register_mode = "none";
defparam \Data_In[6]~I .input_sync_reset = "none";
defparam \Data_In[6]~I .oe_async_reset = "none";
defparam \Data_In[6]~I .oe_power_up = "low";
defparam \Data_In[6]~I .oe_register_mode = "none";
defparam \Data_In[6]~I .oe_sync_reset = "none";
defparam \Data_In[6]~I .operation_mode = "input";
defparam \Data_In[6]~I .output_async_reset = "none";
defparam \Data_In[6]~I .output_power_up = "low";
defparam \Data_In[6]~I .output_register_mode = "none";
defparam \Data_In[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X15_Y8_N8
cyclone_lcell \inst8|W[6]~7 (
// Equation(s):
// \inst8|W[6]~7_combout  = (\Data_In~combout [6] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [6]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [6] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [6]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [6]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst|RAMlap|sram|ram_block|auto_generated|q_a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[6]~7 .lut_mask = "bb0b";
defparam \inst8|W[6]~7 .operation_mode = "normal";
defparam \inst8|W[6]~7 .output_mode = "comb_only";
defparam \inst8|W[6]~7 .register_cascade_mode = "off";
defparam \inst8|W[6]~7 .sum_lutc_input = "datac";
defparam \inst8|W[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N6
cyclone_lcell \inst8|W[6]~8 (
// Equation(s):
// \inst8|W[6]~8_combout  = (\inst3|Mux5~0  & (!\inst3|Mux9~0_combout  & (\inst3|Mux8~0_combout  & \inst14|T[7]~32_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux5~0 ),
	.datab(\inst3|Mux9~0_combout ),
	.datac(\inst3|Mux8~0_combout ),
	.datad(\inst14|T[7]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[6]~8 .lut_mask = "2000";
defparam \inst8|W[6]~8 .operation_mode = "normal";
defparam \inst8|W[6]~8 .output_mode = "comb_only";
defparam \inst8|W[6]~8 .register_cascade_mode = "off";
defparam \inst8|W[6]~8 .sum_lutc_input = "datac";
defparam \inst8|W[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N7
cyclone_lcell \inst8|W[6]~9 (
// Equation(s):
// \inst8|W[6]~9_combout  = (\inst8|W[6]~7_combout  & ((\inst8|W[6]~8_combout ) # ((\inst3|Mux9~0_combout  & \inst14|T[5]~42_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst14|T[5]~42_combout ),
	.datac(\inst8|W[6]~7_combout ),
	.datad(\inst8|W[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[6]~9 .lut_mask = "f080";
defparam \inst8|W[6]~9 .operation_mode = "normal";
defparam \inst8|W[6]~9 .output_mode = "comb_only";
defparam \inst8|W[6]~9 .register_cascade_mode = "off";
defparam \inst8|W[6]~9 .sum_lutc_input = "datac";
defparam \inst8|W[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y7_N8
cyclone_lcell \inst8|W[6]~11 (
// Equation(s):
// \inst8|W[6]~11_combout  = (\inst8|W[6]~9_combout ) # ((\inst8|W[6]~7_combout  & ((\inst8|W[6]~10_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[6]~10_combout ),
	.datac(\inst8|W[6]~7_combout ),
	.datad(\inst8|W[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[6]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[6]~11 .lut_mask = "ffd0";
defparam \inst8|W[6]~11 .operation_mode = "normal";
defparam \inst8|W[6]~11 .output_mode = "comb_only";
defparam \inst8|W[6]~11 .register_cascade_mode = "off";
defparam \inst8|W[6]~11 .sum_lutc_input = "datac";
defparam \inst8|W[6]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N7
cyclone_lcell \inst3|Mux13~0 (
// Equation(s):
// \inst3|Mux13~0_combout  = ((\inst3|Mux4~0  & (!\inst4|IRo [6] & \inst4|IRo [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|Mux4~0 ),
	.datac(\inst4|IRo [6]),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux13~0 .lut_mask = "0c00";
defparam \inst3|Mux13~0 .operation_mode = "normal";
defparam \inst3|Mux13~0 .output_mode = "comb_only";
defparam \inst3|Mux13~0 .register_cascade_mode = "off";
defparam \inst3|Mux13~0 .sum_lutc_input = "datac";
defparam \inst3|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
cyclone_lcell \inst8|W[7]~5 (
// Equation(s):
// \inst8|W[7]~5_combout  = (\inst3|Mux1~1_combout ) # ((\inst3|Mux13~0_combout ) # ((\inst5|RAM_RL~combout ) # (\inst5|SHIFT_FBUS~0_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux1~1_combout ),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst5|SHIFT_FBUS~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~5 .lut_mask = "fffe";
defparam \inst8|W[7]~5 .operation_mode = "normal";
defparam \inst8|W[7]~5 .output_mode = "comb_only";
defparam \inst8|W[7]~5 .register_cascade_mode = "off";
defparam \inst8|W[7]~5 .sum_lutc_input = "datac";
defparam \inst8|W[7]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
cyclone_lcell \inst8|W[7]~6 (
// Equation(s):
// \inst8|W[7]~6_combout  = (((\inst8|W[7]~4_combout ) # (!\inst8|W[7]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|W[7]~5_combout ),
	.datad(\inst8|W[7]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~6 .lut_mask = "ff0f";
defparam \inst8|W[7]~6 .operation_mode = "normal";
defparam \inst8|W[7]~6 .output_mode = "comb_only";
defparam \inst8|W[7]~6 .register_cascade_mode = "off";
defparam \inst8|W[7]~6 .sum_lutc_input = "datac";
defparam \inst8|W[7]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N0
cyclone_lcell \inst8|W[7]~2 (
// Equation(s):
// \inst8|W[7]~2_combout  = (\inst4|IRo [4]) # ((\inst4|IRo [1] $ (\inst4|IRo [0])) # (!\inst3|Mux5~0 ))

	.clk(gnd),
	.dataa(\inst4|IRo [1]),
	.datab(\inst4|IRo [0]),
	.datac(\inst4|IRo [4]),
	.datad(\inst3|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~2 .lut_mask = "f6ff";
defparam \inst8|W[7]~2 .operation_mode = "normal";
defparam \inst8|W[7]~2 .output_mode = "comb_only";
defparam \inst8|W[7]~2 .register_cascade_mode = "off";
defparam \inst8|W[7]~2 .sum_lutc_input = "datac";
defparam \inst8|W[7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y5_N4
cyclone_lcell \inst8|W[2]~34 (
// Equation(s):
// \inst8|W[2]~34_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & (\inst14|T[2]~64_combout )) # (!\inst9|temp~regout  & ((\inst14|T[2]~71_combout )))))

	.clk(gnd),
	.dataa(\inst8|W[7]~2_combout ),
	.datab(\inst9|temp~regout ),
	.datac(\inst14|T[2]~64_combout ),
	.datad(\inst14|T[2]~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[2]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[2]~34 .lut_mask = "a280";
defparam \inst8|W[2]~34 .operation_mode = "normal";
defparam \inst8|W[2]~34 .output_mode = "comb_only";
defparam \inst8|W[2]~34 .register_cascade_mode = "off";
defparam \inst8|W[2]~34 .sum_lutc_input = "datac";
defparam \inst8|W[2]~34 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [2]),
	.regout(),
	.padio(Data_In[2]));
// synopsys translate_off
defparam \Data_In[2]~I .input_async_reset = "none";
defparam \Data_In[2]~I .input_power_up = "low";
defparam \Data_In[2]~I .input_register_mode = "none";
defparam \Data_In[2]~I .input_sync_reset = "none";
defparam \Data_In[2]~I .oe_async_reset = "none";
defparam \Data_In[2]~I .oe_power_up = "low";
defparam \Data_In[2]~I .oe_register_mode = "none";
defparam \Data_In[2]~I .oe_sync_reset = "none";
defparam \Data_In[2]~I .operation_mode = "input";
defparam \Data_In[2]~I .output_async_reset = "none";
defparam \Data_In[2]~I .output_power_up = "low";
defparam \Data_In[2]~I .output_register_mode = "none";
defparam \Data_In[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X15_Y8_N2
cyclone_lcell \inst8|W[2]~31 (
// Equation(s):
// \inst8|W[2]~31_combout  = (\Data_In~combout [2] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [2]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [2] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [2]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [2]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst|RAMlap|sram|ram_block|auto_generated|q_a [2]),
	.datad(\inst5|RAM_RL~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[2]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[2]~31 .lut_mask = "b0bb";
defparam \inst8|W[2]~31 .operation_mode = "normal";
defparam \inst8|W[2]~31 .output_mode = "comb_only";
defparam \inst8|W[2]~31 .register_cascade_mode = "off";
defparam \inst8|W[2]~31 .sum_lutc_input = "datac";
defparam \inst8|W[2]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N0
cyclone_lcell \inst8|W[2]~32 (
// Equation(s):
// \inst8|W[2]~32_combout  = (\inst3|Mux5~0  & (\inst3|Mux8~0_combout  & (!\inst3|Mux9~0_combout  & \inst14|T[3]~62_combout )))

	.clk(gnd),
	.dataa(\inst3|Mux5~0 ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(\inst3|Mux9~0_combout ),
	.datad(\inst14|T[3]~62_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[2]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[2]~32 .lut_mask = "0800";
defparam \inst8|W[2]~32 .operation_mode = "normal";
defparam \inst8|W[2]~32 .output_mode = "comb_only";
defparam \inst8|W[2]~32 .register_cascade_mode = "off";
defparam \inst8|W[2]~32 .sum_lutc_input = "datac";
defparam \inst8|W[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N1
cyclone_lcell \inst8|W[2]~33 (
// Equation(s):
// \inst8|W[2]~33_combout  = (\inst8|W[2]~31_combout  & ((\inst8|W[2]~32_combout ) # ((\inst3|Mux9~0_combout  & \inst14|T[1]~82_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst14|T[1]~82_combout ),
	.datac(\inst8|W[2]~31_combout ),
	.datad(\inst8|W[2]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[2]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[2]~33 .lut_mask = "f080";
defparam \inst8|W[2]~33 .operation_mode = "normal";
defparam \inst8|W[2]~33 .output_mode = "comb_only";
defparam \inst8|W[2]~33 .register_cascade_mode = "off";
defparam \inst8|W[2]~33 .sum_lutc_input = "datac";
defparam \inst8|W[2]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N2
cyclone_lcell \inst8|W[2]~35 (
// Equation(s):
// \inst8|W[2]~35_combout  = (\inst8|W[2]~33_combout ) # ((\inst8|W[2]~31_combout  & ((\inst8|W[2]~34_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[2]~34_combout ),
	.datac(\inst8|W[2]~31_combout ),
	.datad(\inst8|W[2]~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[2]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[2]~35 .lut_mask = "ffd0";
defparam \inst8|W[2]~35 .operation_mode = "normal";
defparam \inst8|W[2]~35 .output_mode = "comb_only";
defparam \inst8|W[2]~35 .register_cascade_mode = "off";
defparam \inst8|W[2]~35 .sum_lutc_input = "datac";
defparam \inst8|W[2]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N3
cyclone_lcell \inst3|Mux1~0 (
// Equation(s):
// \inst3|Mux1~0_combout  = (\inst4|IRo [2] & (\inst4|IRo [3] & ((!\inst4|IRo [0]) # (!\inst4|IRo [1]))))

	.clk(gnd),
	.dataa(\inst4|IRo [2]),
	.datab(\inst4|IRo [1]),
	.datac(\inst4|IRo [0]),
	.datad(\inst4|IRo [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux1~0 .lut_mask = "2a00";
defparam \inst3|Mux1~0 .operation_mode = "normal";
defparam \inst3|Mux1~0 .output_mode = "comb_only";
defparam \inst3|Mux1~0 .register_cascade_mode = "off";
defparam \inst3|Mux1~0 .sum_lutc_input = "datac";
defparam \inst3|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y5_N4
cyclone_lcell \inst3|Mux1~1 (
// Equation(s):
// \inst3|Mux1~1_combout  = ((\inst3|Mux1~0_combout  & (!\inst9|temp~regout  & \inst14|T[7]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|Mux1~0_combout ),
	.datac(\inst9|temp~regout ),
	.datad(\inst14|T[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux1~1 .lut_mask = "0c00";
defparam \inst3|Mux1~1 .operation_mode = "normal";
defparam \inst3|Mux1~1 .output_mode = "comb_only";
defparam \inst3|Mux1~1 .register_cascade_mode = "off";
defparam \inst3|Mux1~1 .sum_lutc_input = "datac";
defparam \inst3|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N9
cyclone_lcell \inst3|Mux14~0 (
// Equation(s):
// \inst3|Mux14~0_combout  = ((\inst3|Mux4~0  & (\inst4|IRo [6] & !\inst4|IRo [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|Mux4~0 ),
	.datac(\inst4|IRo [6]),
	.datad(\inst4|IRo [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux14~0 .lut_mask = "00c0";
defparam \inst3|Mux14~0 .operation_mode = "normal";
defparam \inst3|Mux14~0 .output_mode = "comb_only";
defparam \inst3|Mux14~0 .register_cascade_mode = "off";
defparam \inst3|Mux14~0 .sum_lutc_input = "datac";
defparam \inst3|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y8_N6
cyclone_lcell \inst5|SHIFT_FBUS~0 (
// Equation(s):
// \inst5|SHIFT_FBUS~0_combout  = ((\inst3|Mux1~1_combout ) # ((\inst3|Mux14~0_combout ) # (!\inst5|GENERAL_WE~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|Mux1~1_combout ),
	.datac(\inst3|Mux14~0_combout ),
	.datad(\inst5|GENERAL_WE~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|SHIFT_FBUS~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|SHIFT_FBUS~0 .lut_mask = "fcff";
defparam \inst5|SHIFT_FBUS~0 .operation_mode = "normal";
defparam \inst5|SHIFT_FBUS~0 .output_mode = "comb_only";
defparam \inst5|SHIFT_FBUS~0 .register_cascade_mode = "off";
defparam \inst5|SHIFT_FBUS~0 .sum_lutc_input = "datac";
defparam \inst5|SHIFT_FBUS~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \Data_In[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_In~combout [7]),
	.regout(),
	.padio(Data_In[7]));
// synopsys translate_off
defparam \Data_In[7]~I .input_async_reset = "none";
defparam \Data_In[7]~I .input_power_up = "low";
defparam \Data_In[7]~I .input_register_mode = "none";
defparam \Data_In[7]~I .input_sync_reset = "none";
defparam \Data_In[7]~I .oe_async_reset = "none";
defparam \Data_In[7]~I .oe_power_up = "low";
defparam \Data_In[7]~I .oe_register_mode = "none";
defparam \Data_In[7]~I .oe_sync_reset = "none";
defparam \Data_In[7]~I .operation_mode = "input";
defparam \Data_In[7]~I .output_async_reset = "none";
defparam \Data_In[7]~I .output_power_up = "low";
defparam \Data_In[7]~I .output_register_mode = "none";
defparam \Data_In[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X12_Y7_N5
cyclone_lcell \inst8|W[7]~0 (
// Equation(s):
// \inst8|W[7]~0_combout  = (\Data_In~combout [7] & (((\inst|RAMlap|sram|ram_block|auto_generated|q_a [7]) # (!\inst5|RAM_RL~combout )))) # (!\Data_In~combout [7] & (!\inst3|Mux13~0_combout  & ((\inst|RAMlap|sram|ram_block|auto_generated|q_a [7]) # 
// (!\inst5|RAM_RL~combout ))))

	.clk(gnd),
	.dataa(\Data_In~combout [7]),
	.datab(\inst3|Mux13~0_combout ),
	.datac(\inst5|RAM_RL~combout ),
	.datad(\inst|RAMlap|sram|ram_block|auto_generated|q_a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~0 .lut_mask = "bb0b";
defparam \inst8|W[7]~0 .operation_mode = "normal";
defparam \inst8|W[7]~0 .output_mode = "comb_only";
defparam \inst8|W[7]~0 .register_cascade_mode = "off";
defparam \inst8|W[7]~0 .sum_lutc_input = "datac";
defparam \inst8|W[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
cyclone_lcell \inst8|W[7]~3 (
// Equation(s):
// \inst8|W[7]~3_combout  = (\inst8|W[7]~2_combout  & ((\inst9|temp~regout  & (\inst14|T[7]~24_combout )) # (!\inst9|temp~regout  & ((\inst14|T[7]~31_combout )))))

	.clk(gnd),
	.dataa(\inst9|temp~regout ),
	.datab(\inst14|T[7]~24_combout ),
	.datac(\inst8|W[7]~2_combout ),
	.datad(\inst14|T[7]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~3 .lut_mask = "d080";
defparam \inst8|W[7]~3 .operation_mode = "normal";
defparam \inst8|W[7]~3 .output_mode = "comb_only";
defparam \inst8|W[7]~3 .register_cascade_mode = "off";
defparam \inst8|W[7]~3 .sum_lutc_input = "datac";
defparam \inst8|W[7]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
cyclone_lcell \inst8|W[7]~1 (
// Equation(s):
// \inst8|W[7]~1_combout  = (\inst8|W[7]~0_combout  & ((\inst2|Co~2_combout ) # ((\inst3|Mux9~0_combout  & \inst14|T[6]~22_combout ))))

	.clk(gnd),
	.dataa(\inst3|Mux9~0_combout ),
	.datab(\inst8|W[7]~0_combout ),
	.datac(\inst14|T[6]~22_combout ),
	.datad(\inst2|Co~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~1 .lut_mask = "cc80";
defparam \inst8|W[7]~1 .operation_mode = "normal";
defparam \inst8|W[7]~1 .output_mode = "comb_only";
defparam \inst8|W[7]~1 .register_cascade_mode = "off";
defparam \inst8|W[7]~1 .sum_lutc_input = "datac";
defparam \inst8|W[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
cyclone_lcell \inst8|W[7]~4 (
// Equation(s):
// \inst8|W[7]~4_combout  = (\inst8|W[7]~1_combout ) # ((\inst8|W[7]~0_combout  & ((\inst8|W[7]~3_combout ) # (!\inst5|SHIFT_FBUS~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|SHIFT_FBUS~0_combout ),
	.datab(\inst8|W[7]~0_combout ),
	.datac(\inst8|W[7]~3_combout ),
	.datad(\inst8|W[7]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|W[7]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|W[7]~4 .lut_mask = "ffc4";
defparam \inst8|W[7]~4 .operation_mode = "normal";
defparam \inst8|W[7]~4 .output_mode = "comb_only";
defparam \inst8|W[7]~4 .register_cascade_mode = "off";
defparam \inst8|W[7]~4 .sum_lutc_input = "datac";
defparam \inst8|W[7]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[7]~I (
	.datain(\inst8|W[7]~4_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[7]));
// synopsys translate_off
defparam \Data_Out[7]~I .input_async_reset = "none";
defparam \Data_Out[7]~I .input_power_up = "low";
defparam \Data_Out[7]~I .input_register_mode = "none";
defparam \Data_Out[7]~I .input_sync_reset = "none";
defparam \Data_Out[7]~I .oe_async_reset = "none";
defparam \Data_Out[7]~I .oe_power_up = "low";
defparam \Data_Out[7]~I .oe_register_mode = "none";
defparam \Data_Out[7]~I .oe_sync_reset = "none";
defparam \Data_Out[7]~I .operation_mode = "output";
defparam \Data_Out[7]~I .output_async_reset = "none";
defparam \Data_Out[7]~I .output_power_up = "low";
defparam \Data_Out[7]~I .output_register_mode = "none";
defparam \Data_Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[6]~I (
	.datain(\inst8|W[6]~11_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[6]));
// synopsys translate_off
defparam \Data_Out[6]~I .input_async_reset = "none";
defparam \Data_Out[6]~I .input_power_up = "low";
defparam \Data_Out[6]~I .input_register_mode = "none";
defparam \Data_Out[6]~I .input_sync_reset = "none";
defparam \Data_Out[6]~I .oe_async_reset = "none";
defparam \Data_Out[6]~I .oe_power_up = "low";
defparam \Data_Out[6]~I .oe_register_mode = "none";
defparam \Data_Out[6]~I .oe_sync_reset = "none";
defparam \Data_Out[6]~I .operation_mode = "output";
defparam \Data_Out[6]~I .output_async_reset = "none";
defparam \Data_Out[6]~I .output_power_up = "low";
defparam \Data_Out[6]~I .output_register_mode = "none";
defparam \Data_Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[5]~I (
	.datain(\inst8|W[5]~17_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[5]));
// synopsys translate_off
defparam \Data_Out[5]~I .input_async_reset = "none";
defparam \Data_Out[5]~I .input_power_up = "low";
defparam \Data_Out[5]~I .input_register_mode = "none";
defparam \Data_Out[5]~I .input_sync_reset = "none";
defparam \Data_Out[5]~I .oe_async_reset = "none";
defparam \Data_Out[5]~I .oe_power_up = "low";
defparam \Data_Out[5]~I .oe_register_mode = "none";
defparam \Data_Out[5]~I .oe_sync_reset = "none";
defparam \Data_Out[5]~I .operation_mode = "output";
defparam \Data_Out[5]~I .output_async_reset = "none";
defparam \Data_Out[5]~I .output_power_up = "low";
defparam \Data_Out[5]~I .output_register_mode = "none";
defparam \Data_Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[4]~I (
	.datain(\inst8|W[4]~23_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[4]));
// synopsys translate_off
defparam \Data_Out[4]~I .input_async_reset = "none";
defparam \Data_Out[4]~I .input_power_up = "low";
defparam \Data_Out[4]~I .input_register_mode = "none";
defparam \Data_Out[4]~I .input_sync_reset = "none";
defparam \Data_Out[4]~I .oe_async_reset = "none";
defparam \Data_Out[4]~I .oe_power_up = "low";
defparam \Data_Out[4]~I .oe_register_mode = "none";
defparam \Data_Out[4]~I .oe_sync_reset = "none";
defparam \Data_Out[4]~I .operation_mode = "output";
defparam \Data_Out[4]~I .output_async_reset = "none";
defparam \Data_Out[4]~I .output_power_up = "low";
defparam \Data_Out[4]~I .output_register_mode = "none";
defparam \Data_Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[3]~I (
	.datain(\inst8|W[3]~29_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[3]));
// synopsys translate_off
defparam \Data_Out[3]~I .input_async_reset = "none";
defparam \Data_Out[3]~I .input_power_up = "low";
defparam \Data_Out[3]~I .input_register_mode = "none";
defparam \Data_Out[3]~I .input_sync_reset = "none";
defparam \Data_Out[3]~I .oe_async_reset = "none";
defparam \Data_Out[3]~I .oe_power_up = "low";
defparam \Data_Out[3]~I .oe_register_mode = "none";
defparam \Data_Out[3]~I .oe_sync_reset = "none";
defparam \Data_Out[3]~I .operation_mode = "output";
defparam \Data_Out[3]~I .output_async_reset = "none";
defparam \Data_Out[3]~I .output_power_up = "low";
defparam \Data_Out[3]~I .output_register_mode = "none";
defparam \Data_Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[2]~I (
	.datain(\inst8|W[2]~35_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[2]));
// synopsys translate_off
defparam \Data_Out[2]~I .input_async_reset = "none";
defparam \Data_Out[2]~I .input_power_up = "low";
defparam \Data_Out[2]~I .input_register_mode = "none";
defparam \Data_Out[2]~I .input_sync_reset = "none";
defparam \Data_Out[2]~I .oe_async_reset = "none";
defparam \Data_Out[2]~I .oe_power_up = "low";
defparam \Data_Out[2]~I .oe_register_mode = "none";
defparam \Data_Out[2]~I .oe_sync_reset = "none";
defparam \Data_Out[2]~I .operation_mode = "output";
defparam \Data_Out[2]~I .output_async_reset = "none";
defparam \Data_Out[2]~I .output_power_up = "low";
defparam \Data_Out[2]~I .output_register_mode = "none";
defparam \Data_Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[1]~I (
	.datain(\inst8|W[1]~41_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[1]));
// synopsys translate_off
defparam \Data_Out[1]~I .input_async_reset = "none";
defparam \Data_Out[1]~I .input_power_up = "low";
defparam \Data_Out[1]~I .input_register_mode = "none";
defparam \Data_Out[1]~I .input_sync_reset = "none";
defparam \Data_Out[1]~I .oe_async_reset = "none";
defparam \Data_Out[1]~I .oe_power_up = "low";
defparam \Data_Out[1]~I .oe_register_mode = "none";
defparam \Data_Out[1]~I .oe_sync_reset = "none";
defparam \Data_Out[1]~I .operation_mode = "output";
defparam \Data_Out[1]~I .output_async_reset = "none";
defparam \Data_Out[1]~I .output_power_up = "low";
defparam \Data_Out[1]~I .output_register_mode = "none";
defparam \Data_Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Data_Out[0]~I (
	.datain(\inst8|W[0]~46_combout ),
	.oe(\inst3|Mux14~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Data_Out[0]));
// synopsys translate_off
defparam \Data_Out[0]~I .input_async_reset = "none";
defparam \Data_Out[0]~I .input_power_up = "low";
defparam \Data_Out[0]~I .input_register_mode = "none";
defparam \Data_Out[0]~I .input_sync_reset = "none";
defparam \Data_Out[0]~I .oe_async_reset = "none";
defparam \Data_Out[0]~I .oe_power_up = "low";
defparam \Data_Out[0]~I .oe_register_mode = "none";
defparam \Data_Out[0]~I .oe_sync_reset = "none";
defparam \Data_Out[0]~I .operation_mode = "output";
defparam \Data_Out[0]~I .output_async_reset = "none";
defparam \Data_Out[0]~I .output_power_up = "low";
defparam \Data_Out[0]~I .output_register_mode = "none";
defparam \Data_Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SM~I (
	.datain(!\inst9|temp~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SM));
// synopsys translate_off
defparam \SM~I .input_async_reset = "none";
defparam \SM~I .input_power_up = "low";
defparam \SM~I .input_register_mode = "none";
defparam \SM~I .input_sync_reset = "none";
defparam \SM~I .oe_async_reset = "none";
defparam \SM~I .oe_power_up = "low";
defparam \SM~I .oe_register_mode = "none";
defparam \SM~I .oe_sync_reset = "none";
defparam \SM~I .operation_mode = "output";
defparam \SM~I .output_async_reset = "none";
defparam \SM~I .output_power_up = "low";
defparam \SM~I .output_register_mode = "none";
defparam \SM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[7]~I (
	.datain(\inst15|inA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[7]));
// synopsys translate_off
defparam \Areg[7]~I .input_async_reset = "none";
defparam \Areg[7]~I .input_power_up = "low";
defparam \Areg[7]~I .input_register_mode = "none";
defparam \Areg[7]~I .input_sync_reset = "none";
defparam \Areg[7]~I .oe_async_reset = "none";
defparam \Areg[7]~I .oe_power_up = "low";
defparam \Areg[7]~I .oe_register_mode = "none";
defparam \Areg[7]~I .oe_sync_reset = "none";
defparam \Areg[7]~I .operation_mode = "output";
defparam \Areg[7]~I .output_async_reset = "none";
defparam \Areg[7]~I .output_power_up = "low";
defparam \Areg[7]~I .output_register_mode = "none";
defparam \Areg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[6]~I (
	.datain(\inst15|inA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[6]));
// synopsys translate_off
defparam \Areg[6]~I .input_async_reset = "none";
defparam \Areg[6]~I .input_power_up = "low";
defparam \Areg[6]~I .input_register_mode = "none";
defparam \Areg[6]~I .input_sync_reset = "none";
defparam \Areg[6]~I .oe_async_reset = "none";
defparam \Areg[6]~I .oe_power_up = "low";
defparam \Areg[6]~I .oe_register_mode = "none";
defparam \Areg[6]~I .oe_sync_reset = "none";
defparam \Areg[6]~I .operation_mode = "output";
defparam \Areg[6]~I .output_async_reset = "none";
defparam \Areg[6]~I .output_power_up = "low";
defparam \Areg[6]~I .output_register_mode = "none";
defparam \Areg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[5]~I (
	.datain(\inst15|inA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[5]));
// synopsys translate_off
defparam \Areg[5]~I .input_async_reset = "none";
defparam \Areg[5]~I .input_power_up = "low";
defparam \Areg[5]~I .input_register_mode = "none";
defparam \Areg[5]~I .input_sync_reset = "none";
defparam \Areg[5]~I .oe_async_reset = "none";
defparam \Areg[5]~I .oe_power_up = "low";
defparam \Areg[5]~I .oe_register_mode = "none";
defparam \Areg[5]~I .oe_sync_reset = "none";
defparam \Areg[5]~I .operation_mode = "output";
defparam \Areg[5]~I .output_async_reset = "none";
defparam \Areg[5]~I .output_power_up = "low";
defparam \Areg[5]~I .output_register_mode = "none";
defparam \Areg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[4]~I (
	.datain(\inst15|inA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[4]));
// synopsys translate_off
defparam \Areg[4]~I .input_async_reset = "none";
defparam \Areg[4]~I .input_power_up = "low";
defparam \Areg[4]~I .input_register_mode = "none";
defparam \Areg[4]~I .input_sync_reset = "none";
defparam \Areg[4]~I .oe_async_reset = "none";
defparam \Areg[4]~I .oe_power_up = "low";
defparam \Areg[4]~I .oe_register_mode = "none";
defparam \Areg[4]~I .oe_sync_reset = "none";
defparam \Areg[4]~I .operation_mode = "output";
defparam \Areg[4]~I .output_async_reset = "none";
defparam \Areg[4]~I .output_power_up = "low";
defparam \Areg[4]~I .output_register_mode = "none";
defparam \Areg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[3]~I (
	.datain(\inst15|inA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[3]));
// synopsys translate_off
defparam \Areg[3]~I .input_async_reset = "none";
defparam \Areg[3]~I .input_power_up = "low";
defparam \Areg[3]~I .input_register_mode = "none";
defparam \Areg[3]~I .input_sync_reset = "none";
defparam \Areg[3]~I .oe_async_reset = "none";
defparam \Areg[3]~I .oe_power_up = "low";
defparam \Areg[3]~I .oe_register_mode = "none";
defparam \Areg[3]~I .oe_sync_reset = "none";
defparam \Areg[3]~I .operation_mode = "output";
defparam \Areg[3]~I .output_async_reset = "none";
defparam \Areg[3]~I .output_power_up = "low";
defparam \Areg[3]~I .output_register_mode = "none";
defparam \Areg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[2]~I (
	.datain(\inst15|inA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[2]));
// synopsys translate_off
defparam \Areg[2]~I .input_async_reset = "none";
defparam \Areg[2]~I .input_power_up = "low";
defparam \Areg[2]~I .input_register_mode = "none";
defparam \Areg[2]~I .input_sync_reset = "none";
defparam \Areg[2]~I .oe_async_reset = "none";
defparam \Areg[2]~I .oe_power_up = "low";
defparam \Areg[2]~I .oe_register_mode = "none";
defparam \Areg[2]~I .oe_sync_reset = "none";
defparam \Areg[2]~I .operation_mode = "output";
defparam \Areg[2]~I .output_async_reset = "none";
defparam \Areg[2]~I .output_power_up = "low";
defparam \Areg[2]~I .output_register_mode = "none";
defparam \Areg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[1]~I (
	.datain(\inst15|inA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[1]));
// synopsys translate_off
defparam \Areg[1]~I .input_async_reset = "none";
defparam \Areg[1]~I .input_power_up = "low";
defparam \Areg[1]~I .input_register_mode = "none";
defparam \Areg[1]~I .input_sync_reset = "none";
defparam \Areg[1]~I .oe_async_reset = "none";
defparam \Areg[1]~I .oe_power_up = "low";
defparam \Areg[1]~I .oe_register_mode = "none";
defparam \Areg[1]~I .oe_sync_reset = "none";
defparam \Areg[1]~I .operation_mode = "output";
defparam \Areg[1]~I .output_async_reset = "none";
defparam \Areg[1]~I .output_power_up = "low";
defparam \Areg[1]~I .output_register_mode = "none";
defparam \Areg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Areg[0]~I (
	.datain(\inst15|inA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Areg[0]));
// synopsys translate_off
defparam \Areg[0]~I .input_async_reset = "none";
defparam \Areg[0]~I .input_power_up = "low";
defparam \Areg[0]~I .input_register_mode = "none";
defparam \Areg[0]~I .input_sync_reset = "none";
defparam \Areg[0]~I .oe_async_reset = "none";
defparam \Areg[0]~I .oe_power_up = "low";
defparam \Areg[0]~I .oe_register_mode = "none";
defparam \Areg[0]~I .oe_sync_reset = "none";
defparam \Areg[0]~I .operation_mode = "output";
defparam \Areg[0]~I .output_async_reset = "none";
defparam \Areg[0]~I .output_power_up = "low";
defparam \Areg[0]~I .output_register_mode = "none";
defparam \Areg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[7]~I (
	.datain(\inst15|inB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[7]));
// synopsys translate_off
defparam \Breg[7]~I .input_async_reset = "none";
defparam \Breg[7]~I .input_power_up = "low";
defparam \Breg[7]~I .input_register_mode = "none";
defparam \Breg[7]~I .input_sync_reset = "none";
defparam \Breg[7]~I .oe_async_reset = "none";
defparam \Breg[7]~I .oe_power_up = "low";
defparam \Breg[7]~I .oe_register_mode = "none";
defparam \Breg[7]~I .oe_sync_reset = "none";
defparam \Breg[7]~I .operation_mode = "output";
defparam \Breg[7]~I .output_async_reset = "none";
defparam \Breg[7]~I .output_power_up = "low";
defparam \Breg[7]~I .output_register_mode = "none";
defparam \Breg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[6]~I (
	.datain(\inst15|inB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[6]));
// synopsys translate_off
defparam \Breg[6]~I .input_async_reset = "none";
defparam \Breg[6]~I .input_power_up = "low";
defparam \Breg[6]~I .input_register_mode = "none";
defparam \Breg[6]~I .input_sync_reset = "none";
defparam \Breg[6]~I .oe_async_reset = "none";
defparam \Breg[6]~I .oe_power_up = "low";
defparam \Breg[6]~I .oe_register_mode = "none";
defparam \Breg[6]~I .oe_sync_reset = "none";
defparam \Breg[6]~I .operation_mode = "output";
defparam \Breg[6]~I .output_async_reset = "none";
defparam \Breg[6]~I .output_power_up = "low";
defparam \Breg[6]~I .output_register_mode = "none";
defparam \Breg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[5]~I (
	.datain(\inst15|inB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[5]));
// synopsys translate_off
defparam \Breg[5]~I .input_async_reset = "none";
defparam \Breg[5]~I .input_power_up = "low";
defparam \Breg[5]~I .input_register_mode = "none";
defparam \Breg[5]~I .input_sync_reset = "none";
defparam \Breg[5]~I .oe_async_reset = "none";
defparam \Breg[5]~I .oe_power_up = "low";
defparam \Breg[5]~I .oe_register_mode = "none";
defparam \Breg[5]~I .oe_sync_reset = "none";
defparam \Breg[5]~I .operation_mode = "output";
defparam \Breg[5]~I .output_async_reset = "none";
defparam \Breg[5]~I .output_power_up = "low";
defparam \Breg[5]~I .output_register_mode = "none";
defparam \Breg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[4]~I (
	.datain(\inst15|inB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[4]));
// synopsys translate_off
defparam \Breg[4]~I .input_async_reset = "none";
defparam \Breg[4]~I .input_power_up = "low";
defparam \Breg[4]~I .input_register_mode = "none";
defparam \Breg[4]~I .input_sync_reset = "none";
defparam \Breg[4]~I .oe_async_reset = "none";
defparam \Breg[4]~I .oe_power_up = "low";
defparam \Breg[4]~I .oe_register_mode = "none";
defparam \Breg[4]~I .oe_sync_reset = "none";
defparam \Breg[4]~I .operation_mode = "output";
defparam \Breg[4]~I .output_async_reset = "none";
defparam \Breg[4]~I .output_power_up = "low";
defparam \Breg[4]~I .output_register_mode = "none";
defparam \Breg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[3]~I (
	.datain(\inst15|inB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[3]));
// synopsys translate_off
defparam \Breg[3]~I .input_async_reset = "none";
defparam \Breg[3]~I .input_power_up = "low";
defparam \Breg[3]~I .input_register_mode = "none";
defparam \Breg[3]~I .input_sync_reset = "none";
defparam \Breg[3]~I .oe_async_reset = "none";
defparam \Breg[3]~I .oe_power_up = "low";
defparam \Breg[3]~I .oe_register_mode = "none";
defparam \Breg[3]~I .oe_sync_reset = "none";
defparam \Breg[3]~I .operation_mode = "output";
defparam \Breg[3]~I .output_async_reset = "none";
defparam \Breg[3]~I .output_power_up = "low";
defparam \Breg[3]~I .output_register_mode = "none";
defparam \Breg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[2]~I (
	.datain(\inst15|inB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[2]));
// synopsys translate_off
defparam \Breg[2]~I .input_async_reset = "none";
defparam \Breg[2]~I .input_power_up = "low";
defparam \Breg[2]~I .input_register_mode = "none";
defparam \Breg[2]~I .input_sync_reset = "none";
defparam \Breg[2]~I .oe_async_reset = "none";
defparam \Breg[2]~I .oe_power_up = "low";
defparam \Breg[2]~I .oe_register_mode = "none";
defparam \Breg[2]~I .oe_sync_reset = "none";
defparam \Breg[2]~I .operation_mode = "output";
defparam \Breg[2]~I .output_async_reset = "none";
defparam \Breg[2]~I .output_power_up = "low";
defparam \Breg[2]~I .output_register_mode = "none";
defparam \Breg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[1]~I (
	.datain(\inst15|inB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[1]));
// synopsys translate_off
defparam \Breg[1]~I .input_async_reset = "none";
defparam \Breg[1]~I .input_power_up = "low";
defparam \Breg[1]~I .input_register_mode = "none";
defparam \Breg[1]~I .input_sync_reset = "none";
defparam \Breg[1]~I .oe_async_reset = "none";
defparam \Breg[1]~I .oe_power_up = "low";
defparam \Breg[1]~I .oe_register_mode = "none";
defparam \Breg[1]~I .oe_sync_reset = "none";
defparam \Breg[1]~I .operation_mode = "output";
defparam \Breg[1]~I .output_async_reset = "none";
defparam \Breg[1]~I .output_power_up = "low";
defparam \Breg[1]~I .output_register_mode = "none";
defparam \Breg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Breg[0]~I (
	.datain(\inst15|inB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Breg[0]));
// synopsys translate_off
defparam \Breg[0]~I .input_async_reset = "none";
defparam \Breg[0]~I .input_power_up = "low";
defparam \Breg[0]~I .input_register_mode = "none";
defparam \Breg[0]~I .input_sync_reset = "none";
defparam \Breg[0]~I .oe_async_reset = "none";
defparam \Breg[0]~I .oe_power_up = "low";
defparam \Breg[0]~I .oe_register_mode = "none";
defparam \Breg[0]~I .oe_sync_reset = "none";
defparam \Breg[0]~I .operation_mode = "output";
defparam \Breg[0]~I .output_async_reset = "none";
defparam \Breg[0]~I .output_power_up = "low";
defparam \Breg[0]~I .output_register_mode = "none";
defparam \Breg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[7]~I (
	.datain(\inst15|inC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[7]));
// synopsys translate_off
defparam \Creg[7]~I .input_async_reset = "none";
defparam \Creg[7]~I .input_power_up = "low";
defparam \Creg[7]~I .input_register_mode = "none";
defparam \Creg[7]~I .input_sync_reset = "none";
defparam \Creg[7]~I .oe_async_reset = "none";
defparam \Creg[7]~I .oe_power_up = "low";
defparam \Creg[7]~I .oe_register_mode = "none";
defparam \Creg[7]~I .oe_sync_reset = "none";
defparam \Creg[7]~I .operation_mode = "output";
defparam \Creg[7]~I .output_async_reset = "none";
defparam \Creg[7]~I .output_power_up = "low";
defparam \Creg[7]~I .output_register_mode = "none";
defparam \Creg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[6]~I (
	.datain(\inst15|inC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[6]));
// synopsys translate_off
defparam \Creg[6]~I .input_async_reset = "none";
defparam \Creg[6]~I .input_power_up = "low";
defparam \Creg[6]~I .input_register_mode = "none";
defparam \Creg[6]~I .input_sync_reset = "none";
defparam \Creg[6]~I .oe_async_reset = "none";
defparam \Creg[6]~I .oe_power_up = "low";
defparam \Creg[6]~I .oe_register_mode = "none";
defparam \Creg[6]~I .oe_sync_reset = "none";
defparam \Creg[6]~I .operation_mode = "output";
defparam \Creg[6]~I .output_async_reset = "none";
defparam \Creg[6]~I .output_power_up = "low";
defparam \Creg[6]~I .output_register_mode = "none";
defparam \Creg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[5]~I (
	.datain(\inst15|inC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[5]));
// synopsys translate_off
defparam \Creg[5]~I .input_async_reset = "none";
defparam \Creg[5]~I .input_power_up = "low";
defparam \Creg[5]~I .input_register_mode = "none";
defparam \Creg[5]~I .input_sync_reset = "none";
defparam \Creg[5]~I .oe_async_reset = "none";
defparam \Creg[5]~I .oe_power_up = "low";
defparam \Creg[5]~I .oe_register_mode = "none";
defparam \Creg[5]~I .oe_sync_reset = "none";
defparam \Creg[5]~I .operation_mode = "output";
defparam \Creg[5]~I .output_async_reset = "none";
defparam \Creg[5]~I .output_power_up = "low";
defparam \Creg[5]~I .output_register_mode = "none";
defparam \Creg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[4]~I (
	.datain(\inst15|inC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[4]));
// synopsys translate_off
defparam \Creg[4]~I .input_async_reset = "none";
defparam \Creg[4]~I .input_power_up = "low";
defparam \Creg[4]~I .input_register_mode = "none";
defparam \Creg[4]~I .input_sync_reset = "none";
defparam \Creg[4]~I .oe_async_reset = "none";
defparam \Creg[4]~I .oe_power_up = "low";
defparam \Creg[4]~I .oe_register_mode = "none";
defparam \Creg[4]~I .oe_sync_reset = "none";
defparam \Creg[4]~I .operation_mode = "output";
defparam \Creg[4]~I .output_async_reset = "none";
defparam \Creg[4]~I .output_power_up = "low";
defparam \Creg[4]~I .output_register_mode = "none";
defparam \Creg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[3]~I (
	.datain(\inst15|inC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[3]));
// synopsys translate_off
defparam \Creg[3]~I .input_async_reset = "none";
defparam \Creg[3]~I .input_power_up = "low";
defparam \Creg[3]~I .input_register_mode = "none";
defparam \Creg[3]~I .input_sync_reset = "none";
defparam \Creg[3]~I .oe_async_reset = "none";
defparam \Creg[3]~I .oe_power_up = "low";
defparam \Creg[3]~I .oe_register_mode = "none";
defparam \Creg[3]~I .oe_sync_reset = "none";
defparam \Creg[3]~I .operation_mode = "output";
defparam \Creg[3]~I .output_async_reset = "none";
defparam \Creg[3]~I .output_power_up = "low";
defparam \Creg[3]~I .output_register_mode = "none";
defparam \Creg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[2]~I (
	.datain(\inst15|inC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[2]));
// synopsys translate_off
defparam \Creg[2]~I .input_async_reset = "none";
defparam \Creg[2]~I .input_power_up = "low";
defparam \Creg[2]~I .input_register_mode = "none";
defparam \Creg[2]~I .input_sync_reset = "none";
defparam \Creg[2]~I .oe_async_reset = "none";
defparam \Creg[2]~I .oe_power_up = "low";
defparam \Creg[2]~I .oe_register_mode = "none";
defparam \Creg[2]~I .oe_sync_reset = "none";
defparam \Creg[2]~I .operation_mode = "output";
defparam \Creg[2]~I .output_async_reset = "none";
defparam \Creg[2]~I .output_power_up = "low";
defparam \Creg[2]~I .output_register_mode = "none";
defparam \Creg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[1]~I (
	.datain(\inst15|inC [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[1]));
// synopsys translate_off
defparam \Creg[1]~I .input_async_reset = "none";
defparam \Creg[1]~I .input_power_up = "low";
defparam \Creg[1]~I .input_register_mode = "none";
defparam \Creg[1]~I .input_sync_reset = "none";
defparam \Creg[1]~I .oe_async_reset = "none";
defparam \Creg[1]~I .oe_power_up = "low";
defparam \Creg[1]~I .oe_register_mode = "none";
defparam \Creg[1]~I .oe_sync_reset = "none";
defparam \Creg[1]~I .operation_mode = "output";
defparam \Creg[1]~I .output_async_reset = "none";
defparam \Creg[1]~I .output_power_up = "low";
defparam \Creg[1]~I .output_register_mode = "none";
defparam \Creg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Creg[0]~I (
	.datain(\inst15|inC [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Creg[0]));
// synopsys translate_off
defparam \Creg[0]~I .input_async_reset = "none";
defparam \Creg[0]~I .input_power_up = "low";
defparam \Creg[0]~I .input_register_mode = "none";
defparam \Creg[0]~I .input_sync_reset = "none";
defparam \Creg[0]~I .oe_async_reset = "none";
defparam \Creg[0]~I .oe_power_up = "low";
defparam \Creg[0]~I .oe_register_mode = "none";
defparam \Creg[0]~I .oe_sync_reset = "none";
defparam \Creg[0]~I .operation_mode = "output";
defparam \Creg[0]~I .output_async_reset = "none";
defparam \Creg[0]~I .output_power_up = "low";
defparam \Creg[0]~I .output_register_mode = "none";
defparam \Creg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[7]~I (
	.datain(\inst4|IRo [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[7]));
// synopsys translate_off
defparam \Order[7]~I .input_async_reset = "none";
defparam \Order[7]~I .input_power_up = "low";
defparam \Order[7]~I .input_register_mode = "none";
defparam \Order[7]~I .input_sync_reset = "none";
defparam \Order[7]~I .oe_async_reset = "none";
defparam \Order[7]~I .oe_power_up = "low";
defparam \Order[7]~I .oe_register_mode = "none";
defparam \Order[7]~I .oe_sync_reset = "none";
defparam \Order[7]~I .operation_mode = "output";
defparam \Order[7]~I .output_async_reset = "none";
defparam \Order[7]~I .output_power_up = "low";
defparam \Order[7]~I .output_register_mode = "none";
defparam \Order[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[6]~I (
	.datain(\inst4|IRo [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[6]));
// synopsys translate_off
defparam \Order[6]~I .input_async_reset = "none";
defparam \Order[6]~I .input_power_up = "low";
defparam \Order[6]~I .input_register_mode = "none";
defparam \Order[6]~I .input_sync_reset = "none";
defparam \Order[6]~I .oe_async_reset = "none";
defparam \Order[6]~I .oe_power_up = "low";
defparam \Order[6]~I .oe_register_mode = "none";
defparam \Order[6]~I .oe_sync_reset = "none";
defparam \Order[6]~I .operation_mode = "output";
defparam \Order[6]~I .output_async_reset = "none";
defparam \Order[6]~I .output_power_up = "low";
defparam \Order[6]~I .output_register_mode = "none";
defparam \Order[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[5]~I (
	.datain(\inst4|IRo [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[5]));
// synopsys translate_off
defparam \Order[5]~I .input_async_reset = "none";
defparam \Order[5]~I .input_power_up = "low";
defparam \Order[5]~I .input_register_mode = "none";
defparam \Order[5]~I .input_sync_reset = "none";
defparam \Order[5]~I .oe_async_reset = "none";
defparam \Order[5]~I .oe_power_up = "low";
defparam \Order[5]~I .oe_register_mode = "none";
defparam \Order[5]~I .oe_sync_reset = "none";
defparam \Order[5]~I .operation_mode = "output";
defparam \Order[5]~I .output_async_reset = "none";
defparam \Order[5]~I .output_power_up = "low";
defparam \Order[5]~I .output_register_mode = "none";
defparam \Order[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[4]~I (
	.datain(\inst4|IRo [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[4]));
// synopsys translate_off
defparam \Order[4]~I .input_async_reset = "none";
defparam \Order[4]~I .input_power_up = "low";
defparam \Order[4]~I .input_register_mode = "none";
defparam \Order[4]~I .input_sync_reset = "none";
defparam \Order[4]~I .oe_async_reset = "none";
defparam \Order[4]~I .oe_power_up = "low";
defparam \Order[4]~I .oe_register_mode = "none";
defparam \Order[4]~I .oe_sync_reset = "none";
defparam \Order[4]~I .operation_mode = "output";
defparam \Order[4]~I .output_async_reset = "none";
defparam \Order[4]~I .output_power_up = "low";
defparam \Order[4]~I .output_register_mode = "none";
defparam \Order[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[3]~I (
	.datain(\inst4|IRo [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[3]));
// synopsys translate_off
defparam \Order[3]~I .input_async_reset = "none";
defparam \Order[3]~I .input_power_up = "low";
defparam \Order[3]~I .input_register_mode = "none";
defparam \Order[3]~I .input_sync_reset = "none";
defparam \Order[3]~I .oe_async_reset = "none";
defparam \Order[3]~I .oe_power_up = "low";
defparam \Order[3]~I .oe_register_mode = "none";
defparam \Order[3]~I .oe_sync_reset = "none";
defparam \Order[3]~I .operation_mode = "output";
defparam \Order[3]~I .output_async_reset = "none";
defparam \Order[3]~I .output_power_up = "low";
defparam \Order[3]~I .output_register_mode = "none";
defparam \Order[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[2]~I (
	.datain(\inst4|IRo [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[2]));
// synopsys translate_off
defparam \Order[2]~I .input_async_reset = "none";
defparam \Order[2]~I .input_power_up = "low";
defparam \Order[2]~I .input_register_mode = "none";
defparam \Order[2]~I .input_sync_reset = "none";
defparam \Order[2]~I .oe_async_reset = "none";
defparam \Order[2]~I .oe_power_up = "low";
defparam \Order[2]~I .oe_register_mode = "none";
defparam \Order[2]~I .oe_sync_reset = "none";
defparam \Order[2]~I .operation_mode = "output";
defparam \Order[2]~I .output_async_reset = "none";
defparam \Order[2]~I .output_power_up = "low";
defparam \Order[2]~I .output_register_mode = "none";
defparam \Order[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[1]~I (
	.datain(\inst4|IRo [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[1]));
// synopsys translate_off
defparam \Order[1]~I .input_async_reset = "none";
defparam \Order[1]~I .input_power_up = "low";
defparam \Order[1]~I .input_register_mode = "none";
defparam \Order[1]~I .input_sync_reset = "none";
defparam \Order[1]~I .oe_async_reset = "none";
defparam \Order[1]~I .oe_power_up = "low";
defparam \Order[1]~I .oe_register_mode = "none";
defparam \Order[1]~I .oe_sync_reset = "none";
defparam \Order[1]~I .operation_mode = "output";
defparam \Order[1]~I .output_async_reset = "none";
defparam \Order[1]~I .output_power_up = "low";
defparam \Order[1]~I .output_register_mode = "none";
defparam \Order[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \Order[0]~I (
	.datain(\inst4|IRo [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(Order[0]));
// synopsys translate_off
defparam \Order[0]~I .input_async_reset = "none";
defparam \Order[0]~I .input_power_up = "low";
defparam \Order[0]~I .input_register_mode = "none";
defparam \Order[0]~I .input_sync_reset = "none";
defparam \Order[0]~I .oe_async_reset = "none";
defparam \Order[0]~I .oe_power_up = "low";
defparam \Order[0]~I .oe_register_mode = "none";
defparam \Order[0]~I .oe_sync_reset = "none";
defparam \Order[0]~I .operation_mode = "output";
defparam \Order[0]~I .output_async_reset = "none";
defparam \Order[0]~I .output_power_up = "low";
defparam \Order[0]~I .output_register_mode = "none";
defparam \Order[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
