
SF2_Bootloader.elf:     file format elf32-littlearm
SF2_Bootloader.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000189

Program Header:
    LOAD off    0x00008000 vaddr 0x00000000 paddr 0x60000000 align 2**15
         filesz 0x00001d10 memsz 0x00001d10 flags r-x
    LOAD off    0x0000f000 vaddr 0x2000f000 paddr 0x60001d10 align 2**15
         filesz 0x00000450 memsz 0x00000600 flags rw-
    LOAD off    0x0000f600 vaddr 0x2000f600 paddr 0x60002160 align 2**15
         filesz 0x00000000 memsz 0x00000200 flags rw-
    LOAD off    0x0000f800 vaddr 0x2000f800 paddr 0x60002160 align 2**15
         filesz 0x00000000 memsz 0x00000800 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .vector_table 000002f0  00000000  60000000  00008000  2**4  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .boot_code    00000140  000002f0  600002f0  000082f0  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000018e0  00000430  60000430  00008430  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000450  2000f000  60001d10  0000f000  2**4  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001b0  2000f450  60002160  0000f450  2**4  ALLOC
  5 .heap         00000200  2000f600  60002160  0000f600  2**4  ALLOC
  6 .stack        00000800  2000f800  60002160  0000f800  2**4  ALLOC
  7 .debug_aranges 00000580  00000000  00000000  0000f450  2**3  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008e74  00000000  00000000  0000f9d0  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001422  00000000  00000000  00018844  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005242  00000000  00000000  00019c66  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001450  00000000  00000000  0001eea8  2**2  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0001120f  00000000  00000000  000202f8  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002adc  00000000  00000000  00031507  2**0  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000029  00000000  00000000  00033fe3  2**0  CONTENTS, READONLY
 15 .debug_ranges 00000598  00000000  00000000  0003400c  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00005093  00000000  00000000  000345a4  2**0  CONTENTS, READONLY, DEBUGGING
 17 .comment      00000070  00000000  00000000  00039637  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .vector_table	00000000 .vector_table
000002f0 l    d  .boot_code	00000000 .boot_code
00000430 l    d  .text	00000000 .text
2000f000 l    d  .data	00000000 .data
2000f450 l    d  .bss	00000000 .bss
2000f600 l    d  .heap	00000000 .heap
2000f800 l    d  .stack	00000000 .stack
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .comment	00000000 .comment
00000000 l    df *ABS*	00000000 startup_m2sxxx.o
00000188 l       .vector_table	00000000 _start
000001aa l       .vector_table	00000000 copy_data
0000019c l       .vector_table	00000000 copy_code_loop
000001c2 l       .vector_table	00000000 clear_bss
000001b4 l       .vector_table	00000000 copy_data_loop
000001c8 l       .vector_table	00000000 clear_bss_loop
000001e0 l       .vector_table	00000000 call_glob_ctor
000001ea l       .vector_table	00000000 branch_to_main
000001f6 l       .vector_table	00000000 ExitLoop
00000000 l    df *ABS*	00000000 system_m2sxxx.c
000002f0 l     F .boot_code	00000040 set_clock_frequency_globals
00000000 l    df *ABS*	00000000 crtstuff.c
00001ce0 l     O .text	00000000 __EH_FRAME_BEGIN__
2000f000 l     O .data	00000000 __JCR_LIST__
00000430 l     F .text	00000000 __do_global_dtors_aux
2000f450 l       .bss	00000000 completed.8122
00001d00 l     O .text	00000000 __do_global_dtors_aux_fini_array_entry
00000454 l     F .text	00000000 frame_dummy
2000f454 l       .bss	00000000 object.8127
00001cfc l     O .text	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 procotol.c
2000f46c l     O .bss	00000004 g_nCheckStartTime
00000000 l    df *ABS*	00000000 run_program.c
00000000 l    df *ABS*	00000000 storage.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 timer.c
00000b5c l     F .text	00000030 NVIC_EnableIRQ
00000b8c l     F .text	00000034 NVIC_DisableIRQ
00000bc0 l     F .text	00000034 NVIC_ClearPendingIRQ
00000bf4 l     F .text	00000058 MSS_TIM1_init
00000c4c l     F .text	00000018 MSS_TIM1_start
00000c64 l     F .text	0000001a MSS_TIM1_load_immediate
00000c80 l     F .text	00000018 MSS_TIM1_enable_irq
00000c98 l     F .text	00000018 MSS_TIM1_clear_irq
00000000 l    df *ABS*	00000000 mss_uart.c
00000d54 l     F .text	00000018 set_bit_reg8
00000d6c l     F .text	00000018 clear_bit_reg8
00000d84 l     F .text	00000018 read_bit_reg8
00000d9c l     F .text	00000084 default_tx_handler
00000e20 l     F .text	000000ac MSS_UART_isr.part.0
00000ecc l     F .text	000001e8 global_init
00000000 l    df *ABS*	00000000 mss_nvm.c
0000119c l     F .text	0000004c request_nvm_access
000011e8 l     F .text	00000040 release_ctrl_access
00001228 l     F .text	0000002c wait_nvm_ready
00001254 l     F .text	0000009c fill_wd_buffer
000012f0 l     F .text	000002bc check_protection_reserved_nvm
000015ac l     F .text	00000026 get_error_code
000015d4 l     F .text	00000044 get_ctrl_access
2000f474 l     O .bss	00000001 g_do_not_lock_page
00001cc0 l     O .text	00000008 g_nvm
00001cc8 l     O .text	00000008 g_nvm32
2000f475 l     O .bss	00000001 g_envm_ctrl_locks
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00001bd0 l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 impure.c
2000f020 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 c:/microsemi/softconsole_v4.0/arm-none-eabi-gcc/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7-m/crti.o
00000000 l    df *ABS*	00000000 c:/microsemi/softconsole_v4.0/arm-none-eabi-gcc/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7-m/crtn.o
00000000 l    df *ABS*	00000000 crtstuff.c
2000f000 l     O .data	00000000 __JCR_END__
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 
00001d10 l       .text	00000000 __exidx_end
00001d04 l       .text	00000000 __fini_array_end
00001000 l       *ABS*	00000000 RAM_SIZE
00000000 l       *ABS*	00000000 __DYNAMIC
00001d10 l       .text	00000000 __exidx_start
00000800 l       *ABS*	00000000 MAIN_STACK_SIZE
00000000 l       *ABS*	00000000 MIN_SIZE_HEAP
00000000 l       *ABS*	00000000 PROCESS_STACK_SIZE
00000000 l       *UND*	00000000 software_init_hook
00001d00 l       .text	00000000 __fini_array_start
2000f000 l       *ABS*	00000000 RAM_START_ADDRESS
20010000 l       *ABS*	00000000 __main_stack_start
00001d00 l       .text	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
00001cf8 l       .text	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
00001cf8 l       .text	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
00001cf8 l       .text	00000000 __preinit_array_start
00000000 l       *UND*	00000000 free
2000f008 g     O .data	00000004 g_FrequencyPCLK2
00000204  w    F .vector_table	00000000 DebugMon_Handler
2000f010 g     O .data	00000004 g_FrequencyFIC1
2000f478 g     O .bss	00000100 g_tStorageInfo
00000212  w    F .vector_table	00000000 I2C0_IRQHandler
00000266  w    F .vector_table	00000000 FabricIrq12_IRQHandler
60000000 g       *ABS*	00000000 __vector_table_load
00000d18 g     F .text	0000003a diff_mili_time
000001fa  w    F .vector_table	00000000 HardFault_Handler
60001d10 g       *ABS*	00000000 __data_load
00000208  w    F .vector_table	00000000 SysTick_Handler
60001d10 g       *ABS*	00000000 _sidata
00000a90 g     F .text	00000024 GetBLVer
00000206  w    F .vector_table	00000000 PendSV_Handler
000001f8  w    F .vector_table	00000000 NMI_Handler
0000065c g     F .text	000000ac RecvData
000008c8 g     F .text	00000030 run_application
00001940 g     F .text	000000b8 NVM_verify
00000878 g     F .text	00000040 remap_user_code_eSRAM_0
00000218  w    F .vector_table	00000000 I2C1_IRQHandler
00001180 g     F .text	0000001c UART1_IRQHandler
00000278  w    F .vector_table	00000000 GPIO5_IRQHandler
00000708 g     F .text	000000e8 check_fwpdate
00001d10 g       .text	00000000 _etext
2000f450 g       .bss	00000000 _sbss
00000238  w    F .vector_table	00000000 PLL_LockLost_IRQHandler
00000430 g       .text	00000000 __text_start
000002aa  w    F .vector_table	00000000 GPIO30_IRQHandler
00001164 g     F .text	0000001c UART0_IRQHandler
00000246  w    F .vector_table	00000000 MDDR_IOCalib_IRQHandler
00001a48 g     F .text	000000ec memcpy
00000ad0 g     F .text	00000014 get_uart
00000286  w    F .vector_table	00000000 GPIO12_IRQHandler
000002a6  w    F .vector_table	00000000 GPIO28_IRQHandler
0000029e  w    F .vector_table	00000000 GPIO24_IRQHandler
00000214  w    F .vector_table	00000000 I2C0_SMBAlert_IRQHandler
000002f0 g       .vector_table	00000000 _evector_table
2000f470 g     O .bss	00000004 Time1mS
2000f01c g     O .data	00000004 SystemCoreClock
00000000  w      *UND*	00000000 malloc
000008b8 g     F .text	0000000e run_iap
00000200  w    F .vector_table	00000000 UsageFault_Handler
0000022c  w    F .vector_table	00000000 ENVM0_IRQHandler
0000027a  w    F .vector_table	00000000 GPIO6_IRQHandler
2000f450 g       .bss	00000000 __bss_start__
2000f000 g       .data	00000000 _sdata
00000210  w    F .vector_table	00000000 SPI1_IRQHandler
000002a0  w    F .vector_table	00000000 GPIO25_IRQHandler
0000026c  w    F .vector_table	00000000 FabricIrq15_IRQHandler
00000270  w    F .vector_table	00000000 GPIO1_IRQHandler
0000022a  w    F .vector_table	00000000 CAN_IRQHandler
00000262  w    F .vector_table	00000000 FabricIrq10_IRQHandler
00000240  w    F .vector_table	00000000 HPDMA_Complete_IRQHandler
00000290  w    F .vector_table	00000000 GPIO17_IRQHandler
00001cdc g     O .text	00000004 _global_impure_ptr
000019f8 g     F .text	00000050 __libc_init_array
00000280  w    F .vector_table	00000000 GPIO9_IRQHandler
0000023a  w    F .vector_table	00000000 CommSwitchError_IRQHandler
2000f004 g     O .data	00000004 g_FrequencyFIC64
0000029c  w    F .vector_table	00000000 GPIO23_IRQHandler
00001ce0 g     F .text	00000000 _init
000002a8  w    F .vector_table	00000000 GPIO29_IRQHandler
00000252  w    F .vector_table	00000000 FabricIrq2_IRQHandler
00001bf0 g     F .text	0000002c __libc_fini_array
2000f600 g       .bss	00000000 _ebss
00000292  w    F .vector_table	00000000 GPIO18_IRQHandler
00000188 g     F .vector_table	00000000 Reset_Handler
00000000 g       .vector_table	00000000 __vector_table_vma_base_address
0000021a  w    F .vector_table	00000000 I2C1_SMBAlert_IRQHandler
00000284  w    F .vector_table	00000000 GPIO11_IRQHandler
00000242  w    F .vector_table	00000000 HPDMA_Error_IRQHandler
00000cd8 g     F .text	00000028 init_timer_1
0000020a  w    F .vector_table	00000000 WdogWakeup_IRQHandler
2000f014 g     O .data	00000004 g_FrequencyPCLK0
00000000  w      *UND*	00000000 __deregister_frame_info
000008f8 g     F .text	00000048 InitStorageInfo
00000234  w    F .vector_table	00000000 USB_DMA_IRQHandler
000005a0 g     F .text	00000060 CalcChkSum
00000228  w    F .vector_table	00000000 Timer2_IRQHandler
00000272  w    F .vector_table	00000000 GPIO2_IRQHandler
2000f600 g       .bss	00000000 __bss_end__
00000264  w    F .vector_table	00000000 FabricIrq11_IRQHandler
2000f600 g       .bss	00000000 __end
0000024e  w    F .vector_table	00000000 FabricIrq0_IRQHandler
00001c1c g     F .text	000000a4 __register_exitproc
2000f578 g     O .bss	00000040 g_mss_uart1
00000236  w    F .vector_table	00000000 PLL_Lock_IRQHandler
00000222  w    F .vector_table	00000000 EthernetMAC_IRQHandler
00000940 g     F .text	00000058 LoadStorageInfo
0000023e  w    F .vector_table	00000000 DDR_IRQHandler
00000001 g       *ABS*	00000000 __mirrored_nvm
00000232  w    F .vector_table	00000000 USB_IRQHandler
2000f00c g     O .data	00000004 g_FrequencyFIC0
00000cb0 g     F .text	00000028 Timer1_IRQHandler
00000000 g       .vector_table	00000000 __vector_table_start
00000274  w    F .vector_table	00000000 GPIO3_IRQHandler
00000254  w    F .vector_table	00000000 FabricIrq3_IRQHandler
00001b34 g     F .text	0000009a memset
000001fc  w    F .vector_table	00000000 MemManage_Handler
0000048c g     F .text	00000028 main
00000202  w    F .vector_table	00000000 SVC_Handler
60000430 g       *ABS*	00000000 __text_load
2000f600 g       .heap	00000000 __heap_start__
0000027c  w    F .vector_table	00000000 GPIO7_IRQHandler
00000000  w      *UND*	00000000 __libc_fini
2000f5b8 g     O .bss	00000040 g_mss_uart0
2000f018 g     O .data	00000004 g_FrequencyPCLK1
00000288  w    F .vector_table	00000000 GPIO13_IRQHandler
00000330 g     F .boot_code	00000040 SystemInit
00001cec g     F .text	00000000 _fini
000010fc g     F .text	00000068 MSS_UART_polled_tx
0000025c  w    F .vector_table	00000000 FabricIrq7_IRQHandler
0000028a  w    F .vector_table	00000000 GPIO14_IRQHandler
00001be4 g     F .text	0000000c atexit
00001910 g     F .text	00000030 MSS_NVM_read
0000024c  w    F .vector_table	00000000 FIC64_IRQHandler
000002ae  w    F .vector_table	00000000 mscc_post_hw_cfg_init
0000022e  w    F .vector_table	00000000 ENVM1_IRQHandler
0000023c  w    F .vector_table	00000000 CacheError_IRQHandler
0000025a  w    F .vector_table	00000000 FabricIrq6_IRQHandler
00000294  w    F .vector_table	00000000 GPIO19_IRQHandler
0000027e  w    F .vector_table	00000000 GPIO8_IRQHandler
00000600 g     F .text	0000005c CheckPacket
00000d00 g     F .text	00000018 get_mili_time
00000260  w    F .vector_table	00000000 FabricIrq9_IRQHandler
000002a2  w    F .vector_table	00000000 GPIO26_IRQHandler
0000029a  w    F .vector_table	00000000 GPIO22_IRQHandler
20010000 g       .stack	00000000 _estack
00000ae4 g     F .text	00000078 init_system
00000830 g     F .text	00000048 copy_image_to_esram
2000f800 g       .heap	00000000 _eheap
00000282  w    F .vector_table	00000000 GPIO10_IRQHandler
00000216  w    F .vector_table	00000000 I2C0_SMBus_IRQHandler
2000f450 g       .data	00000000 _edata
0000020e  w    F .vector_table	00000000 SPI0_IRQHandler
2000f600 g       .bss	00000000 _end
00000296  w    F .vector_table	00000000 GPIO20_IRQHandler
00000250  w    F .vector_table	00000000 FabricIrq1_IRQHandler
00000256  w    F .vector_table	00000000 FabricIrq4_IRQHandler
0000026e  w    F .vector_table	00000000 GPIO0_IRQHandler
0000025e  w    F .vector_table	00000000 FabricIrq8_IRQHandler
00000998 g     F .text	000000f8 SaveStorageInfo
00000000 g     O .vector_table	00000000 g_pfnVectors
000010b4 g     F .text	00000048 MSS_UART_init
00000370 g     F .boot_code	000000b8 SystemCoreClockUpdate
000004b4 g     F .text	000000ec GenPacket
00000224  w    F .vector_table	00000000 DMA_IRQHandler
00000268  w    F .vector_table	00000000 FabricIrq13_IRQHandler
00000248  w    F .vector_table	00000000 FAB_PLL_Lock_IRQHandler
000001fe  w    F .vector_table	00000000 BusFault_Handler
00000ab4 g     F .text	0000001c SetBLVer
0000020c  w    F .vector_table	00000000 RTC_Wakeup_IRQHandler
000007f0 g     F .text	0000003e send_update_check
00001618 g     F .text	000001e8 NVM_write
2000f000 g       .data	00000000 __data_start
00000298  w    F .vector_table	00000000 GPIO21_IRQHandler
000002ac  w    F .vector_table	00000000 GPIO31_IRQHandler
00000258  w    F .vector_table	00000000 FabricIrq5_IRQHandler
00001800 g     F .text	00000110 NVM_unlock
00000000  w      *UND*	00000000 _Jv_RegisterClasses
2000f800 g       .stack	00000000 __stack_start__
00000244  w    F .vector_table	00000000 ECC_Error_IRQHandler
00000230  w    F .vector_table	00000000 ComBlk_IRQHandler
00000000  w      *UND*	00000000 __register_frame_info
0000024a  w    F .vector_table	00000000 FAB_PLL_LockLost_IRQHandler
0000026a  w    F .vector_table	00000000 FabricIrq14_IRQHandler
0000021c  w    F .vector_table	00000000 I2C1_SMBus_IRQHandler
0000028e  w    F .vector_table	00000000 GPIO16_IRQHandler
00000276  w    F .vector_table	00000000 GPIO4_IRQHandler
000002a4  w    F .vector_table	00000000 GPIO27_IRQHandler
0000028c  w    F .vector_table	00000000 GPIO15_IRQHandler



Disassembly of section .boot_code:

000002f0 <set_clock_frequency_globals>:
set_clock_frequency_globals():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:666
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
 2f0:	4b07      	ldr	r3, [pc, #28]	; (310 <_evector_table+0x20>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:669
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
 2f2:	4a08      	ldr	r2, [pc, #32]	; (314 <_evector_table+0x24>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:666
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
 2f4:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:667
    g_FrequencyPCLK0 = standby_clk;
 2f6:	4b08      	ldr	r3, [pc, #32]	; (318 <_evector_table+0x28>)
 2f8:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:668
    g_FrequencyPCLK1 = standby_clk;
 2fa:	4b08      	ldr	r3, [pc, #32]	; (31c <_evector_table+0x2c>)
 2fc:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:669
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
 2fe:	4b08      	ldr	r3, [pc, #32]	; (320 <_evector_table+0x30>)
 300:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:670
    g_FrequencyFIC0 = standby_clk;
 302:	4b08      	ldr	r3, [pc, #32]	; (324 <_evector_table+0x34>)
 304:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:671
    g_FrequencyFIC1 = standby_clk;
 306:	4b08      	ldr	r3, [pc, #32]	; (328 <_evector_table+0x38>)
 308:	6018      	str	r0, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:672
    g_FrequencyFIC64 = standby_clk;
 30a:	4b08      	ldr	r3, [pc, #32]	; (32c <_evector_table+0x3c>)
 30c:	6018      	str	r0, [r3, #0]
 30e:	4770      	bx	lr
 310:	2000f01c 	.word	0x2000f01c
 314:	02160ec0 	.word	0x02160ec0
 318:	2000f014 	.word	0x2000f014
 31c:	2000f018 	.word	0x2000f018
 320:	2000f008 	.word	0x2000f008
 324:	2000f00c 	.word	0x2000f00c
 328:	2000f010 	.word	0x2000f010
 32c:	2000f004 	.word	0x2000f004

00000330 <SystemInit>:
get_silicon_revision():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:921
{
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
    switch(device_version)
 330:	f64f 0202 	movw	r2, #63490	; 0xf802
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:920
static uint32_t get_silicon_revision(void)
{
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
 334:	4b0c      	ldr	r3, [pc, #48]	; (368 <SystemInit+0x38>)
 336:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:921
    switch(device_version)
 33a:	4291      	cmp	r1, r2
 33c:	d006      	beq.n	34c <SystemInit+0x1c>
SystemInit():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:463
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 33e:	4a0b      	ldr	r2, [pc, #44]	; (36c <SystemInit+0x3c>)
 340:	6953      	ldr	r3, [r2, #20]
 342:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 346:	6153      	str	r3, [r2, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:492
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
 348:	f7ff bfb1 	b.w	2ae <mscc_post_hw_cfg_init>
m2s050_rev_a_workarounds():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:972
{
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
 34c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 350:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 354:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:975

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
 358:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 35c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 360:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 364:	e7eb      	b.n	33e <SystemInit+0xe>
 366:	bf00      	nop
 368:	40038000 	.word	0x40038000
 36c:	e000ed00 	.word	0xe000ed00

00000370 <SystemCoreClockUpdate>:
SystemCoreClockUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:562
void SystemCoreClockUpdate(void)
{
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
 370:	4b1e      	ldr	r3, [pc, #120]	; (3ec <SystemCoreClockUpdate+0x7c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:558
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
 372:	b082      	sub	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:562
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
 374:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:564

    if(0u == controller_pll_init)
 378:	0151      	lsls	r1, r2, #5
 37a:	d42b      	bmi.n	3d4 <SystemCoreClockUpdate+0x64>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:569
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
 37c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:570
        if(0u == global_mux_sel)
 380:	04d2      	lsls	r2, r2, #19
 382:	d412      	bmi.n	3aa <SystemCoreClockUpdate+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:573
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
 384:	4b1a      	ldr	r3, [pc, #104]	; (3f0 <SystemCoreClockUpdate+0x80>)
 386:	4a1b      	ldr	r2, [pc, #108]	; (3f4 <SystemCoreClockUpdate+0x84>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:576
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
 388:	491b      	ldr	r1, [pc, #108]	; (3f8 <SystemCoreClockUpdate+0x88>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:573

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
        if(0u == global_mux_sel)
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
 38a:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:574
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
 38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <SystemCoreClockUpdate+0x8c>)
 38e:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:575
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
 390:	4a1b      	ldr	r2, [pc, #108]	; (400 <SystemCoreClockUpdate+0x90>)
 392:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:576
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
 394:	4a1b      	ldr	r2, [pc, #108]	; (404 <SystemCoreClockUpdate+0x94>)
 396:	6011      	str	r1, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:577
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
 398:	491b      	ldr	r1, [pc, #108]	; (408 <SystemCoreClockUpdate+0x98>)
 39a:	4a1c      	ldr	r2, [pc, #112]	; (40c <SystemCoreClockUpdate+0x9c>)
 39c:	6011      	str	r1, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:578
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
 39e:	4a1c      	ldr	r2, [pc, #112]	; (410 <SystemCoreClockUpdate+0xa0>)
 3a0:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:579
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
 3a2:	4a1c      	ldr	r2, [pc, #112]	; (414 <SystemCoreClockUpdate+0xa4>)
 3a4:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:627
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
    }
}
 3a6:	b002      	add	sp, #8
 3a8:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:584
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
        }
        else
        {
            /* MSS clocked from standby clock. */
            const uint8_t standby_clock_lut[8] = { RCOSC_25_50MHZ_CLK_SRC,
 3aa:	466a      	mov	r2, sp
 3ac:	491a      	ldr	r1, [pc, #104]	; (418 <SystemCoreClockUpdate+0xa8>)
 3ae:	6808      	ldr	r0, [r1, #0]
 3b0:	6849      	ldr	r1, [r1, #4]
 3b2:	c203      	stmia	r2!, {r0, r1}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:596
                                                   CCC2ASCI_CLK_SRC };

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
 3b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:597
            clock_source = standby_clock_lut[standby_sel];
 3b8:	a902      	add	r1, sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:596
                                                   CCC2ASCI_CLK_SRC };

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
 3ba:	f3c2 1282 	ubfx	r2, r2, #6, #3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:597
            clock_source = standby_clock_lut[standby_sel];
 3be:	440a      	add	r2, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:598
            switch(clock_source)
 3c0:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 3c4:	2a01      	cmp	r2, #1
 3c6:	d002      	beq.n	3ce <SystemCoreClockUpdate+0x5e>
 3c8:	d304      	bcc.n	3d4 <SystemCoreClockUpdate+0x64>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:616
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
 3ca:	4814      	ldr	r0, [pc, #80]	; (41c <SystemCoreClockUpdate+0xac>)
 3cc:	e00a      	b.n	3e4 <SystemCoreClockUpdate+0x74>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:606
                    clk_src = get_rcosc_25_50mhz_frequency();
                    set_clock_frequency_globals(clk_src);
                break;

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
 3ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 3d2:	e007      	b.n	3e4 <SystemCoreClockUpdate+0x74>
get_rcosc_25_50mhz_frequency():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:637
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
 3d4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
SystemCoreClockUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:625
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
 3d8:	4811      	ldr	r0, [pc, #68]	; (420 <SystemCoreClockUpdate+0xb0>)
get_rcosc_25_50mhz_frequency():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:638
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    if(0u == rcosc_div2)
 3da:	f013 0f04 	tst.w	r3, #4
SystemCoreClockUpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:625
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
 3de:	4b11      	ldr	r3, [pc, #68]	; (424 <SystemCoreClockUpdate+0xb4>)
 3e0:	bf18      	it	ne
 3e2:	4618      	movne	r0, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:627
    }
}
 3e4:	b002      	add	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/CMSIS/system_m2sxxx.c:625
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
        set_clock_frequency_globals(clk_src);
 3e6:	f7ff bf83 	b.w	2f0 <set_clock_frequency_globals>
 3ea:	bf00      	nop
 3ec:	40038000 	.word	0x40038000
 3f0:	08583b00 	.word	0x08583b00
 3f4:	2000f01c 	.word	0x2000f01c
 3f8:	02160ec0 	.word	0x02160ec0
 3fc:	2000f014 	.word	0x2000f014
 400:	2000f018 	.word	0x2000f018
 404:	2000f008 	.word	0x2000f008
 408:	042c1d80 	.word	0x042c1d80
 40c:	2000f00c 	.word	0x2000f00c
 410:	2000f010 	.word	0x2000f010
 414:	2000f004 	.word	0x2000f004
 418:	00001cd0 	.word	0x00001cd0
 41c:	000f4240 	.word	0x000f4240
 420:	017d7840 	.word	0x017d7840
 424:	02faf080 	.word	0x02faf080
	...

Disassembly of section .text:

00000430 <__do_global_dtors_aux>:
$t():
     430:	b510      	push	{r4, lr}
     432:	4c05      	ldr	r4, [pc, #20]	; (448 <__do_global_dtors_aux+0x18>)
     434:	7823      	ldrb	r3, [r4, #0]
     436:	b933      	cbnz	r3, 446 <__do_global_dtors_aux+0x16>
     438:	4b04      	ldr	r3, [pc, #16]	; (44c <__do_global_dtors_aux+0x1c>)
     43a:	b113      	cbz	r3, 442 <__do_global_dtors_aux+0x12>
     43c:	4804      	ldr	r0, [pc, #16]	; (450 <__do_global_dtors_aux+0x20>)
     43e:	f3af 8000 	nop.w
     442:	2301      	movs	r3, #1
     444:	7023      	strb	r3, [r4, #0]
     446:	bd10      	pop	{r4, pc}
$d():
     448:	2000f450 	.word	0x2000f450
     44c:	00000000 	.word	0x00000000
     450:	00001ce0 	.word	0x00001ce0

00000454 <frame_dummy>:
$t():
     454:	4b08      	ldr	r3, [pc, #32]	; (478 <frame_dummy+0x24>)
     456:	b510      	push	{r4, lr}
     458:	b11b      	cbz	r3, 462 <frame_dummy+0xe>
     45a:	4808      	ldr	r0, [pc, #32]	; (47c <frame_dummy+0x28>)
     45c:	4908      	ldr	r1, [pc, #32]	; (480 <frame_dummy+0x2c>)
     45e:	f3af 8000 	nop.w
     462:	4808      	ldr	r0, [pc, #32]	; (484 <frame_dummy+0x30>)
     464:	6803      	ldr	r3, [r0, #0]
     466:	b903      	cbnz	r3, 46a <frame_dummy+0x16>
     468:	bd10      	pop	{r4, pc}
     46a:	4b07      	ldr	r3, [pc, #28]	; (488 <frame_dummy+0x34>)
     46c:	2b00      	cmp	r3, #0
     46e:	d0fb      	beq.n	468 <frame_dummy+0x14>
     470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     474:	4718      	bx	r3
     476:	bf00      	nop
$d():
     478:	00000000 	.word	0x00000000
     47c:	00001ce0 	.word	0x00001ce0
     480:	2000f454 	.word	0x2000f454
     484:	2000f000 	.word	0x2000f000
     488:	00000000 	.word	0x00000000

0000048c <main>:
main():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:19

#include "config.h"


int main()
{
     48c:	b580      	push	{r7, lr}
     48e:	b082      	sub	sp, #8
     490:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:20
	bool isFwUpgrade = true;
     492:	2301      	movs	r3, #1
     494:	71fb      	strb	r3, [r7, #7]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:22

	init_system();
     496:	f000 fb25 	bl	ae4 <init_system>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:24

	isFwUpgrade = check_fwpdate();
     49a:	f000 f935 	bl	708 <check_fwpdate>
     49e:	4603      	mov	r3, r0
     4a0:	71fb      	strb	r3, [r7, #7]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:25
	if(isFwUpgrade) {
     4a2:	79fb      	ldrb	r3, [r7, #7]
     4a4:	2b00      	cmp	r3, #0
     4a6:	d002      	beq.n	4ae <main+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:26
		run_iap();
     4a8:	f000 fa06 	bl	8b8 <run_iap>
     4ac:	e001      	b.n	4b2 <main+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:28
	} else {
		run_application();
     4ae:	f000 fa0b 	bl	8c8 <run_application>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/main.c:31 (discriminator 1)
	}

	while(1) {}		// execution never comes here
     4b2:	e7fe      	b.n	4b2 <main+0x26>

000004b4 <GenPacket>:
GenPacket():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:61
	}
}
#endif

int GenPacket(uint8_t* pBuffer, uint16_t cmd, uint8_t flag, uint8_t *pData, int size)
{
     4b4:	b580      	push	{r7, lr}
     4b6:	b086      	sub	sp, #24
     4b8:	af00      	add	r7, sp, #0
     4ba:	60f8      	str	r0, [r7, #12]
     4bc:	607b      	str	r3, [r7, #4]
     4be:	460b      	mov	r3, r1
     4c0:	817b      	strh	r3, [r7, #10]
     4c2:	4613      	mov	r3, r2
     4c4:	727b      	strb	r3, [r7, #9]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:62
	int nPos =0;
     4c6:	2300      	movs	r3, #0
     4c8:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:63
	uint16_t chkSum = 0;
     4ca:	2300      	movs	r3, #0
     4cc:	827b      	strh	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:65

	pBuffer[nPos++] = PKT_STX;
     4ce:	697b      	ldr	r3, [r7, #20]
     4d0:	1c5a      	adds	r2, r3, #1
     4d2:	617a      	str	r2, [r7, #20]
     4d4:	461a      	mov	r2, r3
     4d6:	68fb      	ldr	r3, [r7, #12]
     4d8:	4413      	add	r3, r2
     4da:	2202      	movs	r2, #2
     4dc:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:66
	pBuffer[nPos++] = cmd & 0xFF;
     4de:	697b      	ldr	r3, [r7, #20]
     4e0:	1c5a      	adds	r2, r3, #1
     4e2:	617a      	str	r2, [r7, #20]
     4e4:	461a      	mov	r2, r3
     4e6:	68fb      	ldr	r3, [r7, #12]
     4e8:	4413      	add	r3, r2
     4ea:	897a      	ldrh	r2, [r7, #10]
     4ec:	b2d2      	uxtb	r2, r2
     4ee:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:67
	pBuffer[nPos++] = ( cmd >> 8 ) & 0xFF;
     4f0:	697b      	ldr	r3, [r7, #20]
     4f2:	1c5a      	adds	r2, r3, #1
     4f4:	617a      	str	r2, [r7, #20]
     4f6:	461a      	mov	r2, r3
     4f8:	68fb      	ldr	r3, [r7, #12]
     4fa:	4413      	add	r3, r2
     4fc:	897a      	ldrh	r2, [r7, #10]
     4fe:	0a12      	lsrs	r2, r2, #8
     500:	b292      	uxth	r2, r2
     502:	b2d2      	uxtb	r2, r2
     504:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:68
	pBuffer[nPos++] = flag;
     506:	697b      	ldr	r3, [r7, #20]
     508:	1c5a      	adds	r2, r3, #1
     50a:	617a      	str	r2, [r7, #20]
     50c:	461a      	mov	r2, r3
     50e:	68fb      	ldr	r3, [r7, #12]
     510:	4413      	add	r3, r2
     512:	7a7a      	ldrb	r2, [r7, #9]
     514:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:69
	pBuffer[nPos++] = size & 0xFF;
     516:	697b      	ldr	r3, [r7, #20]
     518:	1c5a      	adds	r2, r3, #1
     51a:	617a      	str	r2, [r7, #20]
     51c:	461a      	mov	r2, r3
     51e:	68fb      	ldr	r3, [r7, #12]
     520:	4413      	add	r3, r2
     522:	6a3a      	ldr	r2, [r7, #32]
     524:	b2d2      	uxtb	r2, r2
     526:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:70
	pBuffer[nPos++] = (size >> 8) & 0xFF;
     528:	697b      	ldr	r3, [r7, #20]
     52a:	1c5a      	adds	r2, r3, #1
     52c:	617a      	str	r2, [r7, #20]
     52e:	461a      	mov	r2, r3
     530:	68fb      	ldr	r3, [r7, #12]
     532:	4413      	add	r3, r2
     534:	6a3a      	ldr	r2, [r7, #32]
     536:	1212      	asrs	r2, r2, #8
     538:	b2d2      	uxtb	r2, r2
     53a:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:72

	if (NULL != pData && size > 0) {
     53c:	687b      	ldr	r3, [r7, #4]
     53e:	2b00      	cmp	r3, #0
     540:	d00f      	beq.n	562 <GenPacket+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:72 (discriminator 1)
     542:	6a3b      	ldr	r3, [r7, #32]
     544:	2b00      	cmp	r3, #0
     546:	dd0c      	ble.n	562 <GenPacket+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:73
		memcpy(&pBuffer[nPos], pData, size);
     548:	697b      	ldr	r3, [r7, #20]
     54a:	68fa      	ldr	r2, [r7, #12]
     54c:	441a      	add	r2, r3
     54e:	6a3b      	ldr	r3, [r7, #32]
     550:	4610      	mov	r0, r2
     552:	6879      	ldr	r1, [r7, #4]
     554:	461a      	mov	r2, r3
     556:	f001 fa77 	bl	1a48 <memcpy>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:74
		nPos += size;
     55a:	697a      	ldr	r2, [r7, #20]
     55c:	6a3b      	ldr	r3, [r7, #32]
     55e:	4413      	add	r3, r2
     560:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:77
	}

	chkSum = CalcChkSum(pBuffer, 1, nPos - 1);
     562:	697b      	ldr	r3, [r7, #20]
     564:	3b01      	subs	r3, #1
     566:	68f8      	ldr	r0, [r7, #12]
     568:	2101      	movs	r1, #1
     56a:	461a      	mov	r2, r3
     56c:	f000 f818 	bl	5a0 <CalcChkSum>
     570:	4603      	mov	r3, r0
     572:	827b      	strh	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:78
	pBuffer[nPos++] = chkSum & 0xFF;
     574:	697b      	ldr	r3, [r7, #20]
     576:	1c5a      	adds	r2, r3, #1
     578:	617a      	str	r2, [r7, #20]
     57a:	461a      	mov	r2, r3
     57c:	68fb      	ldr	r3, [r7, #12]
     57e:	4413      	add	r3, r2
     580:	8a7a      	ldrh	r2, [r7, #18]
     582:	b2d2      	uxtb	r2, r2
     584:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:80
	//pBuffer[nPos++] = (chkSum >> 8) & 0xFF;
	pBuffer[nPos++] = PKT_ETX;
     586:	697b      	ldr	r3, [r7, #20]
     588:	1c5a      	adds	r2, r3, #1
     58a:	617a      	str	r2, [r7, #20]
     58c:	461a      	mov	r2, r3
     58e:	68fb      	ldr	r3, [r7, #12]
     590:	4413      	add	r3, r2
     592:	2203      	movs	r2, #3
     594:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:82

	return nPos;
     596:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:83
}
     598:	4618      	mov	r0, r3
     59a:	3718      	adds	r7, #24
     59c:	46bd      	mov	sp, r7
     59e:	bd80      	pop	{r7, pc}

000005a0 <CalcChkSum>:
CalcChkSum():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:127
	return ((u_short) sum);

}
#else
unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size)
{
     5a0:	b480      	push	{r7}
     5a2:	b089      	sub	sp, #36	; 0x24
     5a4:	af00      	add	r7, sp, #0
     5a6:	60f8      	str	r0, [r7, #12]
     5a8:	60b9      	str	r1, [r7, #8]
     5aa:	607a      	str	r2, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:128
	int sum = 0, temp = 0, result = 0;
     5ac:	2300      	movs	r3, #0
     5ae:	61fb      	str	r3, [r7, #28]
     5b0:	2300      	movs	r3, #0
     5b2:	617b      	str	r3, [r7, #20]
     5b4:	2300      	movs	r3, #0
     5b6:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:130

	int i = 0;
     5b8:	2300      	movs	r3, #0
     5ba:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:131
	for (i = 0; i < size; i++) {
     5bc:	2300      	movs	r3, #0
     5be:	61bb      	str	r3, [r7, #24]
     5c0:	e00e      	b.n	5e0 <CalcChkSum+0x40>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:132 (discriminator 3)
		temp = pBuffer[offset + i] & 0xFF;
     5c2:	68ba      	ldr	r2, [r7, #8]
     5c4:	69bb      	ldr	r3, [r7, #24]
     5c6:	4413      	add	r3, r2
     5c8:	461a      	mov	r2, r3
     5ca:	68fb      	ldr	r3, [r7, #12]
     5cc:	4413      	add	r3, r2
     5ce:	781b      	ldrb	r3, [r3, #0]
     5d0:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:133 (discriminator 3)
		sum += temp;
     5d2:	69fa      	ldr	r2, [r7, #28]
     5d4:	697b      	ldr	r3, [r7, #20]
     5d6:	4413      	add	r3, r2
     5d8:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:131 (discriminator 3)
unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size)
{
	int sum = 0, temp = 0, result = 0;

	int i = 0;
	for (i = 0; i < size; i++) {
     5da:	69bb      	ldr	r3, [r7, #24]
     5dc:	3301      	adds	r3, #1
     5de:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:131 (discriminator 1)
     5e0:	69ba      	ldr	r2, [r7, #24]
     5e2:	687b      	ldr	r3, [r7, #4]
     5e4:	429a      	cmp	r2, r3
     5e6:	dbec      	blt.n	5c2 <CalcChkSum+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:135
		temp = pBuffer[offset + i] & 0xFF;
		sum += temp;
	}
	result = ~(sum & 0xFF) + 1;
     5e8:	69fb      	ldr	r3, [r7, #28]
     5ea:	b2db      	uxtb	r3, r3
     5ec:	425b      	negs	r3, r3
     5ee:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:137

	return result;
     5f0:	693b      	ldr	r3, [r7, #16]
     5f2:	b2db      	uxtb	r3, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:139

}
     5f4:	4618      	mov	r0, r3
     5f6:	3724      	adds	r7, #36	; 0x24
     5f8:	46bd      	mov	sp, r7
     5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
     5fe:	4770      	bx	lr

00000600 <CheckPacket>:
CheckPacket():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:143
#endif

int CheckPacket(uint8_t* pBuffer, int size)
{
     600:	b580      	push	{r7, lr}
     602:	b086      	sub	sp, #24
     604:	af00      	add	r7, sp, #0
     606:	6078      	str	r0, [r7, #4]
     608:	6039      	str	r1, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:144
	int nRet = 0;
     60a:	2300      	movs	r3, #0
     60c:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:145
	unsigned char chkSum = 0, calcChkSum = 0;
     60e:	2300      	movs	r3, #0
     610:	74fb      	strb	r3, [r7, #19]
     612:	2300      	movs	r3, #0
     614:	74bb      	strb	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:146
	PHEADER_PKT pPktHeader = (PHEADER_PKT) pBuffer;
     616:	687b      	ldr	r3, [r7, #4]
     618:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:148

	if(pPktHeader->Stx == PKT_STX) {
     61a:	68fb      	ldr	r3, [r7, #12]
     61c:	781b      	ldrb	r3, [r3, #0]
     61e:	2b02      	cmp	r3, #2
     620:	d115      	bne.n	64e <CheckPacket+0x4e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:149
		calcChkSum = CalcChkSum(pBuffer, 1, size - (STX_SIZE + CHECKSUM_SIZE + ETX_SIZE)) ;
     622:	683b      	ldr	r3, [r7, #0]
     624:	3b03      	subs	r3, #3
     626:	6878      	ldr	r0, [r7, #4]
     628:	2101      	movs	r1, #1
     62a:	461a      	mov	r2, r3
     62c:	f7ff ffb8 	bl	5a0 <CalcChkSum>
     630:	4603      	mov	r3, r0
     632:	74bb      	strb	r3, [r7, #18]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:150
		chkSum = (pBuffer[size - 2]  & 0xFF) ;
     634:	683b      	ldr	r3, [r7, #0]
     636:	3b02      	subs	r3, #2
     638:	687a      	ldr	r2, [r7, #4]
     63a:	4413      	add	r3, r2
     63c:	781b      	ldrb	r3, [r3, #0]
     63e:	74fb      	strb	r3, [r7, #19]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:152

		if (chkSum != calcChkSum) {
     640:	7cfa      	ldrb	r2, [r7, #19]
     642:	7cbb      	ldrb	r3, [r7, #18]
     644:	429a      	cmp	r2, r3
     646:	d004      	beq.n	652 <CheckPacket+0x52>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:157
#ifdef __DEBUG_CONSOLE__
			//printf("Invalid CheckSum [%X, %X]\n", chkSum, calcChkSum);
#endif

			nRet = ERROR_INVALID_CHKSUM;
     648:	2321      	movs	r3, #33	; 0x21
     64a:	617b      	str	r3, [r7, #20]
     64c:	e001      	b.n	652 <CheckPacket+0x52>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:161
		}

	} else {
		nRet = ERROR_INVALID_STX;
     64e:	2320      	movs	r3, #32
     650:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:164
	}

	return nRet;
     652:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:165
}
     654:	4618      	mov	r0, r3
     656:	3718      	adds	r7, #24
     658:	46bd      	mov	sp, r7
     65a:	bd80      	pop	{r7, pc}

0000065c <RecvData>:
RecvData():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:168

int RecvData( mss_uart_instance_t * this_uart, uint8_t * rx_buff, int buff_size)
{
     65c:	b580      	push	{r7, lr}
     65e:	b08a      	sub	sp, #40	; 0x28
     660:	af00      	add	r7, sp, #0
     662:	60f8      	str	r0, [r7, #12]
     664:	60b9      	str	r1, [r7, #8]
     666:	607a      	str	r2, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:173
#define	STX_SIZE		1
#define	CHECKSUM_SIZE	1
#define	ETX_SIZE		1

	int rxSize = 0U;
     668:	2300      	movs	r3, #0
     66a:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:174
    int size = 0, hdrSize = sizeof(HEADER_PKT), dataSize = 0;
     66c:	2300      	movs	r3, #0
     66e:	623b      	str	r3, [r7, #32]
     670:	2306      	movs	r3, #6
     672:	61fb      	str	r3, [r7, #28]
     674:	2300      	movs	r3, #0
     676:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:177

    do {
    	while ( ((this_uart->hw_reg->LSR) & 0x1) != 0U  )
     678:	e00a      	b.n	690 <RecvData+0x34>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:179
    	{
    	   rx_buff[rxSize] = this_uart->hw_reg->RBR;
     67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     67c:	68ba      	ldr	r2, [r7, #8]
     67e:	4413      	add	r3, r2
     680:	68fa      	ldr	r2, [r7, #12]
     682:	6812      	ldr	r2, [r2, #0]
     684:	7812      	ldrb	r2, [r2, #0]
     686:	b2d2      	uxtb	r2, r2
     688:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:180
    	   ++rxSize;
     68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     68c:	3301      	adds	r3, #1
     68e:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:177

	int rxSize = 0U;
    int size = 0, hdrSize = sizeof(HEADER_PKT), dataSize = 0;

    do {
    	while ( ((this_uart->hw_reg->LSR) & 0x1) != 0U  )
     690:	68fb      	ldr	r3, [r7, #12]
     692:	681b      	ldr	r3, [r3, #0]
     694:	7d1b      	ldrb	r3, [r3, #20]
     696:	b2db      	uxtb	r3, r3
     698:	f003 0301 	and.w	r3, r3, #1
     69c:	2b00      	cmp	r3, #0
     69e:	d1ec      	bne.n	67a <RecvData+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:183
    	{
    	   rx_buff[rxSize] = this_uart->hw_reg->RBR;
    	   ++rxSize;
    	}

    	if(rxSize == hdrSize) {
     6a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     6a2:	69fb      	ldr	r3, [r7, #28]
     6a4:	429a      	cmp	r2, r3
     6a6:	d10a      	bne.n	6be <RecvData+0x62>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:184
    	   PHEADER_PKT pPkt = (PHEADER_PKT) rx_buff;
     6a8:	68bb      	ldr	r3, [r7, #8]
     6aa:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:186

    	   dataSize = pPkt->Length;
     6ac:	697b      	ldr	r3, [r7, #20]
     6ae:	889b      	ldrh	r3, [r3, #4]
     6b0:	b29b      	uxth	r3, r3
     6b2:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:187
    	   size = hdrSize + dataSize + CHECKSUM_SIZE + ETX_SIZE;
     6b4:	69fa      	ldr	r2, [r7, #28]
     6b6:	69bb      	ldr	r3, [r7, #24]
     6b8:	4413      	add	r3, r2
     6ba:	3302      	adds	r3, #2
     6bc:	623b      	str	r3, [r7, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:190
    	}

    	if( rxSize > hdrSize && (rxSize >= size) ) {
     6be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     6c0:	69fb      	ldr	r3, [r7, #28]
     6c2:	429a      	cmp	r2, r3
     6c4:	dd0b      	ble.n	6de <RecvData+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:190 (discriminator 1)
     6c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     6c8:	6a3b      	ldr	r3, [r7, #32]
     6ca:	429a      	cmp	r2, r3
     6cc:	db07      	blt.n	6de <RecvData+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:191
    	   if(rx_buff[rxSize - 1] == PKT_ETX)
     6ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6d0:	3b01      	subs	r3, #1
     6d2:	68ba      	ldr	r2, [r7, #8]
     6d4:	4413      	add	r3, r2
     6d6:	781b      	ldrb	r3, [r3, #0]
     6d8:	2b03      	cmp	r3, #3
     6da:	d100      	bne.n	6de <RecvData+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:192
    		   break;
     6dc:	e00c      	b.n	6f8 <RecvData+0x9c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:195
    	}

    } while ( 0 != rxSize && (diff_mili_time(g_nCheckStartTime) < WAIT_CHECK_UPDATE_TIME));
     6de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6e0:	2b00      	cmp	r3, #0
     6e2:	d009      	beq.n	6f8 <RecvData+0x9c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:195 (discriminator 1)
     6e4:	4b07      	ldr	r3, [pc, #28]	; (704 <RecvData+0xa8>)
     6e6:	681b      	ldr	r3, [r3, #0]
     6e8:	4618      	mov	r0, r3
     6ea:	f000 fb15 	bl	d18 <diff_mili_time>
     6ee:	4602      	mov	r2, r0
     6f0:	f640 33b7 	movw	r3, #2999	; 0xbb7
     6f4:	429a      	cmp	r2, r3
     6f6:	d9bf      	bls.n	678 <RecvData+0x1c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:198


    return rxSize;
     6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:199
}
     6fa:	4618      	mov	r0, r3
     6fc:	3728      	adds	r7, #40	; 0x28
     6fe:	46bd      	mov	sp, r7
     700:	bd80      	pop	{r7, pc}
     702:	bf00      	nop
     704:	2000f46c 	.word	0x2000f46c

00000708 <check_fwpdate>:
check_fwpdate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:202

bool check_fwpdate()
{
     708:	b580      	push	{r7, lr}
     70a:	b096      	sub	sp, #88	; 0x58
     70c:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:207

#define	RETRY_CHECK_UPDATE_TIME		500	//ms
#define	PROGRESS_CHECK_UPDATE 		100	//ms

	uint32_t time = 0;
     70e:	2300      	movs	r3, #0
     710:	64fb      	str	r3, [r7, #76]	; 0x4c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:208
	uint8_t buffer[MAX_BUFFER] = {0};
     712:	1d3b      	adds	r3, r7, #4
     714:	2240      	movs	r2, #64	; 0x40
     716:	4618      	mov	r0, r3
     718:	2100      	movs	r1, #0
     71a:	f001 fa0b 	bl	1b34 <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:210

	bool bRet = false;
     71e:	2300      	movs	r3, #0
     720:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:211
	int nSize = 0, nRet = 0;
     724:	2300      	movs	r3, #0
     726:	653b      	str	r3, [r7, #80]	; 0x50
     728:	2300      	movs	r3, #0
     72a:	64bb      	str	r3, [r7, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:217

#ifdef DEBUG_MESSAGE
	MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"Wait 3 second for fw update\n\r");
#endif

	send_update_check();
     72c:	f000 f860 	bl	7f0 <send_update_check>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:218
	g_nCheckStartTime = get_mili_time();
     730:	f000 fae6 	bl	d00 <get_mili_time>
     734:	4602      	mov	r2, r0
     736:	4b2c      	ldr	r3, [pc, #176]	; (7e8 <check_fwpdate+0xe0>)
     738:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:221
	do {

		nSize = RecvData ( get_uart(), &buffer[nSize], MAX_BUFFER );
     73a:	f000 f9c9 	bl	ad0 <get_uart>
     73e:	4601      	mov	r1, r0
     740:	1d3a      	adds	r2, r7, #4
     742:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     744:	4413      	add	r3, r2
     746:	4608      	mov	r0, r1
     748:	4619      	mov	r1, r3
     74a:	2240      	movs	r2, #64	; 0x40
     74c:	f7ff ff86 	bl	65c <RecvData>
     750:	6538      	str	r0, [r7, #80]	; 0x50
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:223

		if(nSize > 0) {
     752:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     754:	2b00      	cmp	r3, #0
     756:	dd20      	ble.n	79a <check_fwpdate+0x92>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:225

			PUPDATE_RESP_PKT pPktResp = (PUPDATE_RESP_PKT)buffer;
     758:	1d3b      	adds	r3, r7, #4
     75a:	647b      	str	r3, [r7, #68]	; 0x44
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:227

			nRet = CheckPacket((uint8_t *)pPktResp, nSize);
     75c:	6c78      	ldr	r0, [r7, #68]	; 0x44
     75e:	6d39      	ldr	r1, [r7, #80]	; 0x50
     760:	f7ff ff4e 	bl	600 <CheckPacket>
     764:	64b8      	str	r0, [r7, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:228
			if(nRet >= 0) {
     766:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     768:	2b00      	cmp	r3, #0
     76a:	db15      	blt.n	798 <check_fwpdate+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:230

				switch(pPktResp->Cmd) {
     76c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     76e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
     772:	b29b      	uxth	r3, r3
     774:	461a      	mov	r2, r3
     776:	f248 1301 	movw	r3, #33025	; 0x8101
     77a:	429a      	cmp	r2, r3
     77c:	d000      	beq.n	780 <check_fwpdate+0x78>
     77e:	e00b      	b.n	798 <check_fwpdate+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:232
					case PKT_CMD_UPDATE_CHECK :
						bRet = true;
     780:	2301      	movs	r3, #1
     782:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:233
						memset(buffer, 0, MAX_BUFFER);
     786:	1d3b      	adds	r3, r7, #4
     788:	4618      	mov	r0, r3
     78a:	2100      	movs	r1, #0
     78c:	2240      	movs	r2, #64	; 0x40
     78e:	f001 f9d1 	bl	1b34 <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:234
						nSize = 0;
     792:	2300      	movs	r3, #0
     794:	653b      	str	r3, [r7, #80]	; 0x50
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:235
						break;
     796:	bf00      	nop
     798:	e00e      	b.n	7b8 <check_fwpdate+0xb0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:243
			} else {

			}
		} else {

			if(0 == (diff_mili_time(g_nCheckStartTime) % RETRY_CHECK_UPDATE_TIME) ) {
     79a:	4b13      	ldr	r3, [pc, #76]	; (7e8 <check_fwpdate+0xe0>)
     79c:	681b      	ldr	r3, [r3, #0]
     79e:	4618      	mov	r0, r3
     7a0:	f000 faba 	bl	d18 <diff_mili_time>
     7a4:	4602      	mov	r2, r0
     7a6:	4b11      	ldr	r3, [pc, #68]	; (7ec <check_fwpdate+0xe4>)
     7a8:	fba3 1302 	umull	r1, r3, r3, r2
     7ac:	095b      	lsrs	r3, r3, #5
     7ae:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
     7b2:	fb01 f303 	mul.w	r3, r1, r3
     7b6:	1ad3      	subs	r3, r2, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:255
		if(0 == ((diff_mili_time(g_nCheckStartTime) % PROGRESS_CHECK_UPDATE))) {
			MSS_UART_polled_tx_string(get_uart(),(uint8_t *)".");
		}
#endif

	} while( !bRet && (diff_mili_time(g_nCheckStartTime) < WAIT_CHECK_UPDATE_TIME) );
     7b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
     7bc:	f083 0301 	eor.w	r3, r3, #1
     7c0:	b2db      	uxtb	r3, r3
     7c2:	2b00      	cmp	r3, #0
     7c4:	d009      	beq.n	7da <check_fwpdate+0xd2>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:255 (discriminator 1)
     7c6:	4b08      	ldr	r3, [pc, #32]	; (7e8 <check_fwpdate+0xe0>)
     7c8:	681b      	ldr	r3, [r3, #0]
     7ca:	4618      	mov	r0, r3
     7cc:	f000 faa4 	bl	d18 <diff_mili_time>
     7d0:	4602      	mov	r2, r0
     7d2:	f640 33b7 	movw	r3, #2999	; 0xbb7
     7d6:	429a      	cmp	r2, r3
     7d8:	d9af      	bls.n	73a <check_fwpdate+0x32>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:264
	if(!bRet) {
		MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"Timeout 3 second\n\r");
	}
#endif

	return bRet;
     7da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:265
}
     7de:	4618      	mov	r0, r3
     7e0:	3758      	adds	r7, #88	; 0x58
     7e2:	46bd      	mov	sp, r7
     7e4:	bd80      	pop	{r7, pc}
     7e6:	bf00      	nop
     7e8:	2000f46c 	.word	0x2000f46c
     7ec:	10624dd3 	.word	0x10624dd3

000007f0 <send_update_check>:
send_update_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:269


int send_update_check()
{
     7f0:	b580      	push	{r7, lr}
     7f2:	b086      	sub	sp, #24
     7f4:	af02      	add	r7, sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:270
	int nRet = 0;
     7f6:	2300      	movs	r3, #0
     7f8:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:273
	UPDATE_COMMON_PKT pkt;

	nRet = GenPacket((uint8_t*)&pkt, PKT_CMD_UPDATE_CHECK, FLAG_SEND, NULL, 0 );
     7fa:	1d3a      	adds	r2, r7, #4
     7fc:	2300      	movs	r3, #0
     7fe:	9300      	str	r3, [sp, #0]
     800:	4610      	mov	r0, r2
     802:	f248 1101 	movw	r1, #33025	; 0x8101
     806:	2200      	movs	r2, #0
     808:	2300      	movs	r3, #0
     80a:	f7ff fe53 	bl	4b4 <GenPacket>
     80e:	60f8      	str	r0, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:274
	MSS_UART_polled_tx( get_uart(), (uint8_t*)&pkt, nRet );
     810:	f000 f95e 	bl	ad0 <get_uart>
     814:	4601      	mov	r1, r0
     816:	68fb      	ldr	r3, [r7, #12]
     818:	1d3a      	adds	r2, r7, #4
     81a:	4608      	mov	r0, r1
     81c:	4611      	mov	r1, r2
     81e:	461a      	mov	r2, r3
     820:	f000 fc6c 	bl	10fc <MSS_UART_polled_tx>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:276

	return nRet;
     824:	68fb      	ldr	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/procotol.c:277
}
     826:	4618      	mov	r0, r3
     828:	3710      	adds	r7, #16
     82a:	46bd      	mov	sp, r7
     82c:	bd80      	pop	{r7, pc}
     82e:	bf00      	nop

00000830 <copy_image_to_esram>:
copy_image_to_esram():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:11

#define	 MEMORY_SIZE		( MEMORY_24KB / 4 )		/* 16 K B = 16 KB /4 ptr increments by 4bytes*/

/* function to copy code to eSRAM*/
void copy_image_to_esram()
{
     830:	b480      	push	{r7}
     832:	b085      	sub	sp, #20
     834:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:12
    unsigned int ii=0;
     836:	2300      	movs	r3, #0
     838:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:20
#ifdef DEBUG_MESSAGE
    MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"Copy IAP code to eSRAM_0\n\r");
	MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"\n\r");
#endif

	exeDestAddr = (unsigned long *)ESRAM_IAP_RUN_ADDR;
     83a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
     83e:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:21
	exeSrcAddr = (unsigned long *)ENVM_IAP_IMAGE_ADDR;
     840:	4b0c      	ldr	r3, [pc, #48]	; (874 <copy_image_to_esram+0x44>)
     842:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:22
	for (ii=0; ii < MEMORY_SIZE; ii++ )
     844:	2300      	movs	r3, #0
     846:	60fb      	str	r3, [r7, #12]
     848:	e00a      	b.n	860 <copy_image_to_esram+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:24 (discriminator 3)
	{
		*exeDestAddr++ = *exeSrcAddr++;
     84a:	68bb      	ldr	r3, [r7, #8]
     84c:	1d1a      	adds	r2, r3, #4
     84e:	60ba      	str	r2, [r7, #8]
     850:	687a      	ldr	r2, [r7, #4]
     852:	1d11      	adds	r1, r2, #4
     854:	6079      	str	r1, [r7, #4]
     856:	6812      	ldr	r2, [r2, #0]
     858:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:22 (discriminator 3)
	MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"\n\r");
#endif

	exeDestAddr = (unsigned long *)ESRAM_IAP_RUN_ADDR;
	exeSrcAddr = (unsigned long *)ENVM_IAP_IMAGE_ADDR;
	for (ii=0; ii < MEMORY_SIZE; ii++ )
     85a:	68fb      	ldr	r3, [r7, #12]
     85c:	3301      	adds	r3, #1
     85e:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:22 (discriminator 1)
     860:	68fb      	ldr	r3, [r7, #12]
     862:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
     866:	d3f0      	bcc.n	84a <copy_image_to_esram+0x1a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:26
	{
		*exeDestAddr++ = *exeSrcAddr++;
	}
}
     868:	3714      	adds	r7, #20
     86a:	46bd      	mov	sp, r7
     86c:	f85d 7b04 	ldr.w	r7, [sp], #4
     870:	4770      	bx	lr
     872:	bf00      	nop
     874:	60003000 	.word	0x60003000

00000878 <remap_user_code_eSRAM_0>:
remap_user_code_eSRAM_0():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:30

/* function to remap eSRAM to cortex - M3 code region*/
void remap_user_code_eSRAM_0(void)
{
     878:	b580      	push	{r7, lr}
     87a:	b082      	sub	sp, #8
     87c:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:31
   int * address = (int *)(ESRAM_IAP_RUN_ADDR + 4); 		//pointer to reset handler of application
     87e:	4b0b      	ldr	r3, [pc, #44]	; (8ac <remap_user_code_eSRAM_0+0x34>)
     880:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:38
#ifdef DEBUG_MESSAGE
   MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"Run IAP..... \r\n");
   MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"\r\n");
#endif

   __set_MSP(*(int*)ESRAM_IAP_RUN_ADDR); 			//set the stack pointer to that of the application
     882:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
     886:	681b      	ldr	r3, [r3, #0]
     888:	603b      	str	r3, [r7, #0]
__set_MSP():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cmFunc.h:470

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
     88a:	683b      	ldr	r3, [r7, #0]
     88c:	f383 8808 	msr	MSP, r3
remap_user_code_eSRAM_0():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:39
   SYSREG->ESRAM_CR |= 0x1;
     890:	4a07      	ldr	r2, [pc, #28]	; (8b0 <remap_user_code_eSRAM_0+0x38>)
     892:	4b07      	ldr	r3, [pc, #28]	; (8b0 <remap_user_code_eSRAM_0+0x38>)
     894:	681b      	ldr	r3, [r3, #0]
     896:	f043 0301 	orr.w	r3, r3, #1
     89a:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:41

   SCB->VTOR = ESRAM_IAP_RUN_ADDR;
     89c:	4b05      	ldr	r3, [pc, #20]	; (8b4 <remap_user_code_eSRAM_0+0x3c>)
     89e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
     8a2:	609a      	str	r2, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:43

   ((void (*)())(*address))(); 				// pointer recast as function pointer and the dereferenced/called
     8a4:	687b      	ldr	r3, [r7, #4]
     8a6:	681b      	ldr	r3, [r3, #0]
     8a8:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:44 (discriminator 1)
   while(1){ }; 						    //This instruction never executed
     8aa:	e7fe      	b.n	8aa <remap_user_code_eSRAM_0+0x32>
     8ac:	20000004 	.word	0x20000004
     8b0:	40038000 	.word	0x40038000
     8b4:	e000ed00 	.word	0xe000ed00

000008b8 <run_iap>:
run_iap():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:48
}

void run_iap(void)
{
     8b8:	b580      	push	{r7, lr}
     8ba:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:49
	copy_image_to_esram();
     8bc:	f7ff ffb8 	bl	830 <copy_image_to_esram>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:50
	remap_user_code_eSRAM_0();
     8c0:	f7ff ffda 	bl	878 <remap_user_code_eSRAM_0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:51
}
     8c4:	bd80      	pop	{r7, pc}
     8c6:	bf00      	nop

000008c8 <run_application>:
run_application():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:54

void run_application(void)
{
     8c8:	b580      	push	{r7, lr}
     8ca:	b082      	sub	sp, #8
     8cc:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:61
#ifdef DEBUG_MESSAGE
	MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"Run Application..... \n\r");
	MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"\r\n");
#endif

	int * address = (int *)(ENVM_APP_IMAGE_ADDR + 4); 		//pointer to reset handler of application
     8ce:	f249 0304 	movw	r3, #36868	; 0x9004
     8d2:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:62
	__set_MSP(*(int*)ENVM_APP_IMAGE_ADDR); 			//set the stack pointer to that of the application
     8d4:	f44f 4310 	mov.w	r3, #36864	; 0x9000
     8d8:	681b      	ldr	r3, [r3, #0]
     8da:	603b      	str	r3, [r7, #0]
__set_MSP():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cmFunc.h:470
     8dc:	683b      	ldr	r3, [r7, #0]
     8de:	f383 8808 	msr	MSP, r3
run_application():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:66

	//SYSREG->ENVM_CR |= 0x1;

	SCB->VTOR = ENVM_APP_IMAGE_ADDR;
     8e2:	4b04      	ldr	r3, [pc, #16]	; (8f4 <run_application+0x2c>)
     8e4:	f44f 4210 	mov.w	r2, #36864	; 0x9000
     8e8:	609a      	str	r2, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:68

   ((void (*)())(*address))(); 				// pointer recast as function pointer and the dereferenced/called
     8ea:	687b      	ldr	r3, [r7, #4]
     8ec:	681b      	ldr	r3, [r3, #0]
     8ee:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/run_program.c:69 (discriminator 1)
   while(1){ }; 						    //This instruction never executed
     8f0:	e7fe      	b.n	8f0 <run_application+0x28>
     8f2:	bf00      	nop
     8f4:	e000ed00 	.word	0xe000ed00

000008f8 <InitStorageInfo>:
InitStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:8
#define	MAX_RETRY			3

STORAGE_INFO_T	g_tStorageInfo;

int InitStorageInfo()
{
     8f8:	b580      	push	{r7, lr}
     8fa:	b082      	sub	sp, #8
     8fc:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:9
	int nRet = 0, i = 0;
     8fe:	2300      	movs	r3, #0
     900:	607b      	str	r3, [r7, #4]
     902:	2300      	movs	r3, #0
     904:	603b      	str	r3, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:10
	memset((uint8_t *)&g_tStorageInfo, 0, sizeof(STORAGE_INFO_T));
     906:	480d      	ldr	r0, [pc, #52]	; (93c <InitStorageInfo+0x44>)
     908:	2100      	movs	r1, #0
     90a:	f44f 7280 	mov.w	r2, #256	; 0x100
     90e:	f001 f911 	bl	1b34 <memset>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:11
	for(i = 0; i < MAX_RETRY ; i++) {
     912:	2300      	movs	r3, #0
     914:	603b      	str	r3, [r7, #0]
     916:	e009      	b.n	92c <InitStorageInfo+0x34>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:12
		nRet = LoadStorageInfo();
     918:	f000 f812 	bl	940 <LoadStorageInfo>
     91c:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:13
		if(NVM_SUCCESS == nRet) {
     91e:	687b      	ldr	r3, [r7, #4]
     920:	2b00      	cmp	r3, #0
     922:	d100      	bne.n	926 <InitStorageInfo+0x2e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:14
			break;
     924:	e005      	b.n	932 <InitStorageInfo+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:11 (discriminator 2)

int InitStorageInfo()
{
	int nRet = 0, i = 0;
	memset((uint8_t *)&g_tStorageInfo, 0, sizeof(STORAGE_INFO_T));
	for(i = 0; i < MAX_RETRY ; i++) {
     926:	683b      	ldr	r3, [r7, #0]
     928:	3301      	adds	r3, #1
     92a:	603b      	str	r3, [r7, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:11 (discriminator 1)
     92c:	683b      	ldr	r3, [r7, #0]
     92e:	2b02      	cmp	r3, #2
     930:	ddf2      	ble.n	918 <InitStorageInfo+0x20>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:19
			break;
		} else {
			//DEBUG_E("() - Failed to read data storage [%d]\r\n", nRet);
		}
	}
	return nRet;
     932:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:20
}
     934:	4618      	mov	r0, r3
     936:	3708      	adds	r7, #8
     938:	46bd      	mov	sp, r7
     93a:	bd80      	pop	{r7, pc}
     93c:	2000f478 	.word	0x2000f478

00000940 <LoadStorageInfo>:
LoadStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:28
{
	return (PSTORAGE_INFO_T)&g_tStorageInfo;
}

int LoadStorageInfo()
{
     940:	b580      	push	{r7, lr}
     942:	b086      	sub	sp, #24
     944:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:29
	nvm_status_t status = NVM_SUCCESS;
     946:	2300      	movs	r3, #0
     948:	74fb      	strb	r3, [r7, #19]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:30
	int nRet = NVM_SUCCESS, nRetry = 0, nSize = sizeof(STORAGE_INFO_T);
     94a:	2300      	movs	r3, #0
     94c:	617b      	str	r3, [r7, #20]
     94e:	2300      	movs	r3, #0
     950:	60fb      	str	r3, [r7, #12]
     952:	f44f 7380 	mov.w	r3, #256	; 0x100
     956:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:31
	volatile uint32_t address = ENVM_DATA_STORAGE_READ_BASE_ADDR;
     958:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
     95c:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:33

	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++) {
     95e:	2300      	movs	r3, #0
     960:	60fb      	str	r3, [r7, #12]
     962:	68fb      	ldr	r3, [r7, #12]
     964:	2b02      	cmp	r3, #2
     966:	dc10      	bgt.n	98a <LoadStorageInfo+0x4a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:34
		status = MSS_NVM_read( (uint8_t *)address, (uint8_t *)&g_tStorageInfo, nSize);
     968:	687b      	ldr	r3, [r7, #4]
     96a:	461a      	mov	r2, r3
     96c:	68bb      	ldr	r3, [r7, #8]
     96e:	4610      	mov	r0, r2
     970:	4908      	ldr	r1, [pc, #32]	; (994 <LoadStorageInfo+0x54>)
     972:	461a      	mov	r2, r3
     974:	f000 ffcc 	bl	1910 <MSS_NVM_read>
     978:	4603      	mov	r3, r0
     97a:	74fb      	strb	r3, [r7, #19]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:35
		if(NVM_SUCCESS == status)
     97c:	7cfb      	ldrb	r3, [r7, #19]
     97e:	2b00      	cmp	r3, #0
     980:	d100      	bne.n	984 <LoadStorageInfo+0x44>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:37
		{
			break;
     982:	e002      	b.n	98a <LoadStorageInfo+0x4a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:46
//			if( NVM_unlock(address, pPktHeader->Length) != NVM_SUCCESS ) {
//
//			}
//		}
		else {
			nRet = status;
     984:	7cfb      	ldrb	r3, [r7, #19]
     986:	617b      	str	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:47
			break;
     988:	bf00      	nop
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:51
		}
	}

	return nRet;
     98a:	697b      	ldr	r3, [r7, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:52
}
     98c:	4618      	mov	r0, r3
     98e:	3718      	adds	r7, #24
     990:	46bd      	mov	sp, r7
     992:	bd80      	pop	{r7, pc}
     994:	2000f478 	.word	0x2000f478

00000998 <SaveStorageInfo>:
SaveStorageInfo():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:55

int SaveStorageInfo(int type)
{
     998:	b580      	push	{r7, lr}
     99a:	b08a      	sub	sp, #40	; 0x28
     99c:	af00      	add	r7, sp, #0
     99e:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:56
	nvm_status_t status = NVM_SUCCESS;
     9a0:	2300      	movs	r3, #0
     9a2:	75fb      	strb	r3, [r7, #23]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:57
	int nRet = NVM_SUCCESS, nRetry = 0, nSize = 0;
     9a4:	2300      	movs	r3, #0
     9a6:	627b      	str	r3, [r7, #36]	; 0x24
     9a8:	2300      	movs	r3, #0
     9aa:	623b      	str	r3, [r7, #32]
     9ac:	2300      	movs	r3, #0
     9ae:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:58
	volatile uint32_t address = 0, baseAddress = ENVM_DATA_STORAGE_WRITE_BASE_ADDR, offset = 0 ;
     9b0:	2300      	movs	r3, #0
     9b2:	613b      	str	r3, [r7, #16]
     9b4:	4b32      	ldr	r3, [pc, #200]	; (a80 <SaveStorageInfo+0xe8>)
     9b6:	60fb      	str	r3, [r7, #12]
     9b8:	2300      	movs	r3, #0
     9ba:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:59
	uint8_t* pData = NULL;
     9bc:	2300      	movs	r3, #0
     9be:	61bb      	str	r3, [r7, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:61

	if( DS_TYPE_SYSTEM == type)
     9c0:	687b      	ldr	r3, [r7, #4]
     9c2:	2b01      	cmp	r3, #1
     9c4:	d106      	bne.n	9d4 <SaveStorageInfo+0x3c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:63
	{
		offset = 0;
     9c6:	2300      	movs	r3, #0
     9c8:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:64
		nSize = sizeof(g_tStorageInfo.SystemInfo);
     9ca:	2380      	movs	r3, #128	; 0x80
     9cc:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:65
		pData = (uint8_t*)&g_tStorageInfo.SystemInfo;
     9ce:	4b2d      	ldr	r3, [pc, #180]	; (a84 <SaveStorageInfo+0xec>)
     9d0:	61bb      	str	r3, [r7, #24]
     9d2:	e016      	b.n	a02 <SaveStorageInfo+0x6a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:67
	}
	else if( DS_TYPE_LAMP_TIME == type)
     9d4:	687b      	ldr	r3, [r7, #4]
     9d6:	2b02      	cmp	r3, #2
     9d8:	d106      	bne.n	9e8 <SaveStorageInfo+0x50>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:69
	{
		offset = sizeof(g_tStorageInfo.SystemInfo);
     9da:	2380      	movs	r3, #128	; 0x80
     9dc:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:70
		nSize = sizeof(g_tStorageInfo.LampTime);
     9de:	2340      	movs	r3, #64	; 0x40
     9e0:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:71
		pData = (uint8_t*)&g_tStorageInfo.LampTime;
     9e2:	4b29      	ldr	r3, [pc, #164]	; (a88 <SaveStorageInfo+0xf0>)
     9e4:	61bb      	str	r3, [r7, #24]
     9e6:	e00c      	b.n	a02 <SaveStorageInfo+0x6a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:73
	}
	else if( DS_TYPE_WAVE == type)
     9e8:	687b      	ldr	r3, [r7, #4]
     9ea:	2b03      	cmp	r3, #3
     9ec:	d106      	bne.n	9fc <SaveStorageInfo+0x64>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:75
	{
		offset = sizeof(g_tStorageInfo.SystemInfo) + sizeof(g_tStorageInfo.LampTime);
     9ee:	23c0      	movs	r3, #192	; 0xc0
     9f0:	60bb      	str	r3, [r7, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:76
		nSize = sizeof(g_tStorageInfo.WaveInfo);
     9f2:	2340      	movs	r3, #64	; 0x40
     9f4:	61fb      	str	r3, [r7, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:77
		pData = (uint8_t*)&g_tStorageInfo.WaveInfo;
     9f6:	4b25      	ldr	r3, [pc, #148]	; (a8c <SaveStorageInfo+0xf4>)
     9f8:	61bb      	str	r3, [r7, #24]
     9fa:	e002      	b.n	a02 <SaveStorageInfo+0x6a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:80
	} else {
		//DEBUG_E("() - Invalid Storage Type[%d]", type);
		return -1;
     9fc:	f04f 33ff 	mov.w	r3, #4294967295
     a00:	e03a      	b.n	a78 <SaveStorageInfo+0xe0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:83
	}

	address = baseAddress + offset;
     a02:	68fa      	ldr	r2, [r7, #12]
     a04:	68bb      	ldr	r3, [r7, #8]
     a06:	4413      	add	r3, r2
     a08:	613b      	str	r3, [r7, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:84
	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++)
     a0a:	2300      	movs	r3, #0
     a0c:	623b      	str	r3, [r7, #32]
     a0e:	e02f      	b.n	a70 <SaveStorageInfo+0xd8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:86
	{
		status = NVM_write( address, pData, nSize, NVM_DO_NOT_LOCK_PAGE);
     a10:	693a      	ldr	r2, [r7, #16]
     a12:	69fb      	ldr	r3, [r7, #28]
     a14:	4610      	mov	r0, r2
     a16:	69b9      	ldr	r1, [r7, #24]
     a18:	461a      	mov	r2, r3
     a1a:	2300      	movs	r3, #0
     a1c:	f000 fdfc 	bl	1618 <NVM_write>
     a20:	4603      	mov	r3, r0
     a22:	75fb      	strb	r3, [r7, #23]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:87
		if(NVM_SUCCESS == status || NVM_WRITE_THRESHOLD_WARNING == status)
     a24:	7dfb      	ldrb	r3, [r7, #23]
     a26:	2b00      	cmp	r3, #0
     a28:	d002      	beq.n	a30 <SaveStorageInfo+0x98>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:87 (discriminator 1)
     a2a:	7dfb      	ldrb	r3, [r7, #23]
     a2c:	2b05      	cmp	r3, #5
     a2e:	d10f      	bne.n	a50 <SaveStorageInfo+0xb8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:89
		{
			status = NVM_verify( address, (uint8_t *)&g_tStorageInfo, nSize );
     a30:	693a      	ldr	r2, [r7, #16]
     a32:	69fb      	ldr	r3, [r7, #28]
     a34:	4610      	mov	r0, r2
     a36:	4913      	ldr	r1, [pc, #76]	; (a84 <SaveStorageInfo+0xec>)
     a38:	461a      	mov	r2, r3
     a3a:	f000 ff81 	bl	1940 <NVM_verify>
     a3e:	4603      	mov	r3, r0
     a40:	75fb      	strb	r3, [r7, #23]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:90
			if(status != NVM_SUCCESS) {
     a42:	7dfb      	ldrb	r3, [r7, #23]
     a44:	2b00      	cmp	r3, #0
     a46:	d002      	beq.n	a4e <SaveStorageInfo+0xb6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:91
				nRet = status;
     a48:	7dfb      	ldrb	r3, [r7, #23]
     a4a:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:101
//				if(NVM_SUCCESS != status)
//				{
//					nRet = status;
//				}
//			}
			break;
     a4c:	e013      	b.n	a76 <SaveStorageInfo+0xde>
     a4e:	e012      	b.n	a76 <SaveStorageInfo+0xde>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:103
		}
		else if(NVM_PAGE_LOCK_ERROR == status) {
     a50:	7dfb      	ldrb	r3, [r7, #23]
     a52:	2b03      	cmp	r3, #3
     a54:	d106      	bne.n	a64 <SaveStorageInfo+0xcc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:105
			//  Unlock   writing   or send NAK
			if( NVM_unlock(address, nSize) != NVM_SUCCESS ) {
     a56:	693a      	ldr	r2, [r7, #16]
     a58:	69fb      	ldr	r3, [r7, #28]
     a5a:	4610      	mov	r0, r2
     a5c:	4619      	mov	r1, r3
     a5e:	f000 fecf 	bl	1800 <NVM_unlock>
     a62:	e002      	b.n	a6a <SaveStorageInfo+0xd2>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:110

			}
		}
		else {
			nRet = status;
     a64:	7dfb      	ldrb	r3, [r7, #23]
     a66:	627b      	str	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:111
			break;
     a68:	e005      	b.n	a76 <SaveStorageInfo+0xde>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:84 (discriminator 2)
		//DEBUG_E("() - Invalid Storage Type[%d]", type);
		return -1;
	}

	address = baseAddress + offset;
	for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++)
     a6a:	6a3b      	ldr	r3, [r7, #32]
     a6c:	3301      	adds	r3, #1
     a6e:	623b      	str	r3, [r7, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:84 (discriminator 1)
     a70:	6a3b      	ldr	r3, [r7, #32]
     a72:	2b02      	cmp	r3, #2
     a74:	ddcc      	ble.n	a10 <SaveStorageInfo+0x78>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:114
		else {
			nRet = status;
			break;
		}
	}
	return nRet;
     a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:115
}
     a78:	4618      	mov	r0, r3
     a7a:	3728      	adds	r7, #40	; 0x28
     a7c:	46bd      	mov	sp, r7
     a7e:	bd80      	pop	{r7, pc}
     a80:	6003f000 	.word	0x6003f000
     a84:	2000f478 	.word	0x2000f478
     a88:	2000f4f8 	.word	0x2000f4f8
     a8c:	2000f538 	.word	0x2000f538

00000a90 <GetBLVer>:
GetBLVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:197
	return nRet;
}

// System Info
int GetBLVer()
{
     a90:	b480      	push	{r7}
     a92:	b083      	sub	sp, #12
     a94:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:198
	int nRet = 0;
     a96:	2300      	movs	r3, #0
     a98:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:199
	nRet = g_tStorageInfo.SystemInfo.BLVer;
     a9a:	4b05      	ldr	r3, [pc, #20]	; (ab0 <GetBLVer+0x20>)
     a9c:	681b      	ldr	r3, [r3, #0]
     a9e:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:200
	return nRet;
     aa0:	687b      	ldr	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:201
}
     aa2:	4618      	mov	r0, r3
     aa4:	370c      	adds	r7, #12
     aa6:	46bd      	mov	sp, r7
     aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
     aac:	4770      	bx	lr
     aae:	bf00      	nop
     ab0:	2000f478 	.word	0x2000f478

00000ab4 <SetBLVer>:
SetBLVer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:204

void SetBLVer(int value)
{
     ab4:	b480      	push	{r7}
     ab6:	b083      	sub	sp, #12
     ab8:	af00      	add	r7, sp, #0
     aba:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:205
	g_tStorageInfo.SystemInfo.BLVer = value;
     abc:	687b      	ldr	r3, [r7, #4]
     abe:	4a03      	ldr	r2, [pc, #12]	; (acc <SetBLVer+0x18>)
     ac0:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/storage.c:206
}
     ac2:	370c      	adds	r7, #12
     ac4:	46bd      	mov	sp, r7
     ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
     aca:	4770      	bx	lr
     acc:	2000f478 	.word	0x2000f478

00000ad0 <get_uart>:
get_uart():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:4
#include "config.h"

mss_uart_instance_t * get_uart()
{
     ad0:	b480      	push	{r7}
     ad2:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:5
	return &g_mss_uart0;
     ad4:	4b02      	ldr	r3, [pc, #8]	; (ae0 <get_uart+0x10>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:6
}
     ad6:	4618      	mov	r0, r3
     ad8:	46bd      	mov	sp, r7
     ada:	f85d 7b04 	ldr.w	r7, [sp], #4
     ade:	4770      	bx	lr
     ae0:	2000f5b8 	.word	0x2000f5b8

00000ae4 <init_system>:
init_system():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:35
    MSS_UART_polled_tx_string(get_uart(),(uint8_t *)"\n\r");
}
#endif

void init_system()
{
     ae4:	b580      	push	{r7, lr}
     ae6:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:37
	/* Turn off the watchdog */
	SYSREG->WDOG_CR = 0;
     ae8:	4b15      	ldr	r3, [pc, #84]	; (b40 <init_system+0x5c>)
     aea:	2200      	movs	r2, #0
     aec:	66da      	str	r2, [r3, #108]	; 0x6c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:39

	SCB->VTOR = ENVM_BOOTLOADER_IMAGE_ADDR;
     aee:	4b15      	ldr	r3, [pc, #84]	; (b44 <init_system+0x60>)
     af0:	2200      	movs	r2, #0
     af2:	609a      	str	r2, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:41

	InitStorageInfo();
     af4:	f7ff ff00 	bl	8f8 <InitStorageInfo>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:44

	// Check BL Version
    if( GetBLVer() != BL_FIRMWARE_VERSION ) {
     af8:	f7ff ffca 	bl	a90 <GetBLVer>
     afc:	4603      	mov	r3, r0
     afe:	2b64      	cmp	r3, #100	; 0x64
     b00:	d005      	beq.n	b0e <init_system+0x2a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:46
    	// Save BL Version
    	SetBLVer(BL_FIRMWARE_VERSION);
     b02:	2064      	movs	r0, #100	; 0x64
     b04:	f7ff ffd6 	bl	ab4 <SetBLVer>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:48
//    	SaveStorageInfo();
    	SaveStorageInfo(DS_TYPE_SYSTEM);
     b08:	2001      	movs	r0, #1
     b0a:	f7ff ff45 	bl	998 <SaveStorageInfo>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:51
    }

	MSS_UART_init(get_uart(), MSS_UART_921600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
     b0e:	f7ff ffdf 	bl	ad0 <get_uart>
     b12:	4603      	mov	r3, r0
     b14:	4618      	mov	r0, r3
     b16:	f44f 2161 	mov.w	r1, #921600	; 0xe1000
     b1a:	2203      	movs	r2, #3
     b1c:	f000 faca 	bl	10b4 <MSS_UART_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:53
	
	init_timer_1();
     b20:	f000 f8da 	bl	cd8 <init_timer_1>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:57

#if 1
// POWER BTN 
	CPU_PWR_CON_HIGH;
     b24:	4b08      	ldr	r3, [pc, #32]	; (b48 <init_system+0x64>)
     b26:	2209      	movs	r2, #9
     b28:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:58
	FPGA_WRITE_WORD(W2_POWER_BTN_TIME, (ST_ON_BTN_DET_TIME_DEFAULT | (ST_OFF_SEQUENCE_TIME_DEFAULT << 16)));	//    ,    Off 
     b2a:	4b08      	ldr	r3, [pc, #32]	; (b4c <init_system+0x68>)
     b2c:	4a08      	ldr	r2, [pc, #32]	; (b50 <init_system+0x6c>)
     b2e:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:63

// LED 
//	InitialLED();

	BUZZER_CON_OFF;
     b30:	4b08      	ldr	r3, [pc, #32]	; (b54 <init_system+0x70>)
     b32:	2200      	movs	r2, #0
     b34:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:65
//	BUZZER_CON_ON;
	EXT_LED_CON_OFF;
     b36:	4b08      	ldr	r3, [pc, #32]	; (b58 <init_system+0x74>)
     b38:	2200      	movs	r2, #0
     b3a:	601a      	str	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/system.c:75
    intro();
#else
    //post_prog_run();		//211021 .
#endif

}
     b3c:	bd80      	pop	{r7, pc}
     b3e:	bf00      	nop
     b40:	40038000 	.word	0x40038000
     b44:	e000ed00 	.word	0xe000ed00
     b48:	50004000 	.word	0x50004000
     b4c:	50004008 	.word	0x50004008
     b50:	012c012c 	.word	0x012c012c
     b54:	5000000c 	.word	0x5000000c
     b58:	50000008 	.word	0x50000008

00000b5c <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1383
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     b5c:	b480      	push	{r7}
     b5e:	b083      	sub	sp, #12
     b60:	af00      	add	r7, sp, #0
     b62:	4603      	mov	r3, r0
     b64:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1384
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
     b66:	4908      	ldr	r1, [pc, #32]	; (b88 <NVIC_EnableIRQ+0x2c>)
     b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
     b6c:	095b      	lsrs	r3, r3, #5
     b6e:	79fa      	ldrb	r2, [r7, #7]
     b70:	f002 021f 	and.w	r2, r2, #31
     b74:	2001      	movs	r0, #1
     b76:	fa00 f202 	lsl.w	r2, r0, r2
     b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1385
}
     b7e:	370c      	adds	r7, #12
     b80:	46bd      	mov	sp, r7
     b82:	f85d 7b04 	ldr.w	r7, [sp], #4
     b86:	4770      	bx	lr
     b88:	e000e100 	.word	0xe000e100

00000b8c <NVIC_DisableIRQ>:
NVIC_DisableIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1395
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     b8c:	b480      	push	{r7}
     b8e:	b083      	sub	sp, #12
     b90:	af00      	add	r7, sp, #0
     b92:	4603      	mov	r3, r0
     b94:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1396
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
     b96:	4909      	ldr	r1, [pc, #36]	; (bbc <NVIC_DisableIRQ+0x30>)
     b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
     b9c:	095b      	lsrs	r3, r3, #5
     b9e:	79fa      	ldrb	r2, [r7, #7]
     ba0:	f002 021f 	and.w	r2, r2, #31
     ba4:	2001      	movs	r0, #1
     ba6:	fa00 f202 	lsl.w	r2, r0, r2
     baa:	3320      	adds	r3, #32
     bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1397
}
     bb0:	370c      	adds	r7, #12
     bb2:	46bd      	mov	sp, r7
     bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
     bb8:	4770      	bx	lr
     bba:	bf00      	nop
     bbc:	e000e100 	.word	0xe000e100

00000bc0 <NVIC_ClearPendingIRQ>:
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1435
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     bc0:	b480      	push	{r7}
     bc2:	b083      	sub	sp, #12
     bc4:	af00      	add	r7, sp, #0
     bc6:	4603      	mov	r3, r0
     bc8:	71fb      	strb	r3, [r7, #7]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
     bca:	4909      	ldr	r1, [pc, #36]	; (bf0 <NVIC_ClearPendingIRQ+0x30>)
     bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
     bd0:	095b      	lsrs	r3, r3, #5
     bd2:	79fa      	ldrb	r2, [r7, #7]
     bd4:	f002 021f 	and.w	r2, r2, #31
     bd8:	2001      	movs	r0, #1
     bda:	fa00 f202 	lsl.w	r2, r0, r2
     bde:	3360      	adds	r3, #96	; 0x60
     be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1437
}
     be4:	370c      	adds	r7, #12
     be6:	46bd      	mov	sp, r7
     be8:	f85d 7b04 	ldr.w	r7, [sp], #4
     bec:	4770      	bx	lr
     bee:	bf00      	nop
     bf0:	e000e100 	.word	0xe000e100

00000bf4 <MSS_TIM1_init>:
MSS_TIM1_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:144
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init(mss_timer_mode_t mode)
{
     bf4:	b580      	push	{r7, lr}
     bf6:	b082      	sub	sp, #8
     bf8:	af00      	add	r7, sp, #0
     bfa:	4603      	mov	r3, r0
     bfc:	71fb      	strb	r3, [r7, #7]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:145
    NVIC_DisableIRQ(Timer1_IRQn);             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     bfe:	200e      	movs	r0, #14
     c00:	f7ff ffc4 	bl	b8c <NVIC_DisableIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:147
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     c04:	4a0f      	ldr	r2, [pc, #60]	; (c44 <MSS_TIM1_init+0x50>)
     c06:	4b0f      	ldr	r3, [pc, #60]	; (c44 <MSS_TIM1_init+0x50>)
     c08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
     c0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
     c0e:	6493      	str	r3, [r2, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:149
    
    TIMER->TIM64_MODE = 0u;                     /* switch to 32 bits mode */
     c10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     c14:	2200      	movs	r2, #0
     c16:	655a      	str	r2, [r3, #84]	; 0x54
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:151
    
    TIMER_BITBAND->TIM1ENABLE = 0u;             /* disable timer */
     c18:	4b0b      	ldr	r3, [pc, #44]	; (c48 <MSS_TIM1_init+0x54>)
     c1a:	2200      	movs	r2, #0
     c1c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:152
    TIMER_BITBAND->TIM1INTEN = 0u;              /* disable interrupt */
     c20:	4b09      	ldr	r3, [pc, #36]	; (c48 <MSS_TIM1_init+0x54>)
     c22:	2200      	movs	r2, #0
     c24:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:153
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     c28:	4a07      	ldr	r2, [pc, #28]	; (c48 <MSS_TIM1_init+0x54>)
     c2a:	79fb      	ldrb	r3, [r7, #7]
     c2c:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:155
    
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
     c30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     c34:	2201      	movs	r2, #1
     c36:	611a      	str	r2, [r3, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:156
    NVIC_ClearPendingIRQ(Timer1_IRQn);          /* clear timer 1 interrupt within NVIC */
     c38:	200e      	movs	r0, #14
     c3a:	f7ff ffc1 	bl	bc0 <NVIC_ClearPendingIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:157
}
     c3e:	3708      	adds	r7, #8
     c40:	46bd      	mov	sp, r7
     c42:	bd80      	pop	{r7, pc}
     c44:	40038000 	.word	0x40038000
     c48:	42080000 	.word	0x42080000

00000c4c <MSS_TIM1_start>:
MSS_TIM1_start():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:167
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start(void)
{
     c4c:	b480      	push	{r7}
     c4e:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:168
    TIMER_BITBAND->TIM1ENABLE = 1u;    /* enable timer */
     c50:	4b03      	ldr	r3, [pc, #12]	; (c60 <MSS_TIM1_start+0x14>)
     c52:	2201      	movs	r2, #1
     c54:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:169
}
     c58:	46bd      	mov	sp, r7
     c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
     c5e:	4770      	bx	lr
     c60:	42080000 	.word	0x42080000

00000c64 <MSS_TIM1_load_immediate>:
MSS_TIM1_load_immediate():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:208
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing from.
 */
static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
{
     c64:	b480      	push	{r7}
     c66:	b083      	sub	sp, #12
     c68:	af00      	add	r7, sp, #0
     c6a:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:209
    TIMER->TIM1_LOADVAL = load_value;
     c6c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     c70:	687b      	ldr	r3, [r7, #4]
     c72:	6053      	str	r3, [r2, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:210
}
     c74:	370c      	adds	r7, #12
     c76:	46bd      	mov	sp, r7
     c78:	f85d 7b04 	ldr.w	r7, [sp], #4
     c7c:	4770      	bx	lr
     c7e:	bf00      	nop

00000c80 <MSS_TIM1_enable_irq>:
MSS_TIM1_enable_irq():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:242
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.

 */
static __INLINE void MSS_TIM1_enable_irq(void)
{
     c80:	b580      	push	{r7, lr}
     c82:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:243
    TIMER_BITBAND->TIM1INTEN = 1u;
     c84:	4b03      	ldr	r3, [pc, #12]	; (c94 <MSS_TIM1_enable_irq+0x14>)
     c86:	2201      	movs	r2, #1
     c88:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:244
    NVIC_EnableIRQ(Timer1_IRQn);
     c8c:	200e      	movs	r0, #14
     c8e:	f7ff ff65 	bl	b5c <NVIC_EnableIRQ>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:245
}
     c92:	bd80      	pop	{r7, pc}
     c94:	42080000 	.word	0x42080000

00000c98 <MSS_TIM1_clear_irq>:
MSS_TIM1_clear_irq():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:269
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq(void)
{
     c98:	b480      	push	{r7}
     c9a:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:270
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
     c9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     ca0:	2201      	movs	r2, #1
     ca2:	611a      	str	r2, [r3, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:277
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     ca4:	f3bf 8f4f 	dsb	sy
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer/mss_timer.h:278
}
     ca8:	46bd      	mov	sp, r7
     caa:	f85d 7b04 	ldr.w	r7, [sp], #4
     cae:	4770      	bx	lr

00000cb0 <Timer1_IRQHandler>:
Timer1_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:6
#include "config.h"

volatile uint32_t Time1mS = 0;

__attribute__((__interrupt__)) void Timer1_IRQHandler(void)
{
     cb0:	4668      	mov	r0, sp
     cb2:	f020 0107 	bic.w	r1, r0, #7
     cb6:	468d      	mov	sp, r1
     cb8:	b589      	push	{r0, r3, r7, lr}
     cba:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:7
	Time1mS++;
     cbc:	4b05      	ldr	r3, [pc, #20]	; (cd4 <Timer1_IRQHandler+0x24>)
     cbe:	681b      	ldr	r3, [r3, #0]
     cc0:	3301      	adds	r3, #1
     cc2:	4a04      	ldr	r2, [pc, #16]	; (cd4 <Timer1_IRQHandler+0x24>)
     cc4:	6013      	str	r3, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:9

	MSS_TIM1_clear_irq(); /* Clear TIM1 interrupt */
     cc6:	f7ff ffe7 	bl	c98 <MSS_TIM1_clear_irq>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:10
}
     cca:	46bd      	mov	sp, r7
     ccc:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
     cd0:	4685      	mov	sp, r0
     cd2:	4770      	bx	lr
     cd4:	2000f470 	.word	0x2000f470

00000cd8 <init_timer_1>:
init_timer_1():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:13

void init_timer_1()
{
     cd8:	b580      	push	{r7, lr}
     cda:	b082      	sub	sp, #8
     cdc:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:16
	uint32_t timer1_load_value;

    timer1_load_value = MSS_SYS_APB_0_CLK_FREQ / 1000;	// 1ms Timer Value
     cde:	4b07      	ldr	r3, [pc, #28]	; (cfc <init_timer_1+0x24>)
     ce0:	607b      	str	r3, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:17
	MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE );
     ce2:	2000      	movs	r0, #0
     ce4:	f7ff ff86 	bl	bf4 <MSS_TIM1_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:18
	MSS_TIM1_load_immediate( timer1_load_value );
     ce8:	6878      	ldr	r0, [r7, #4]
     cea:	f7ff ffbb 	bl	c64 <MSS_TIM1_load_immediate>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:19
	MSS_TIM1_start();
     cee:	f7ff ffad 	bl	c4c <MSS_TIM1_start>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:20
	MSS_TIM1_enable_irq();
     cf2:	f7ff ffc5 	bl	c80 <MSS_TIM1_enable_irq>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:21
}
     cf6:	3708      	adds	r7, #8
     cf8:	46bd      	mov	sp, r7
     cfa:	bd80      	pop	{r7, pc}
     cfc:	000222e0 	.word	0x000222e0

00000d00 <get_mili_time>:
get_mili_time():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:24

uint32_t get_mili_time()
{
     d00:	b480      	push	{r7}
     d02:	af00      	add	r7, sp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:25
	return Time1mS;
     d04:	4b03      	ldr	r3, [pc, #12]	; (d14 <get_mili_time+0x14>)
     d06:	681b      	ldr	r3, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:26
}
     d08:	4618      	mov	r0, r3
     d0a:	46bd      	mov	sp, r7
     d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
     d10:	4770      	bx	lr
     d12:	bf00      	nop
     d14:	2000f470 	.word	0x2000f470

00000d18 <diff_mili_time>:
diff_mili_time():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:29

uint32_t diff_mili_time( uint32_t time)
{
     d18:	b590      	push	{r4, r7, lr}
     d1a:	b085      	sub	sp, #20
     d1c:	af00      	add	r7, sp, #0
     d1e:	6078      	str	r0, [r7, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:32
	uint32_t elapse;

	if(get_mili_time() >= time) {
     d20:	f7ff ffee 	bl	d00 <get_mili_time>
     d24:	4602      	mov	r2, r0
     d26:	687b      	ldr	r3, [r7, #4]
     d28:	429a      	cmp	r2, r3
     d2a:	d306      	bcc.n	d3a <diff_mili_time+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:33
		elapse = get_mili_time() - time;
     d2c:	f7ff ffe8 	bl	d00 <get_mili_time>
     d30:	4602      	mov	r2, r0
     d32:	687b      	ldr	r3, [r7, #4]
     d34:	1ad3      	subs	r3, r2, r3
     d36:	60fb      	str	r3, [r7, #12]
     d38:	e006      	b.n	d48 <diff_mili_time+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:36
	}
	else {
		elapse = (UINT_MAX - time) -  get_mili_time();
     d3a:	687b      	ldr	r3, [r7, #4]
     d3c:	43dc      	mvns	r4, r3
     d3e:	f7ff ffdf 	bl	d00 <get_mili_time>
     d42:	4603      	mov	r3, r0
     d44:	1ae3      	subs	r3, r4, r3
     d46:	60fb      	str	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:39
	}

	return elapse;
     d48:	68fb      	ldr	r3, [r7, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_Bootloader\Debug/../src/timer.c:40
}
     d4a:	4618      	mov	r0, r3
     d4c:	3714      	adds	r7, #20
     d4e:	46bd      	mov	sp, r7
     d50:	bd90      	pop	{r4, r7, pc}
     d52:	bf00      	nop

00000d54 <set_bit_reg8>:
set_bit_reg8():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:80
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
     d54:	f000 4370 	and.w	r3, r0, #4026531840	; 0xf0000000
     d58:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     d5c:	f3c0 0013 	ubfx	r0, r0, #0, #20
     d60:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
     d64:	0140      	lsls	r0, r0, #5
     d66:	2301      	movs	r3, #1
     d68:	500b      	str	r3, [r1, r0]
     d6a:	4770      	bx	lr

00000d6c <clear_bit_reg8>:
clear_bit_reg8():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:95
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
     d6c:	f000 4370 	and.w	r3, r0, #4026531840	; 0xf0000000
     d70:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     d74:	f3c0 0013 	ubfx	r0, r0, #0, #20
     d78:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
     d7c:	0140      	lsls	r0, r0, #5
     d7e:	2300      	movs	r3, #0
     d80:	500b      	str	r3, [r1, r0]
     d82:	4770      	bx	lr

00000d84 <read_bit_reg8>:
read_bit_reg8():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:110
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
     d84:	f000 4370 	and.w	r3, r0, #4026531840	; 0xf0000000
     d88:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     d8c:	f3c0 0013 	ubfx	r0, r0, #0, #20
     d90:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
     d94:	0140      	lsls	r0, r0, #5
     d96:	5808      	ldr	r0, [r1, r0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/../../CMSIS/hw_reg_io.h:111
}
     d98:	b2c0      	uxtb	r0, r0
     d9a:	4770      	bx	lr

00000d9c <default_tx_handler>:
default_tx_handler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713
    mss_uart_instance_t * this_uart
)
{
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     d9c:	4b1e      	ldr	r3, [pc, #120]	; (e18 <default_tx_handler+0x7c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1710
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
     d9e:	b530      	push	{r4, r5, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     da0:	4298      	cmp	r0, r3
     da2:	461a      	mov	r2, r3
     da4:	d003      	beq.n	dae <default_tx_handler+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713 (discriminator 1)
     da6:	4b1d      	ldr	r3, [pc, #116]	; (e1c <default_tx_handler+0x80>)
     da8:	4298      	cmp	r0, r3
     daa:	d000      	beq.n	dae <default_tx_handler+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1713 (discriminator 2)
     dac:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1714
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
     dae:	6901      	ldr	r1, [r0, #16]
     db0:	b901      	cbnz	r1, db4 <default_tx_handler+0x18>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1714 (discriminator 1)
     db2:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1715
    ASSERT(0u < this_uart->tx_buff_size);
     db4:	6943      	ldr	r3, [r0, #20]
     db6:	b903      	cbnz	r3, dba <default_tx_handler+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1715 (discriminator 1)
     db8:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1717

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
     dba:	4290      	cmp	r0, r2
     dbc:	d002      	beq.n	dc4 <default_tx_handler+0x28>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1717 (discriminator 2)
     dbe:	4a17      	ldr	r2, [pc, #92]	; (e1c <default_tx_handler+0x80>)
     dc0:	4290      	cmp	r0, r2
     dc2:	d128      	bne.n	e16 <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1717 (discriminator 3)
     dc4:	b339      	cbz	r1, e16 <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1718
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
     dc6:	b333      	cbz	r3, e16 <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1722
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
     dc8:	6802      	ldr	r2, [r0, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1723
        this_uart->status |= status;
     dca:	7b41      	ldrb	r1, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1722
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
     dcc:	7d12      	ldrb	r2, [r2, #20]
     dce:	b2d2      	uxtb	r2, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1723
        this_uart->status |= status;
     dd0:	4311      	orrs	r1, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1729

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
     dd2:	0692      	lsls	r2, r2, #26
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1723
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;
     dd4:	7341      	strb	r1, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1729

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
     dd6:	d40c      	bmi.n	df2 <default_tx_handler+0x56>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1751
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
     dd8:	6982      	ldr	r2, [r0, #24]
     dda:	6943      	ldr	r3, [r0, #20]
     ddc:	429a      	cmp	r2, r3
     dde:	d11a      	bne.n	e16 <default_tx_handler+0x7a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1758
            this_uart->tx_buff_size = TX_COMPLETE;
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
        }
    }
}
     de0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1753
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
        {
            this_uart->tx_buff_size = TX_COMPLETE;
     de4:	2300      	movs	r3, #0
     de6:	6143      	str	r3, [r0, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1755
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
     de8:	6800      	ldr	r0, [r0, #0]
     dea:	2101      	movs	r1, #1
     dec:	3004      	adds	r0, #4
     dee:	f7ff bfbd 	b.w	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1733
         */
        if(status & MSS_UART_THRE)
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
     df2:	6982      	ldr	r2, [r0, #24]
     df4:	1a9b      	subs	r3, r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1732
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
     df6:	2b10      	cmp	r3, #16
     df8:	bf28      	it	cs
     dfa:	2310      	movcs	r3, #16
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1742
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
     dfc:	2200      	movs	r2, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1742 (discriminator 1)
     dfe:	429a      	cmp	r2, r3
     e00:	d0ea      	beq.n	dd8 <default_tx_handler+0x3c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1745 (discriminator 3)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
     e02:	6984      	ldr	r4, [r0, #24]
     e04:	6905      	ldr	r5, [r0, #16]
     e06:	6801      	ldr	r1, [r0, #0]
     e08:	5d2c      	ldrb	r4, [r5, r4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1742 (discriminator 3)
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
     e0a:	3201      	adds	r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1745 (discriminator 3)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
     e0c:	700c      	strb	r4, [r1, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1746 (discriminator 3)
                ++this_uart->tx_idx;
     e0e:	6981      	ldr	r1, [r0, #24]
     e10:	3101      	adds	r1, #1
     e12:	6181      	str	r1, [r0, #24]
     e14:	e7f3      	b.n	dfe <default_tx_handler+0x62>
     e16:	bd30      	pop	{r4, r5, pc}
     e18:	2000f5b8 	.word	0x2000f5b8
     e1c:	2000f578 	.word	0x2000f578

00000e20 <MSS_UART_isr.part.0>:
MSS_UART_isr():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1582
 * MSS_UART_set_*_handler() functions, or it will call the default_tx_handler()
 * function in response to transmit interrupts if MSS_UART_irq_tx() is used to
 * transmit data.
 */
static void
MSS_UART_isr
     e20:	b510      	push	{r4, lr}
     e22:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1593

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
     e24:	6800      	ldr	r0, [r0, #0]
     e26:	7a03      	ldrb	r3, [r0, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1595

        switch (iirf)
     e28:	f003 030f 	and.w	r3, r3, #15
     e2c:	2b0c      	cmp	r3, #12
     e2e:	d84b      	bhi.n	ec8 <MSS_UART_isr.part.0+0xa8>
     e30:	e8df f003 	tbb	[pc, r3]
     e34:	0f094a07 	.word	0x0f094a07
     e38:	4a0d4a0b 	.word	0x4a0d4a0b
     e3c:	4a4a4a4a 	.word	0x4a4a4a4a
     e40:	0b          	.byte	0x0b
     e41:	00          	.byte	0x00
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1599
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
     e42:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     e44:	e03b      	b.n	ebe <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1609
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
     e46:	6a63      	ldr	r3, [r4, #36]	; 0x24
     e48:	e039      	b.n	ebe <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1620
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
     e4a:	6a23      	ldr	r3, [r4, #32]
     e4c:	e037      	b.n	ebe <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1630
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
     e4e:	69e3      	ldr	r3, [r4, #28]
     e50:	e035      	b.n	ebe <MSS_UART_isr.part.0+0x9e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1643
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
     e52:	3028      	adds	r0, #40	; 0x28
     e54:	2100      	movs	r1, #0
     e56:	f7ff ff95 	bl	d84 <read_bit_reg8>
     e5a:	b128      	cbz	r0, e68 <MSS_UART_isr.part.0+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1645
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
     e5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     e5e:	b90b      	cbnz	r3, e64 <MSS_UART_isr.part.0+0x44>
     e60:	be00      	bkpt	0x0000
     e62:	e001      	b.n	e68 <MSS_UART_isr.part.0+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1648
                    if(NULL_HANDLER != this_uart->rto_handler)
                    {
                        (*(this_uart->rto_handler))(this_uart);
     e64:	4620      	mov	r0, r4
     e66:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1652
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
     e68:	6820      	ldr	r0, [r4, #0]
     e6a:	2101      	movs	r1, #1
     e6c:	3028      	adds	r0, #40	; 0x28
     e6e:	f7ff ff89 	bl	d84 <read_bit_reg8>
     e72:	b128      	cbz	r0, e80 <MSS_UART_isr.part.0+0x60>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1654
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
     e74:	6b23      	ldr	r3, [r4, #48]	; 0x30
     e76:	b90b      	cbnz	r3, e7c <MSS_UART_isr.part.0+0x5c>
     e78:	be00      	bkpt	0x0000
     e7a:	e001      	b.n	e80 <MSS_UART_isr.part.0+0x60>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1657
                    if(NULL_HANDLER != this_uart->nack_handler)
                    {
                        (*(this_uart->nack_handler))(this_uart);
     e7c:	4620      	mov	r0, r4
     e7e:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1662
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
     e80:	6820      	ldr	r0, [r4, #0]
     e82:	2102      	movs	r1, #2
     e84:	3028      	adds	r0, #40	; 0x28
     e86:	f7ff ff7d 	bl	d84 <read_bit_reg8>
     e8a:	b128      	cbz	r0, e98 <MSS_UART_isr.part.0+0x78>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1664
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
     e8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
     e8e:	b90b      	cbnz	r3, e94 <MSS_UART_isr.part.0+0x74>
     e90:	be00      	bkpt	0x0000
     e92:	e001      	b.n	e98 <MSS_UART_isr.part.0+0x78>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1667
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
     e94:	4620      	mov	r0, r4
     e96:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1672
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
     e98:	6820      	ldr	r0, [r4, #0]
     e9a:	2103      	movs	r1, #3
     e9c:	3028      	adds	r0, #40	; 0x28
     e9e:	f7ff ff71 	bl	d84 <read_bit_reg8>
     ea2:	b128      	cbz	r0, eb0 <MSS_UART_isr.part.0+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1674
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
     ea4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
     ea6:	b90b      	cbnz	r3, eac <MSS_UART_isr.part.0+0x8c>
     ea8:	be00      	bkpt	0x0000
     eaa:	e001      	b.n	eb0 <MSS_UART_isr.part.0+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1677
                    if(NULL_HANDLER != this_uart->break_handler)
                    {
                        (*(this_uart->break_handler))(this_uart);
     eac:	4620      	mov	r0, r4
     eae:	4798      	blx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1682
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
     eb0:	6820      	ldr	r0, [r4, #0]
     eb2:	2104      	movs	r1, #4
     eb4:	3028      	adds	r0, #40	; 0x28
     eb6:	f7ff ff65 	bl	d84 <read_bit_reg8>
     eba:	b130      	cbz	r0, eca <MSS_UART_isr.part.0+0xaa>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1684
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
     ebc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
     ebe:	b11b      	cbz	r3, ec8 <MSS_UART_isr.part.0+0xa8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1687
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
     ec0:	4620      	mov	r0, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1700
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
     ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1687
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
     ec6:	4718      	bx	r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1695
                break;
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
     ec8:	be00      	bkpt	0x0000
     eca:	bd10      	pop	{r4, pc}

00000ecc <global_init>:
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1468
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
     ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     ed0:	4b71      	ldr	r3, [pc, #452]	; (1098 <RAM_SIZE+0x98>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1468
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
     ed2:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     ed4:	4298      	cmp	r0, r3
     ed6:	4698      	mov	r8, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1468
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
     ed8:	460e      	mov	r6, r1
     eda:	4617      	mov	r7, r2
     edc:	4b6f      	ldr	r3, [pc, #444]	; (109c <RAM_SIZE+0x9c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     ede:	d004      	beq.n	eea <global_init+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471 (discriminator 1)
     ee0:	4a6f      	ldr	r2, [pc, #444]	; (10a0 <RAM_SIZE+0xa0>)
     ee2:	4290      	cmp	r0, r2
     ee4:	d013      	beq.n	f0e <global_init+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1471 (discriminator 2)
     ee6:	be00      	bkpt	0x0000
     ee8:	e011      	b.n	f0e <global_init+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1475

    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
     eea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     eee:	6002      	str	r2, [r0, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1476
        this_uart->irqn = UART0_IRQn;
     ef0:	220a      	movs	r2, #10
     ef2:	7102      	strb	r2, [r0, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1478
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
     ef4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
     ef6:	f44f 6180 	mov.w	r1, #1024	; 0x400
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1478
     efa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     efe:	649a      	str	r2, [r3, #72]	; 0x48
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
     f00:	4a68      	ldr	r2, [pc, #416]	; (10a4 <RAM_SIZE+0xa4>)
     f02:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1482
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
     f06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
     f08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
     f0c:	e00f      	b.n	f2e <global_init+0x62>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1486
    }
    else
    {
        this_uart->hw_reg = UART1;
     f0e:	4a66      	ldr	r2, [pc, #408]	; (10a8 <RAM_SIZE+0xa8>)
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
     f10:	f44f 6100 	mov.w	r1, #2048	; 0x800
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1486
     f14:	6022      	str	r2, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1487
        this_uart->irqn = UART1_IRQn;
     f16:	220b      	movs	r2, #11
     f18:	7122      	strb	r2, [r4, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1489
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
     f1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
     f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
     f20:	649a      	str	r2, [r3, #72]	; 0x48
NVIC_ClearPendingIRQ():
C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include/core_cm3.h:1436
     f22:	4a60      	ldr	r2, [pc, #384]	; (10a4 <RAM_SIZE+0xa4>)
     f24:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1493
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
     f28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
     f2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
     f2e:	649a      	str	r2, [r3, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1497
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
     f30:	6823      	ldr	r3, [r4, #0]
     f32:	2500      	movs	r5, #0
     f34:	711d      	strb	r5, [r3, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1500

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
     f36:	6823      	ldr	r3, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1502
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
     f38:	2101      	movs	r1, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1500

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
     f3a:	721d      	strb	r5, [r3, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1502
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
     f3c:	6820      	ldr	r0, [r4, #0]
     f3e:	3008      	adds	r0, #8
     f40:	f7ff ff08 	bl	d54 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1504
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
     f44:	6820      	ldr	r0, [r4, #0]
     f46:	2102      	movs	r1, #2
     f48:	3008      	adds	r0, #8
     f4a:	f7ff ff03 	bl	d54 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1509

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
     f4e:	6820      	ldr	r0, [r4, #0]
     f50:	4629      	mov	r1, r5
     f52:	3008      	adds	r0, #8
     f54:	f7ff fefe 	bl	d54 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1512

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
     f58:	6820      	ldr	r0, [r4, #0]
     f5a:	2104      	movs	r1, #4
     f5c:	3010      	adds	r0, #16
     f5e:	f7ff ff05 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1513
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
     f62:	6820      	ldr	r0, [r4, #0]
     f64:	2105      	movs	r1, #5
     f66:	3010      	adds	r0, #16
     f68:	f7ff ff00 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1516

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
     f6c:	6820      	ldr	r0, [r4, #0]
     f6e:	2101      	movs	r1, #1
     f70:	3034      	adds	r0, #52	; 0x34
     f72:	f7ff fefb 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1518
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
     f76:	6820      	ldr	r0, [r4, #0]
     f78:	4629      	mov	r1, r5
     f7a:	3034      	adds	r0, #52	; 0x34
     f7c:	f7ff fef6 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1521

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
     f80:	6820      	ldr	r0, [r4, #0]
     f82:	2101      	movs	r1, #1
     f84:	3038      	adds	r0, #56	; 0x38
     f86:	f7ff fef1 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1524

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
     f8a:	6820      	ldr	r0, [r4, #0]
     f8c:	2105      	movs	r1, #5
     f8e:	3030      	adds	r0, #48	; 0x30
     f90:	f7ff feec 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1527

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
     f94:	6820      	ldr	r0, [r4, #0]
     f96:	2106      	movs	r1, #6
     f98:	3030      	adds	r0, #48	; 0x30
     f9a:	f7ff fee7 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1530

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
     f9e:	6820      	ldr	r0, [r4, #0]
     fa0:	2107      	movs	r1, #7
     fa2:	3030      	adds	r0, #48	; 0x30
     fa4:	f7ff fee2 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1533

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
     fa8:	6820      	ldr	r0, [r4, #0]
     faa:	2103      	movs	r1, #3
     fac:	3038      	adds	r0, #56	; 0x38
     fae:	f7ff fedd 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1536

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
     fb2:	6823      	ldr	r3, [r4, #0]
config_baud_divisors():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1347
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     fb4:	4544      	cmp	r4, r8
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1536

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
     fb6:	f883 5044 	strb.w	r5, [r3, #68]	; 0x44
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1538
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
     fba:	6823      	ldr	r3, [r4, #0]
     fbc:	f883 5048 	strb.w	r5, [r3, #72]	; 0x48
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1540
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
     fc0:	6823      	ldr	r3, [r4, #0]
     fc2:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
config_baud_divisors():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1347
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
     fc6:	d002      	beq.n	fce <global_init+0x102>
     fc8:	4b35      	ldr	r3, [pc, #212]	; (10a0 <RAM_SIZE+0xa0>)
     fca:	429c      	cmp	r4, r3
     fcc:	d111      	bne.n	ff2 <global_init+0x126>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1357
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
     fce:	60a6      	str	r6, [r4, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1361

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
     fd0:	f7ff f9ce 	bl	370 <SystemCoreClockUpdate>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1362
        if(this_uart == &g_mss_uart0)
     fd4:	4544      	cmp	r4, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1364
        {
            pclk_freq = g_FrequencyPCLK0;
     fd6:	bf0c      	ite	eq
     fd8:	4b34      	ldreq	r3, [pc, #208]	; (10ac <RAM_SIZE+0xac>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1368
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
     fda:	4b35      	ldrne	r3, [pc, #212]	; (10b0 <RAM_SIZE+0xb0>)
     fdc:	681b      	ldr	r3, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1376
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
     fde:	00db      	lsls	r3, r3, #3
     fe0:	fbb3 f9f6 	udiv	r9, r3, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1378
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
     fe4:	ea4f 13d9 	mov.w	r3, r9, lsr #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1383
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
     fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1377
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
     fec:	ea4f 0559 	mov.w	r5, r9, lsr #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1383
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
     ff0:	d301      	bcc.n	ff6 <global_init+0x12a>
     ff2:	be00      	bkpt	0x0000
     ff4:	e03c      	b.n	1070 <RAM_SIZE+0x70>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1387
    
        if(baud_value <= (uint32_t)UINT16_MAX)
        {
            if(baud_value > 1u)
     ff6:	2b01      	cmp	r3, #1
     ff8:	6820      	ldr	r0, [r4, #0]
     ffa:	fa5f f883 	uxtb.w	r8, r3
     ffe:	d923      	bls.n	1048 <RAM_SIZE+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1379
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
    1000:	eba5 1583 	sub.w	r5, r5, r3, lsl #6
    1004:	eba5 13c3 	sub.w	r3, r5, r3, lsl #7
    1008:	444b      	add	r3, r9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1393
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    100a:	300c      	adds	r0, #12
    100c:	2107      	movs	r1, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1380
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
    100e:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1393
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    1012:	f7ff fe9f 	bl	d54 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1396
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1016:	6822      	ldr	r2, [r4, #0]
    1018:	f3c9 33c7 	ubfx	r3, r9, #15, #8
    101c:	7113      	strb	r3, [r2, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1398
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    101e:	6823      	ldr	r3, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1401
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    1020:	2107      	movs	r1, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1398
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1022:	f883 8000 	strb.w	r8, [r3]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1401
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    1026:	6820      	ldr	r0, [r4, #0]
    1028:	300c      	adds	r0, #12
    102a:	f7ff fe9f 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1404
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    102e:	6820      	ldr	r0, [r4, #0]
    1030:	2107      	movs	r1, #7
    1032:	3030      	adds	r0, #48	; 0x30
    1034:	f7ff fe8e 	bl	d54 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1407
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
    1038:	2dff      	cmp	r5, #255	; 0xff
    103a:	d900      	bls.n	103e <RAM_SIZE+0x3e>
    103c:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1408
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
    103e:	6823      	ldr	r3, [r4, #0]
    1040:	b2ed      	uxtb	r5, r5
    1042:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
    1046:	e013      	b.n	1070 <RAM_SIZE+0x70>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1416
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    1048:	300c      	adds	r0, #12
    104a:	2107      	movs	r1, #7
    104c:	f7ff fe82 	bl	d54 <set_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1419
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
    1050:	6823      	ldr	r3, [r4, #0]
    1052:	2200      	movs	r2, #0
    1054:	711a      	strb	r2, [r3, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1421
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1056:	6823      	ldr	r3, [r4, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1424
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    1058:	2107      	movs	r1, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1421
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    105a:	f883 8000 	strb.w	r8, [r3]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1424
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    105e:	6820      	ldr	r0, [r4, #0]
    1060:	300c      	adds	r0, #12
    1062:	f7ff fe83 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1427
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    1066:	6820      	ldr	r0, [r4, #0]
    1068:	2107      	movs	r1, #7
    106a:	3030      	adds	r0, #48	; 0x30
    106c:	f7ff fe7e 	bl	d6c <clear_bit_reg8>
global_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1549
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1070:	6823      	ldr	r3, [r4, #0]
    1072:	731f      	strb	r7, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1554

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    this_uart->lineconfig = line_config;
    this_uart->tx_buff_size = TX_COMPLETE;
    1074:	2300      	movs	r3, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1553
    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    this_uart->lineconfig = line_config;
    1076:	7327      	strb	r7, [r4, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1570
    this_uart->pid_pei_handler  = NULL_HANDLER;
    this_uart->break_handler    = NULL_HANDLER;    
    this_uart->sync_handler     = NULL_HANDLER;   

    /* Initialize the sticky status */
    this_uart->status = 0u;
    1078:	7363      	strb	r3, [r4, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1552

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    107a:	60a6      	str	r6, [r4, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1554
    this_uart->lineconfig = line_config;
    this_uart->tx_buff_size = TX_COMPLETE;
    107c:	6163      	str	r3, [r4, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1555
    this_uart->tx_buffer = (const uint8_t *)0;
    107e:	6123      	str	r3, [r4, #16]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1556
    this_uart->tx_idx = 0u;
    1080:	61a3      	str	r3, [r4, #24]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1559

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1082:	6223      	str	r3, [r4, #32]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1560
    this_uart->tx_handler       = NULL_HANDLER;
    1084:	6263      	str	r3, [r4, #36]	; 0x24
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1561
    this_uart->linests_handler  = NULL_HANDLER;
    1086:	61e3      	str	r3, [r4, #28]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1562
    this_uart->modemsts_handler = NULL_HANDLER;
    1088:	62a3      	str	r3, [r4, #40]	; 0x28
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1563
    this_uart->rto_handler      = NULL_HANDLER;    
    108a:	62e3      	str	r3, [r4, #44]	; 0x2c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1564
    this_uart->nack_handler     = NULL_HANDLER;   
    108c:	6323      	str	r3, [r4, #48]	; 0x30
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1565
    this_uart->pid_pei_handler  = NULL_HANDLER;
    108e:	6363      	str	r3, [r4, #52]	; 0x34
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1566
    this_uart->break_handler    = NULL_HANDLER;    
    1090:	63a3      	str	r3, [r4, #56]	; 0x38
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1567
    this_uart->sync_handler     = NULL_HANDLER;   
    1092:	63e3      	str	r3, [r4, #60]	; 0x3c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:1570

    /* Initialize the sticky status */
    this_uart->status = 0u;
    1094:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1098:	2000f5b8 	.word	0x2000f5b8
    109c:	40038000 	.word	0x40038000
    10a0:	2000f578 	.word	0x2000f578
    10a4:	e000e100 	.word	0xe000e100
    10a8:	40010000 	.word	0x40010000
    10ac:	2000f014 	.word	0x2000f014
    10b0:	2000f018 	.word	0x2000f018

000010b4 <MSS_UART_init>:
MSS_UART_init():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108
    uint8_t line_config
)
{
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    10b4:	4b0e      	ldr	r3, [pc, #56]	; (10f0 <MSS_UART_init+0x3c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:105
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
    10b6:	b510      	push	{r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    10b8:	4298      	cmp	r0, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:105
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
    10ba:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    10bc:	d003      	beq.n	10c6 <MSS_UART_init+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108 (discriminator 1)
    10be:	4b0d      	ldr	r3, [pc, #52]	; (10f4 <MSS_UART_init+0x40>)
    10c0:	4298      	cmp	r0, r3
    10c2:	d000      	beq.n	10c6 <MSS_UART_init+0x12>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:108 (discriminator 2)
    10c4:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:111

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
    10c6:	4620      	mov	r0, r4
    10c8:	f7ff ff00 	bl	ecc <global_init>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:114

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
    10cc:	6820      	ldr	r0, [r4, #0]
    10ce:	2103      	movs	r1, #3
    10d0:	3030      	adds	r0, #48	; 0x30
    10d2:	f7ff fe4b 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:117

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
    10d6:	6820      	ldr	r0, [r4, #0]
    10d8:	2102      	movs	r1, #2
    10da:	3034      	adds	r0, #52	; 0x34
    10dc:	f7ff fe46 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:120

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
    10e0:	6820      	ldr	r0, [r4, #0]
    10e2:	2100      	movs	r1, #0
    10e4:	3038      	adds	r0, #56	; 0x38
    10e6:	f7ff fe41 	bl	d6c <clear_bit_reg8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:123

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
    10ea:	4b03      	ldr	r3, [pc, #12]	; (10f8 <MSS_UART_init+0x44>)
    10ec:	6263      	str	r3, [r4, #36]	; 0x24
    10ee:	bd10      	pop	{r4, pc}
    10f0:	2000f5b8 	.word	0x2000f5b8
    10f4:	2000f578 	.word	0x2000f578
    10f8:	00000d9d 	.word	0x00000d9d

000010fc <MSS_UART_polled_tx>:
MSS_UART_polled_tx():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240
{
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    10fc:	4b17      	ldr	r3, [pc, #92]	; (115c <MSS_UART_polled_tx+0x60>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:235
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    10fe:	b5f0      	push	{r4, r5, r6, r7, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    1100:	4298      	cmp	r0, r3
    1102:	d003      	beq.n	110c <MSS_UART_polled_tx+0x10>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240 (discriminator 1)
    1104:	4c16      	ldr	r4, [pc, #88]	; (1160 <MSS_UART_polled_tx+0x64>)
    1106:	42a0      	cmp	r0, r4
    1108:	d000      	beq.n	110c <MSS_UART_polled_tx+0x10>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:240 (discriminator 2)
    110a:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:241
    ASSERT(pbuff != ( (uint8_t *)0));
    110c:	b901      	cbnz	r1, 1110 <MSS_UART_polled_tx+0x14>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:241 (discriminator 1)
    110e:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:242
    ASSERT(tx_size > 0u);
    1110:	b902      	cbnz	r2, 1114 <MSS_UART_polled_tx+0x18>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:242 (discriminator 1)
    1112:	be00      	bkpt	0x0000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:244

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    1114:	4298      	cmp	r0, r3
    1116:	d002      	beq.n	111e <MSS_UART_polled_tx+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:244 (discriminator 2)
    1118:	4b11      	ldr	r3, [pc, #68]	; (1160 <MSS_UART_polled_tx+0x64>)
    111a:	4298      	cmp	r0, r3
    111c:	d11d      	bne.n	115a <MSS_UART_polled_tx+0x5e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:244 (discriminator 3)
    111e:	b1e1      	cbz	r1, 115a <MSS_UART_polled_tx+0x5e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:245
        (pbuff != ((uint8_t *)0)) && (tx_size > 0u))
    1120:	b1da      	cbz	r2, 115a <MSS_UART_polled_tx+0x5e>
    1122:	2400      	movs	r4, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:252
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1124:	6803      	ldr	r3, [r0, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:253
            this_uart->status |= status;
    1126:	7b45      	ldrb	r5, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:252
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1128:	7d1b      	ldrb	r3, [r3, #20]
    112a:	b2db      	uxtb	r3, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:253
            this_uart->status |= status;
    112c:	431d      	orrs	r5, r3
    112e:	7345      	strb	r5, [r0, #13]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:256

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
    1130:	069d      	lsls	r5, r3, #26
    1132:	d5f7      	bpl.n	1124 <MSS_UART_polled_tx+0x28>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:261
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
    1134:	2a0f      	cmp	r2, #15
    1136:	eb01 0604 	add.w	r6, r1, r4
    113a:	bf98      	it	ls
    113c:	4613      	movls	r3, r2
    113e:	4635      	mov	r5, r6
    1140:	bf88      	it	hi
    1142:	2310      	movhi	r3, #16
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:270 (discriminator 3)

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
    1144:	6807      	ldr	r7, [r0, #0]
    1146:	f815 eb01 	ldrb.w	lr, [r5], #1
    114a:	f887 e000 	strb.w	lr, [r7]
    114e:	1baf      	subs	r7, r5, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:267 (discriminator 3)
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    1150:	429f      	cmp	r7, r3
    1152:	d3f7      	bcc.n	1144 <MSS_UART_polled_tx+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:277
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
            }
        } while(tx_size);
    1154:	1ad2      	subs	r2, r2, r3
    1156:	441c      	add	r4, r3
    1158:	d1e4      	bne.n	1124 <MSS_UART_polled_tx+0x28>
    115a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    115c:	2000f5b8 	.word	0x2000f5b8
    1160:	2000f578 	.word	0x2000f578

00001164 <UART0_IRQHandler>:
UART0_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:619
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
    1164:	4668      	mov	r0, sp
    1166:	f020 0107 	bic.w	r1, r0, #7
    116a:	468d      	mov	sp, r1
    116c:	b501      	push	{r0, lr}
MSS_UART_isr():
    116e:	4803      	ldr	r0, [pc, #12]	; (117c <UART0_IRQHandler+0x18>)
    1170:	f7ff fe56 	bl	e20 <MSS_UART_isr.part.0>
UART0_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:621
    MSS_UART_isr(&g_mss_uart0);
}
    1174:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1178:	4685      	mov	sp, r0
    117a:	4770      	bx	lr
    117c:	2000f5b8 	.word	0x2000f5b8

00001180 <UART1_IRQHandler>:
UART1_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:633
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
    1180:	4668      	mov	r0, sp
    1182:	f020 0107 	bic.w	r1, r0, #7
    1186:	468d      	mov	sp, r1
    1188:	b501      	push	{r0, lr}
MSS_UART_isr():
    118a:	4803      	ldr	r0, [pc, #12]	; (1198 <UART1_IRQHandler+0x18>)
    118c:	f7ff fe48 	bl	e20 <MSS_UART_isr.part.0>
UART1_IRQHandler():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_uart/mss_uart.c:635
    MSS_UART_isr(&g_mss_uart1);
}
    1190:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1194:	4685      	mov	sp, r0
    1196:	4770      	bx	lr
    1198:	2000f578 	.word	0x2000f578

0000119c <request_nvm_access>:
request_nvm_access():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:486
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
    119c:	4b0f      	ldr	r3, [pc, #60]	; (11dc <request_nvm_access+0x40>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:477
#define CORTEX_M3_ACCESS_GRANTED    0x05u

static uint8_t g_envm_ctrl_locks = 0x00u;

static nvm_status_t request_nvm_access(uint32_t nvm_block_id)
{
    119e:	b082      	sub	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:486
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
    11a0:	681b      	ldr	r3, [r3, #0]
    11a2:	091b      	lsrs	r3, r3, #4
    11a4:	9301      	str	r3, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:492
    
    /*
     * Gain access to eNVM controller.
     */
    do {
        g_nvm[nvm_block_id]->REQ_ACCESS = REQUEST_NVM_ACCESS;
    11a6:	4b0e      	ldr	r3, [pc, #56]	; (11e0 <request_nvm_access+0x44>)
    11a8:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    11ac:	2301      	movs	r3, #1
    11ae:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:493
        access = g_nvm[nvm_block_id]->REQ_ACCESS;
    11b2:	f8d2 11fc 	ldr.w	r1, [r2, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:494
        if(access != CORTEX_M3_ACCESS_GRANTED)
    11b6:	2905      	cmp	r1, #5
    11b8:	d007      	beq.n	11ca <request_nvm_access+0x2e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:501
            /*
             * Time out if another AHB master locked access to eNVM to prevent
             * the Cortex-M3 from locking up on eNVM write if some other part
             * of the system fails from releasing the eNVM.
             */
            --timeout_counter;
    11ba:	9b01      	ldr	r3, [sp, #4]
    11bc:	3b01      	subs	r3, #1
    11be:	9301      	str	r3, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:502
            if(0u == timeout_counter)
    11c0:	9b01      	ldr	r3, [sp, #4]
    11c2:	2b00      	cmp	r3, #0
    11c4:	d1f2      	bne.n	11ac <request_nvm_access+0x10>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:504
            {
                status = NVM_IN_USE_BY_OTHER_MASTER;
    11c6:	2006      	movs	r0, #6
    11c8:	e005      	b.n	11d6 <request_nvm_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:515
     * Mark controller as locked if successful so that it will be unlocked by a
     * call to release_ctrl_access.
     */
    if(NVM_SUCCESS == status)
    {
        g_envm_ctrl_locks |= (uint8_t)((uint32_t)0x01 << nvm_block_id);
    11ca:	4906      	ldr	r1, [pc, #24]	; (11e4 <request_nvm_access+0x48>)
    11cc:	4083      	lsls	r3, r0
    11ce:	780a      	ldrb	r2, [r1, #0]
    11d0:	2000      	movs	r0, #0
    11d2:	4313      	orrs	r3, r2
    11d4:	700b      	strb	r3, [r1, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:519
    }
    
    return status;
}
    11d6:	b002      	add	sp, #8
    11d8:	4770      	bx	lr
    11da:	bf00      	nop
    11dc:	2000f01c 	.word	0x2000f01c
    11e0:	00001cc0 	.word	0x00001cc0
    11e4:	2000f475 	.word	0x2000f475

000011e8 <release_ctrl_access>:
release_ctrl_access():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:566

static void release_ctrl_access(void)
{
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
    11e8:	4b0c      	ldr	r3, [pc, #48]	; (121c <release_ctrl_access+0x34>)
    11ea:	781a      	ldrb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:567
    if(block_locked)
    11ec:	07d1      	lsls	r1, r2, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:569
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
    11ee:	bf41      	itttt	mi
    11f0:	490b      	ldrmi	r1, [pc, #44]	; (1220 <release_ctrl_access+0x38>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:570
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
    11f2:	f022 0201 	bicmi.w	r2, r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:569
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
    if(block_locked)
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
    11f6:	2000      	movmi	r0, #0
    11f8:	f8c1 01fc 	strmi.w	r0, [r1, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:570
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
    11fc:	bf48      	it	mi
    11fe:	701a      	strbmi	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:573
    }
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_1_LOCK_MASK;
    1200:	781b      	ldrb	r3, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:574
    if(block_locked)
    1202:	079a      	lsls	r2, r3, #30
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:576
    {
        g_nvm[NVM_BLOCK_1]->REQ_ACCESS = 0x00u;
    1204:	bf41      	itttt	mi
    1206:	4a07      	ldrmi	r2, [pc, #28]	; (1224 <release_ctrl_access+0x3c>)
    1208:	2100      	movmi	r1, #0
    120a:	f8c2 11fc 	strmi.w	r1, [r2, #508]	; 0x1fc
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:577
        g_envm_ctrl_locks &= ~NVM_BLOCK_1_LOCK_MASK;
    120e:	4a03      	ldrmi	r2, [pc, #12]	; (121c <release_ctrl_access+0x34>)
    1210:	bf44      	itt	mi
    1212:	f023 0302 	bicmi.w	r3, r3, #2
    1216:	7013      	strbmi	r3, [r2, #0]
    1218:	4770      	bx	lr
    121a:	bf00      	nop
    121c:	2000f475 	.word	0x2000f475
    1220:	60080000 	.word	0x60080000
    1224:	600c0000 	.word	0x600c0000

00001228 <wait_nvm_ready>:
wait_nvm_ready():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:598
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
    1228:	4b09      	ldr	r3, [pc, #36]	; (1250 <wait_nvm_ready+0x28>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:585

/**************************************************************************//**
 * Wait for NVM to become ready from busy state
 */
static uint32_t wait_nvm_ready(uint32_t block) 
{
    122a:	b082      	sub	sp, #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:598
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
    122c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    1230:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    1234:	9201      	str	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:599
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
    1236:	9a01      	ldr	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:600
        } while(0u == ctrl_ready);
    1238:	07d1      	lsls	r1, r2, #31
    123a:	d5f9      	bpl.n	1230 <wait_nvm_ready+0x8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:598
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
    123c:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    1240:	9201      	str	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:599
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
    1242:	9a01      	ldr	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:600
        } while(0u == ctrl_ready);
    1244:	07d2      	lsls	r2, r2, #31
    1246:	d5f9      	bpl.n	123c <wait_nvm_ready+0x14>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:603
    }
    
    return ctrl_status;
    1248:	9801      	ldr	r0, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:604
}
    124a:	b002      	add	sp, #8
    124c:	4770      	bx	lr
    124e:	bf00      	nop
    1250:	00001cc0 	.word	0x00001cc0

00001254 <fill_wd_buffer>:
fill_wd_buffer():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:729
)
{
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
    1254:	2980      	cmp	r1, #128	; 0x80
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:725
    const uint8_t * p_data,
    uint32_t  length,
    uint32_t block,
    uint32_t offset
)
{
    1256:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    125a:	f003 0e7f 	and.w	lr, r3, #127	; 0x7f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:729
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
    125e:	d102      	bne.n	1266 <fill_wd_buffer+0x12>
    1260:	4401      	add	r1, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:766
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
    1262:	4604      	mov	r4, r0
    1264:	e030      	b.n	12c8 <fill_wd_buffer+0x74>
    1266:	f103 44c0 	add.w	r4, r3, #1610612736	; 0x60000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:740
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
    126a:	079d      	lsls	r5, r3, #30
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:738
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
    126c:	eb04 4482 	add.w	r4, r4, r2, lsl #18
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:739
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
    1270:	ea4f 0c9e 	mov.w	ip, lr, lsr #2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:738
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
    1274:	f024 047f 	bic.w	r4, r4, #127	; 0x7f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:742
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
    1278:	bf18      	it	ne
    127a:	f10c 0c01 	addne.w	ip, ip, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    127e:	2500      	movs	r5, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744 (discriminator 3)
    1280:	4565      	cmp	r5, ip
    1282:	f8df 8068 	ldr.w	r8, [pc, #104]	; 12ec <fill_wd_buffer+0x98>
    1286:	d00a      	beq.n	129e <fill_wd_buffer+0x4a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:746 (discriminator 4)
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
    1288:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
    128c:	f105 0920 	add.w	r9, r5, #32
    1290:	f858 7022 	ldr.w	r7, [r8, r2, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744 (discriminator 4)
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    1294:	3501      	adds	r5, #1
    1296:	2d20      	cmp	r5, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:746 (discriminator 4)
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
    1298:	f847 6029 	str.w	r6, [r7, r9, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:744 (discriminator 4)
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
    129c:	d1f0      	bne.n	1280 <fill_wd_buffer+0x2c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:753
        
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
    129e:	440b      	add	r3, r1
    12a0:	f3c3 0984 	ubfx	r9, r3, #2, #5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
    12a4:	f858 6022 	ldr.w	r6, [r8, r2, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:754
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
    12a8:	f1c9 0c20 	rsb	ip, r9, #32
    12ac:	eb04 0489 	add.w	r4, r4, r9, lsl #2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    12b0:	2500      	movs	r5, #0
    12b2:	eb05 0709 	add.w	r7, r5, r9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758 (discriminator 3)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
    12b6:	f854 3025 	ldr.w	r3, [r4, r5, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756 (discriminator 3)
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    12ba:	3501      	adds	r5, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758 (discriminator 3)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
    12bc:	3720      	adds	r7, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756 (discriminator 3)
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    12be:	4565      	cmp	r5, ip
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:758 (discriminator 3)
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
    12c0:	f846 3027 	str.w	r3, [r6, r7, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:756 (discriminator 3)
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
    12c4:	d1f5      	bne.n	12b2 <fill_wd_buffer+0x5e>
    12c6:	e7cb      	b.n	1260 <fill_wd_buffer+0xc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:766 (discriminator 1)
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
    12c8:	428c      	cmp	r4, r1
    12ca:	d00b      	beq.n	12e4 <fill_wd_buffer+0x90>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:768 (discriminator 3)
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
    12cc:	4b06      	ldr	r3, [pc, #24]	; (12e8 <fill_wd_buffer+0x94>)
    12ce:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
    12d2:	ebc0 030e 	rsb	r3, r0, lr
    12d6:	4423      	add	r3, r4
    12d8:	f814 5b01 	ldrb.w	r5, [r4], #1
    12dc:	4433      	add	r3, r6
    12de:	f883 5080 	strb.w	r5, [r3, #128]	; 0x80
    12e2:	e7f1      	b.n	12c8 <fill_wd_buffer+0x74>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:770
    }
}
    12e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    12e8:	00001cc0 	.word	0x00001cc0
    12ec:	00001cc8 	.word	0x00001cc8

000012f0 <check_protection_reserved_nvm>:
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:926
 *  0x7C000 - 0x7CFFF - 4KB(32 pages) user lower1(bottom) protected area of eNVM1 memory.
 *  0x7B000 - 0x7BFFF - 4KB(32 pages) user upper1(top) protected area of eNVM1 memory.          
 *
 */
static nvm_status_t check_protection_reserved_nvm(uint32_t offset, uint32_t length)
{
    12f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    12f2:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:937
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    nvm_status_t status = NVM_SUCCESS;

    if(0u != length)
    12f4:	b109      	cbz	r1, 12fa <check_protection_reserved_nvm+0xa>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:939
    {
        length_minus_one = length - 1u;
    12f6:	1e4d      	subs	r5, r1, #1
    12f8:	e000      	b.n	12fc <check_protection_reserved_nvm+0xc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:934
    uint32_t protection_user0;
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    12fa:	460d      	mov	r5, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:947
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    
    protection_flag = PROTECTION_OFF;
    
    /* 005 device */
    if(0xF805u == device_version)
    12fc:	f64f 0005 	movw	r0, #63493	; 0xf805
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:942
    if(0u != length)
    {
        length_minus_one = length - 1u;
    }

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    1300:	4b9e      	ldr	r3, [pc, #632]	; (157c <check_protection_reserved_nvm+0x28c>)
    1302:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    1306:	b292      	uxth	r2, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:947
    
    protection_flag = PROTECTION_OFF;
    
    /* 005 device */
    if(0xF805u == device_version)
    1308:	4282      	cmp	r2, r0
    130a:	d13a      	bne.n	1382 <check_protection_reserved_nvm+0x92>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:950
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    130c:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    1310:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:953
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    1314:	f649 1099 	movw	r0, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:950
    
    /* 005 device */
    if(0xF805u == device_version)
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    1318:	4013      	ands	r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:953
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    131a:	4283      	cmp	r3, r0
    131c:	d023      	beq.n	1366 <check_protection_reserved_nvm+0x76>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:956
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    131e:	f002 0390 	and.w	r3, r2, #144	; 0x90
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:963
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    1322:	07d7      	lsls	r7, r2, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:955
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
    1324:	f002 0009 	and.w	r0, r2, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:956
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    1328:	ea4f 1313 	mov.w	r3, r3, lsr #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:963
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    132c:	d501      	bpl.n	1332 <check_protection_reserved_nvm+0x42>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:964
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
    132e:	07de      	lsls	r6, r3, #31
    1330:	d402      	bmi.n	1338 <check_protection_reserved_nvm+0x48>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:966
            {
                g_do_not_lock_page = ON;
    1332:	4a93      	ldr	r2, [pc, #588]	; (1580 <check_protection_reserved_nvm+0x290>)
    1334:	2601      	movs	r6, #1
    1336:	7016      	strb	r6, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:973
            
            /* 
             * SAR 70908.
             * Checking NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
    1338:	2809      	cmp	r0, #9
    133a:	d007      	beq.n	134c <check_protection_reserved_nvm+0x5c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:978
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    133c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    1340:	d204      	bcs.n	134c <check_protection_reserved_nvm+0x5c>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1342:	2801      	cmp	r0, #1
    1344:	f040 80ef 	bne.w	1526 <check_protection_reserved_nvm+0x236>
    1348:	b101      	cbz	r1, 134c <check_protection_reserved_nvm+0x5c>
    134a:	bdf0      	pop	{r4, r5, r6, r7, pc}
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:988
            
            /*
             * SAR 70908.
             * Checking NVM0 upper protected area is Read or Write or 'No R/W' access 
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    134c:	2b09      	cmp	r3, #9
    134e:	d00a      	beq.n	1366 <check_protection_reserved_nvm+0x76>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:993
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
    1350:	f5a4 32f8 	sub.w	r2, r4, #126976	; 0x1f000
    1354:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    1358:	f0c0 80e3 	bcc.w	1522 <check_protection_reserved_nvm+0x232>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:994
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    135c:	4a89      	ldr	r2, [pc, #548]	; (1584 <check_protection_reserved_nvm+0x294>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:995
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    135e:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:994
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    1360:	4290      	cmp	r0, r2
    1362:	f200 80db 	bhi.w	151c <check_protection_reserved_nvm+0x22c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1012
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > OO5_UPPER0_PROTECT_TOP_OFFSET)
    1366:	4425      	add	r5, r4
    1368:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
    136c:	d301      	bcc.n	1372 <check_protection_reserved_nvm+0x82>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1014
            {
                status = NVM_INVALID_PARAMETER;
    136e:	2007      	movs	r0, #7
    1370:	bdf0      	pop	{r4, r5, r6, r7, pc}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1019
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
    1372:	f5a4 33fc 	sub.w	r3, r4, #129024	; 0x1f800
    1376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    137a:	f0c0 80d4 	bcc.w	1526 <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1019 (discriminator 1)
    137e:	4b82      	ldr	r3, [pc, #520]	; (1588 <check_protection_reserved_nvm+0x298>)
    1380:	e0c6      	b.n	1510 <check_protection_reserved_nvm+0x220>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1042
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    1382:	f5a2 4078 	sub.w	r0, r2, #63488	; 0xf800
    1386:	1e86      	subs	r6, r0, #2
    1388:	2e02      	cmp	r6, #2
    138a:	d838      	bhi.n	13fe <check_protection_reserved_nvm+0x10e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1045
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    138c:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
    1390:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1048
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    1394:	f649 1099 	movw	r0, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1045
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    1398:	4013      	ands	r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1048
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    139a:	4283      	cmp	r3, r0
    139c:	d023      	beq.n	13e6 <check_protection_reserved_nvm+0xf6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1051
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    139e:	f002 0390 	and.w	r3, r2, #144	; 0x90
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1050
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
    13a2:	f002 0009 	and.w	r0, r2, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1058
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    13a6:	07d2      	lsls	r2, r2, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1051
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    13a8:	ea4f 1313 	mov.w	r3, r3, lsr #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1058
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
    13ac:	d501      	bpl.n	13b2 <check_protection_reserved_nvm+0xc2>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1059
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
    13ae:	07df      	lsls	r7, r3, #31
    13b0:	d402      	bmi.n	13b8 <check_protection_reserved_nvm+0xc8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1061
            {
                g_do_not_lock_page = ON;
    13b2:	4a73      	ldr	r2, [pc, #460]	; (1580 <check_protection_reserved_nvm+0x290>)
    13b4:	2601      	movs	r6, #1
    13b6:	7016      	strb	r6, [r2, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1068
            
            /* 
             * SAR 70908.
             * Check NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
    13b8:	2809      	cmp	r0, #9
    13ba:	d007      	beq.n	13cc <check_protection_reserved_nvm+0xdc>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1073
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    13bc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    13c0:	d204      	bcs.n	13cc <check_protection_reserved_nvm+0xdc>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    13c2:	2801      	cmp	r0, #1
    13c4:	f040 80af 	bne.w	1526 <check_protection_reserved_nvm+0x236>
    13c8:	b101      	cbz	r1, 13cc <check_protection_reserved_nvm+0xdc>
    13ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1083
            
            /* 
             * SAR 70908.
             * Check NVM0 upper protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    13cc:	2b09      	cmp	r3, #9
    13ce:	d00a      	beq.n	13e6 <check_protection_reserved_nvm+0xf6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1088
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    13d0:	f5a4 327c 	sub.w	r2, r4, #258048	; 0x3f000
    13d4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    13d8:	f0c0 80ae 	bcc.w	1538 <check_protection_reserved_nvm+0x248>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1089
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    13dc:	4a6b      	ldr	r2, [pc, #428]	; (158c <check_protection_reserved_nvm+0x29c>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1090
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    13de:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1089
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    13e0:	4290      	cmp	r0, r2
    13e2:	f200 80a6 	bhi.w	1532 <check_protection_reserved_nvm+0x242>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1107
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
             /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
    13e6:	4425      	add	r5, r4
    13e8:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
    13ec:	d2bf      	bcs.n	136e <check_protection_reserved_nvm+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1114
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    13ee:	f5a4 337e 	sub.w	r3, r4, #260096	; 0x3f800
    13f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    13f6:	f0c0 8096 	bcc.w	1526 <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1114 (discriminator 1)
    13fa:	4b65      	ldr	r3, [pc, #404]	; (1590 <check_protection_reserved_nvm+0x2a0>)
    13fc:	e088      	b.n	1510 <check_protection_reserved_nvm+0x220>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1136
            }
        }
    }
    
    /* 060 device */
    else if(0xF808u == device_version)
    13fe:	f64f 0608 	movw	r6, #63496	; 0xf808
    1402:	42b2      	cmp	r2, r6
    1404:	d12d      	bne.n	1462 <check_protection_reserved_nvm+0x172>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1139
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    1406:	f8d3 0144 	ldr.w	r0, [r3, #324]	; 0x144
    140a:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1142
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    140e:	f649 1299 	movw	r2, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1139
    
    /* 060 device */
    else if(0xF808u == device_version)
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    1412:	4003      	ands	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1142
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    1414:	4293      	cmp	r3, r2
    1416:	d019      	beq.n	144c <check_protection_reserved_nvm+0x15c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1144
        {
            protection_user0 = (protection_data & 0x000Fu);
    1418:	f000 0209 	and.w	r2, r0, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1153
            
            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
    141c:	2a09      	cmp	r2, #9
    141e:	d006      	beq.n	142e <check_protection_reserved_nvm+0x13e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1158
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */  
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    1420:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    1424:	d203      	bcs.n	142e <check_protection_reserved_nvm+0x13e>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1426:	2a01      	cmp	r2, #1
    1428:	d17d      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    142a:	2900      	cmp	r1, #0
    142c:	d17b      	bne.n	1526 <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1147
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    142e:	f400 4010 	and.w	r0, r0, #36864	; 0x9000
    1432:	0b03      	lsrs	r3, r0, #12
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1168
            
            /* 
             * SAR 70908.
             * Check NVM0 upper1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
    1434:	2b09      	cmp	r3, #9
    1436:	d009      	beq.n	144c <check_protection_reserved_nvm+0x15c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1173
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    1438:	f5a4 3274 	sub.w	r2, r4, #249856	; 0x3d000
    143c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    1440:	f0c0 8082 	bcc.w	1548 <check_protection_reserved_nvm+0x258>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1174
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
    1444:	4a53      	ldr	r2, [pc, #332]	; (1594 <check_protection_reserved_nvm+0x2a4>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1175
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    1446:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1174
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
    1448:	4290      	cmp	r0, r2
    144a:	d87b      	bhi.n	1544 <check_protection_reserved_nvm+0x254>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1195
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory*/
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
    144c:	4425      	add	r5, r4
    144e:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
    1452:	d28c      	bcs.n	136e <check_protection_reserved_nvm+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1202
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
    1454:	f5a4 3378 	sub.w	r3, r4, #253952	; 0x3e000
    1458:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    145c:	d363      	bcc.n	1526 <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1202 (discriminator 1)
    145e:	4b4e      	ldr	r3, [pc, #312]	; (1598 <check_protection_reserved_nvm+0x2a8>)
    1460:	e056      	b.n	1510 <check_protection_reserved_nvm+0x220>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1222
            }
        }    
    }
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
    1462:	3806      	subs	r0, #6
    1464:	2801      	cmp	r0, #1
    1466:	d857      	bhi.n	1518 <check_protection_reserved_nvm+0x228>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1225
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    1468:	f8d3 6144 	ldr.w	r6, [r3, #324]	; 0x144
    146c:	f649 1399 	movw	r3, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1228
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    1470:	f649 1299 	movw	r2, #39321	; 0x9999
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1225
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
    1474:	4033      	ands	r3, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1228
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
    1476:	4293      	cmp	r3, r2
    1478:	d03f      	beq.n	14fa <check_protection_reserved_nvm+0x20a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1231
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    147a:	f006 0090 	and.w	r0, r6, #144	; 0x90
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1233
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    147e:	f406 4710 	and.w	r7, r6, #36864	; 0x9000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1230
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
    1482:	f006 0e09 	and.w	lr, r6, #9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1231
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
    1486:	0903      	lsrs	r3, r0, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1232
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
    1488:	f406 6010 	and.w	r0, r6, #2304	; 0x900
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1240
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
    148c:	07f6      	lsls	r6, r6, #31
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1232
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
        {
            protection_user0 = (protection_data & 0x000Fu);
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
    148e:	ea4f 2210 	mov.w	r2, r0, lsr #8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1233
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
    1492:	ea4f 3017 	mov.w	r0, r7, lsr #12
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1240
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
    1496:	d405      	bmi.n	14a4 <check_protection_reserved_nvm+0x1b4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1242
            {
              if(offset < NVM1_BOTTOM_OFFSET)
    1498:	f5b4 2f80 	cmp.w	r4, #262144	; 0x40000
    149c:	d20c      	bcs.n	14b8 <check_protection_reserved_nvm+0x1c8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1244
              {
                 g_do_not_lock_page = ON;
    149e:	4e38      	ldr	r6, [pc, #224]	; (1580 <check_protection_reserved_nvm+0x290>)
    14a0:	2701      	movs	r7, #1
    14a2:	7037      	strb	r7, [r6, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1252

            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
    14a4:	f1be 0f09 	cmp.w	lr, #9
    14a8:	d006      	beq.n	14b8 <check_protection_reserved_nvm+0x1c8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1257
            {
                /* Check the offset is in the range of lower0 protect memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
    14aa:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    14ae:	d203      	bcs.n	14b8 <check_protection_reserved_nvm+0x1c8>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    14b0:	f1be 0f01 	cmp.w	lr, #1
    14b4:	d137      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    14b6:	bbb1      	cbnz	r1, 1526 <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1266
            }
            /* 
             * SAR 70908.
             * Check NVM1 upper1 protected area is Read or Write or 'No R/W' access
             */            
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
    14b8:	2809      	cmp	r0, #9
    14ba:	d008      	beq.n	14ce <check_protection_reserved_nvm+0x1de>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1271
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    14bc:	f5a4 26f6 	sub.w	r6, r4, #503808	; 0x7b000
    14c0:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
    14c4:	d347      	bcc.n	1556 <check_protection_reserved_nvm+0x266>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1272
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
    14c6:	4e35      	ldr	r6, [pc, #212]	; (159c <check_protection_reserved_nvm+0x2ac>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1273
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    14c8:	192f      	adds	r7, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1272
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
    14ca:	42b7      	cmp	r7, r6
    14cc:	d841      	bhi.n	1552 <check_protection_reserved_nvm+0x262>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1283
            }
            /* 
             * SAR 70908.
             * Check NVM1 lower1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
    14ce:	2a09      	cmp	r2, #9
    14d0:	d008      	beq.n	14e4 <check_protection_reserved_nvm+0x1f4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1288
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    14d2:	f5a4 20f8 	sub.w	r0, r4, #507904	; 0x7c000
    14d6:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
    14da:	d343      	bcc.n	1564 <check_protection_reserved_nvm+0x274>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1289
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
    14dc:	4830      	ldr	r0, [pc, #192]	; (15a0 <check_protection_reserved_nvm+0x2b0>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1290
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    14de:	192e      	adds	r6, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1289
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
    14e0:	4286      	cmp	r6, r0
    14e2:	d83d      	bhi.n	1560 <check_protection_reserved_nvm+0x270>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1300
            }
            /* 
             * SAR 70908.
             * Check eNVM0 upper0 protected area(in eNVM1) is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
    14e4:	2b09      	cmp	r3, #9
    14e6:	d008      	beq.n	14fa <check_protection_reserved_nvm+0x20a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1305
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    14e8:	f5a4 22fa 	sub.w	r2, r4, #512000	; 0x7d000
    14ec:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    14f0:	d33f      	bcc.n	1572 <check_protection_reserved_nvm+0x282>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1306
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
    14f2:	4a2c      	ldr	r2, [pc, #176]	; (15a4 <check_protection_reserved_nvm+0x2b4>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1307
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    14f4:	1928      	adds	r0, r5, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1306
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
    14f6:	4290      	cmp	r0, r2
    14f8:	d839      	bhi.n	156e <check_protection_reserved_nvm+0x27e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1326
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > NVM1_TOP_OFFSET)
    14fa:	4425      	add	r5, r4
    14fc:	f5b5 2f00 	cmp.w	r5, #524288	; 0x80000
    1500:	f4bf af35 	bcs.w	136e <check_protection_reserved_nvm+0x7e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1333
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
    1504:	f5a4 23fc 	sub.w	r3, r4, #516096	; 0x7e000
    1508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    150c:	d30b      	bcc.n	1526 <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1333 (discriminator 1)
    150e:	4b26      	ldr	r3, [pc, #152]	; (15a8 <check_protection_reserved_nvm+0x2b8>)
    1510:	429d      	cmp	r5, r3
    1512:	d901      	bls.n	1518 <check_protection_reserved_nvm+0x228>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1334
                    (((offset + length_minus_one) >= NVM1_RSV_OFFSET) &&
    1514:	429c      	cmp	r4, r3
    1516:	d906      	bls.n	1526 <check_protection_reserved_nvm+0x236>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:935
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
    nvm_status_t status = NVM_SUCCESS;
    1518:	2000      	movs	r0, #0
    151a:	bdf0      	pop	{r4, r5, r6, r7, pc}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:995
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    151c:	4294      	cmp	r4, r2
    151e:	f63f af22 	bhi.w	1366 <check_protection_reserved_nvm+0x76>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1522:	2b01      	cmp	r3, #1
    1524:	d001      	beq.n	152a <check_protection_reserved_nvm+0x23a>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1007
        
        /* Check the eNVM memory is protected or not */
        if(PROTECTION_ON == protection_flag)
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
    1526:	2001      	movs	r0, #1
    1528:	bdf0      	pop	{r4, r5, r6, r7, pc}
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    152a:	2900      	cmp	r1, #0
    152c:	f43f af1b 	beq.w	1366 <check_protection_reserved_nvm+0x76>
    1530:	e7f9      	b.n	1526 <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1090
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
    1532:	4294      	cmp	r4, r2
    1534:	f63f af57 	bhi.w	13e6 <check_protection_reserved_nvm+0xf6>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1538:	2b01      	cmp	r3, #1
    153a:	d1f4      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    153c:	2900      	cmp	r1, #0
    153e:	f43f af52 	beq.w	13e6 <check_protection_reserved_nvm+0xf6>
    1542:	e7f0      	b.n	1526 <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1175
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
    1544:	4294      	cmp	r4, r2
    1546:	d881      	bhi.n	144c <check_protection_reserved_nvm+0x15c>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1548:	2b01      	cmp	r3, #1
    154a:	d1ec      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    154c:	2900      	cmp	r1, #0
    154e:	d1ea      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    1550:	e77c      	b.n	144c <check_protection_reserved_nvm+0x15c>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1273
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
    1552:	42b4      	cmp	r4, r6
    1554:	d8bb      	bhi.n	14ce <check_protection_reserved_nvm+0x1de>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1556:	2801      	cmp	r0, #1
    1558:	d1e5      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    155a:	2900      	cmp	r1, #0
    155c:	d0b7      	beq.n	14ce <check_protection_reserved_nvm+0x1de>
    155e:	bdf0      	pop	{r4, r5, r6, r7, pc}
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1290
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
    1560:	4284      	cmp	r4, r0
    1562:	d8bf      	bhi.n	14e4 <check_protection_reserved_nvm+0x1f4>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1564:	2a01      	cmp	r2, #1
    1566:	d1de      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    1568:	2900      	cmp	r1, #0
    156a:	d0bb      	beq.n	14e4 <check_protection_reserved_nvm+0x1f4>
    156c:	e7db      	b.n	1526 <check_protection_reserved_nvm+0x236>
check_protection_reserved_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1307
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
    156e:	4294      	cmp	r4, r2
    1570:	d8c3      	bhi.n	14fa <check_protection_reserved_nvm+0x20a>
protection_check():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1373
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
    1572:	2b01      	cmp	r3, #1
    1574:	d1d7      	bne.n	1526 <check_protection_reserved_nvm+0x236>
    1576:	2900      	cmp	r1, #0
    1578:	d0bf      	beq.n	14fa <check_protection_reserved_nvm+0x20a>
    157a:	e7d4      	b.n	1526 <check_protection_reserved_nvm+0x236>
    157c:	40038000 	.word	0x40038000
    1580:	2000f474 	.word	0x2000f474
    1584:	0001efff 	.word	0x0001efff
    1588:	0001f7ff 	.word	0x0001f7ff
    158c:	0003efff 	.word	0x0003efff
    1590:	0003f7ff 	.word	0x0003f7ff
    1594:	0003cfff 	.word	0x0003cfff
    1598:	0003dfff 	.word	0x0003dfff
    159c:	0007afff 	.word	0x0007afff
    15a0:	0007bfff 	.word	0x0007bfff
    15a4:	0007cfff 	.word	0x0007cfff
    15a8:	0007dfff 	.word	0x0007dfff

000015ac <get_error_code>:
get_error_code():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:320
 */
static nvm_status_t get_error_code(uint32_t nvm_hw_status)
{
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
    15ac:	0342      	lsls	r2, r0, #13
    15ae:	d40a      	bmi.n	15c6 <get_error_code+0x1a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:324
    {
        status = NVM_PROTECTION_ERROR;
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
    15b0:	06c3      	lsls	r3, r0, #27
    15b2:	d40a      	bmi.n	15ca <get_error_code+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:328
    {
        status = NVM_PAGE_LOCK_ERROR;
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
    15b4:	f010 0f0e 	tst.w	r0, #14
    15b8:	d109      	bne.n	15ce <get_error_code+0x22>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:333
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
    }
    else if(nvm_hw_status & MSS_NVM_WRCNT_OVER)
    15ba:	f010 0f20 	tst.w	r0, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:339
    {
        status = NVM_WRITE_THRESHOLD_WARNING;
    }
    else
    {
        status = NVM_SUCCESS;
    15be:	bf14      	ite	ne
    15c0:	2005      	movne	r0, #5
    15c2:	2000      	moveq	r0, #0
    15c4:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:322
{
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
    {
        status = NVM_PROTECTION_ERROR;
    15c6:	2001      	movs	r0, #1
    15c8:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:326
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
    {
        status = NVM_PAGE_LOCK_ERROR;
    15ca:	2003      	movs	r0, #3
    15cc:	4770      	bx	lr
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:331
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
    15ce:	2002      	movs	r0, #2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:343
    {
        status = NVM_SUCCESS;
    }
    
    return status;
}
    15d0:	4770      	bx	lr
	...

000015d4 <get_ctrl_access>:
get_ctrl_access():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:525

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
    15d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:531
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
    15d6:	4f0f      	ldr	r7, [pc, #60]	; (1614 <get_ctrl_access+0x40>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:525

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
    15d8:	4605      	mov	r5, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:531
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
    15da:	42b8      	cmp	r0, r7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:525

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
    15dc:	460e      	mov	r6, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:531
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
    15de:	d811      	bhi.n	1604 <get_ctrl_access+0x30>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:533
    {
        access_req_status = request_nvm_access(NVM_BLOCK_0);
    15e0:	2000      	movs	r0, #0
    15e2:	f7ff fddb 	bl	119c <request_nvm_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:534
        if(NVM_SUCCESS == access_req_status)
    15e6:	4604      	mov	r4, r0
    15e8:	b988      	cbnz	r0, 160e <get_ctrl_access+0x3a>
    15ea:	3e01      	subs	r6, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:537
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
    15ec:	4435      	add	r5, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:538
            if(last_offset >= NVM1_BOTTOM_OFFSET)
    15ee:	42bd      	cmp	r5, r7
    15f0:	d90d      	bls.n	160e <get_ctrl_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:540
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
    15f2:	2001      	movs	r0, #1
    15f4:	f7ff fdd2 	bl	119c <request_nvm_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:541
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
    15f8:	2806      	cmp	r0, #6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:540
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
            if(last_offset >= NVM1_BOTTOM_OFFSET)
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
    15fa:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:541
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
    15fc:	d107      	bne.n	160e <get_ctrl_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:543
                {
                    release_ctrl_access();
    15fe:	f7ff fdf3 	bl	11e8 <release_ctrl_access>
    1602:	e004      	b.n	160e <get_ctrl_access+0x3a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:550
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    1604:	2001      	movs	r0, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:554
    }
    
    return access_req_status;
}
    1606:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:550
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    160a:	f7ff bdc7 	b.w	119c <request_nvm_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:554
    }
    
    return access_req_status;
}
    160e:	4620      	mov	r0, r4
    1610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1612:	bf00      	nop
    1614:	0003ffff 	.word	0x0003ffff

00001618 <NVM_write>:
NVM_write():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    1618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:159
    nvm_status_t lock_status = NVM_SUCCESS;
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
    161c:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 17fc <NVM_write+0x1e4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    1620:	461f      	mov	r7, r3
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:159
    nvm_status_t lock_status = NVM_SUCCESS;
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
    1622:	2500      	movs	r5, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:168
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    1624:	4b6f      	ldr	r3, [pc, #444]	; (17e4 <NVM_write+0x1cc>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:159
    nvm_status_t lock_status = NVM_SUCCESS;
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
    1626:	f88a 5000 	strb.w	r5, [sl]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    162a:	4690      	mov	r8, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:168
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    162c:	68da      	ldr	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    162e:	b087      	sub	sp, #28
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:168
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    1630:	9202      	str	r2, [sp, #8]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:169
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    1632:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    1636:	9101      	str	r1, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:169
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    1638:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    163a:	4a6b      	ldr	r2, [pc, #428]	; (17e8 <NVM_write+0x1d0>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:152
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
    163c:	4683      	mov	fp, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    163e:	4290      	cmp	r0, r2
    1640:	f200 80bc 	bhi.w	17bc <NVM_write+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:173 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
    1644:	f5a0 22ff 	sub.w	r2, r0, #522240	; 0x7f800
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    1648:	4968      	ldr	r1, [pc, #416]	; (17ec <NVM_write+0x1d4>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:173 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
    164a:	f2a2 72ff 	subw	r2, r2, #2047	; 0x7ff
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:172 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    164e:	428a      	cmp	r2, r1
    1650:	f240 80b4 	bls.w	17bc <NVM_write+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:174
        ((start_addr >= NVM_TOP_OFFSET) &&
        (start_addr < NVM_BASE_ADDRESS)) ||
    1654:	9a01      	ldr	r2, [sp, #4]
    1656:	2a00      	cmp	r2, #0
    1658:	f000 80ac 	beq.w	17b4 <NVM_write+0x19c>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:175
        (0u == pidata) ||
    165c:	f1b8 0f00 	cmp.w	r8, #0
    1660:	f000 80aa 	beq.w	17b8 <NVM_write+0x1a0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:176
        (0u == length) ||
    1664:	2f02      	cmp	r7, #2
    1666:	f200 80a9 	bhi.w	17bc <NVM_write+0x1a4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:188

        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
    166a:	f8d3 414c 	ldr.w	r4, [r3, #332]	; 0x14c
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:191
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
    166e:	f64f 0302 	movw	r3, #63490	; 0xf802
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:195
        }

        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;  
    1672:	f3c0 0912 	ubfx	r9, r0, #0, #19
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:189
        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
    1676:	f424 3280 	bic.w	r2, r4, #65536	; 0x10000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:201
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
    167a:	4648      	mov	r0, r9
    167c:	4641      	mov	r1, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:191
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
    167e:	429a      	cmp	r2, r3
    1680:	bf08      	it	eq
    1682:	462f      	moveq	r7, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:201
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
    1684:	f7ff fe34 	bl	12f0 <check_protection_reserved_nvm>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:203

        if(NVM_SUCCESS == status)
    1688:	4606      	mov	r6, r0
    168a:	2800      	cmp	r0, #0
    168c:	f040 8099 	bne.w	17c2 <NVM_write+0x1aa>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:209
        {
            /* 
             * SAR 79545. 
             * If eNVM write or No R/W protected is enabled, then don't lock the page
             */
            if((g_do_not_lock_page == ON)  && (NVM_LOCK_PAGE == lock_page)) 
    1690:	f89a 3000 	ldrb.w	r3, [sl]
    1694:	2b01      	cmp	r3, #1
    1696:	d103      	bne.n	16a0 <NVM_write+0x88>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:209 (discriminator 1)
    1698:	2f01      	cmp	r7, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:211 (discriminator 1)
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
    169a:	bf04      	itt	eq
    169c:	462f      	moveq	r7, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:212 (discriminator 1)
                lock_status = NVM_PAGE_LOCK_WARNING;
    169e:	2604      	moveq	r6, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:215
            }
            
            device_version = device_version & 0xFFFFu;
    16a0:	b2a4      	uxth	r4, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:218
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
    16a2:	f5a4 4378 	sub.w	r3, r4, #63488	; 0xf800
    16a6:	3b06      	subs	r3, #6
    16a8:	2b01      	cmp	r3, #1
    16aa:	d808      	bhi.n	16be <NVM_write+0xa6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:220
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
    16ac:	f5b9 2f80 	cmp.w	r9, #262144	; 0x40000
    16b0:	d209      	bcs.n	16c6 <NVM_write+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:220 (discriminator 1)
    16b2:	eb09 0308 	add.w	r3, r9, r8
    16b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    16ba:	d908      	bls.n	16ce <NVM_write+0xb6>
    16bc:	e003      	b.n	16c6 <NVM_write+0xae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:228
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
                }
            }
            /* Don't lock pages of 060 device */
            else if((0xF808u == device_version) && (NVM_LOCK_PAGE == lock_page)) 
    16be:	f64f 0308 	movw	r3, #63496	; 0xf808
    16c2:	429c      	cmp	r4, r3
    16c4:	d103      	bne.n	16ce <NVM_write+0xb6>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:228 (discriminator 1)
    16c6:	2f01      	cmp	r7, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:224 (discriminator 1)
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
    16c8:	bf04      	itt	eq
    16ca:	2604      	moveq	r6, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:223 (discriminator 1)
            if((0xF807u == device_version) || (0xF806u == device_version))
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
    16cc:	2700      	moveq	r7, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:235
                lock_page = NVM_DO_NOT_LOCK_PAGE;
                lock_status = NVM_PAGE_LOCK_WARNING;
            }
            
            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
    16ce:	4648      	mov	r0, r9
    16d0:	4641      	mov	r1, r8
    16d2:	f7ff ff7f 	bl	15d4 <get_ctrl_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:238

            /* Write eNVM one page at a time. */
            if(NVM_SUCCESS == status)
    16d6:	4604      	mov	r4, r0
    16d8:	2800      	cmp	r0, #0
    16da:	d174      	bne.n	17c6 <NVM_write+0x1ae>
    16dc:	46c1      	mov	r9, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:248
                while(remaining_length > 0u)
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;

                    length_written = write_nvm(start_addr + (length - remaining_length),
    16de:	ebc9 0008 	rsb	r0, r9, r8
    16e2:	eb00 030b 	add.w	r3, r0, fp
write_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:629
    uint32_t offset;
   
    *p_status = 0u;
    
    /* Ignore upper address bits to ignore remapping setting. */    
    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;
    16e6:	f3c3 0512 	ubfx	r5, r3, #0, #19
get_remaining_page_length():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    16ea:	09ea      	lsrs	r2, r5, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:706
    last_page = (offset + length) / BYTES_PER_PAGE;
    16ec:	eb05 0109 	add.w	r1, r5, r9
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    16f0:	3201      	adds	r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:707
    last_page = (offset + length) / BYTES_PER_PAGE;
    if(last_page >= start_page_plus_one)
    16f2:	ebb2 1fd1 	cmp.w	r2, r1, lsr #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:709
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
    16f6:	bf9d      	ittte	ls
    16f8:	f003 037f 	andls.w	r3, r3, #127	; 0x7f
    16fc:	f1c3 0380 	rsbls	r3, r3, #128	; 0x80
    1700:	9300      	strls	r3, [sp, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:707
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    last_page = (offset + length) / BYTES_PER_PAGE;
    if(last_page >= start_page_plus_one)
    1702:	f8cd 9000 	strhi.w	r9, [sp]
write_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1706:	4b3a      	ldr	r3, [pc, #232]	; (17f0 <NVM_write+0x1d8>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:642
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
    1708:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:648
        {
            block = NVM_BLOCK_0;
        }
        else
        {
            block = NVM_BLOCK_1;
    170c:	bf2c      	ite	cs
    170e:	f04f 0c01 	movcs.w	ip, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:644
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
        {
            block = NVM_BLOCK_0;
    1712:	f04f 0c00 	movcc.w	ip, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1716:	f853 a02c 	ldr.w	sl, [r3, ip, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:649
            block = NVM_BLOCK_0;
        }
        else
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
    171a:	bf28      	it	cs
    171c:	f5a5 2580 	subcs.w	r5, r5, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1720:	f8da 3120 	ldr.w	r3, [sl, #288]	; 0x120
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:658
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
        }

        fill_wd_buffer(pidata, length_written, block, offset);
    1724:	4662      	mov	r2, ip
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:652
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1726:	035b      	lsls	r3, r3, #13
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:655
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
    1728:	bf48      	it	mi
    172a:	f8da 3158 	ldrmi.w	r3, [sl, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:658
        }

        fill_wd_buffer(pidata, length_written, block, offset);
    172e:	9900      	ldr	r1, [sp, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:655
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
    1730:	bf44      	itt	mi
    1732:	f043 0302 	orrmi.w	r3, r3, #2
    1736:	f8ca 3158 	strmi.w	r3, [sl, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:658
        }

        fill_wd_buffer(pidata, length_written, block, offset);
    173a:	9b01      	ldr	r3, [sp, #4]
    173c:	f8cd c00c 	str.w	ip, [sp, #12]
    1740:	4418      	add	r0, r3
    1742:	462b      	mov	r3, r5
    1744:	f7ff fd86 	bl	1254 <fill_wd_buffer>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:664

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
    1748:	f025 6300 	bic.w	r3, r5, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:667
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    174c:	f8dd c00c 	ldr.w	ip, [sp, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:664

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
    1750:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    1754:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:661
        }

        fill_wd_buffer(pidata, length_written, block, offset);

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
    1758:	f8ca 7140 	str.w	r7, [sl, #320]	; 0x140
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:667
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    175c:	4660      	mov	r0, ip
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:664

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
    175e:	f8ca 3148 	str.w	r3, [sl, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:667
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    1762:	f7ff fd61 	bl	1228 <wait_nvm_ready>
    1766:	9005      	str	r0, [sp, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:670

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
    1768:	9a05      	ldr	r2, [sp, #20]
    176a:	4b22      	ldr	r3, [pc, #136]	; (17f4 <NVM_write+0x1dc>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:671
        if(errors)
    176c:	f8dd c00c 	ldr.w	ip, [sp, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:670
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
    1770:	4013      	ands	r3, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:671
        if(errors)
    1772:	b95b      	cbnz	r3, 178c <NVM_write+0x174>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:678
            *p_status = ctrl_status;
        }
        else
        {
            /* Perform a verify. */
            g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
    1774:	f025 5580 	bic.w	r5, r5, #268435456	; 0x10000000
    1778:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
    177c:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
    1780:	f8ca 5148 	str.w	r5, [sl, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:680
            /* Wait for NVM to become ready. */
            ctrl_status = wait_nvm_ready(block);
    1784:	4660      	mov	r0, ip
    1786:	f7ff fd4f 	bl	1228 <wait_nvm_ready>
    178a:	9005      	str	r0, [sp, #20]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:682

            *p_status = ctrl_status;
    178c:	9805      	ldr	r0, [sp, #20]
NVM_write():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:255
                                                remaining_length,
                                                lock_page,
                                                &nvm_hw_status);

                    /* Check for errors and warnings. */
                    errors_and_warnings = nvm_hw_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
    178e:	4b1a      	ldr	r3, [pc, #104]	; (17f8 <NVM_write+0x1e0>)
    1790:	4003      	ands	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:256
                    if(errors_and_warnings)
    1792:	b113      	cbz	r3, 179a <NVM_write+0x182>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:264
                        * Ensure that the status returned by the NVM_write()
                        * function is NVM_WRITE_THRESHOLD_WARNING if at least one
                        * of the written eNVM pages indicate a write over
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
    1794:	f7ff ff0a 	bl	15ac <get_error_code>
    1798:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:267
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
    179a:	b124      	cbz	r4, 17a6 <NVM_write+0x18e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:267 (discriminator 1)
    179c:	2c05      	cmp	r4, #5
    179e:	d002      	beq.n	17a6 <NVM_write+0x18e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:286
                    }

                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
    17a0:	f7ff fd22 	bl	11e8 <release_ctrl_access>
    17a4:	e00f      	b.n	17c6 <NVM_write+0x1ae>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:269
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
                    {
                        if(remaining_length > length_written)
    17a6:	9b00      	ldr	r3, [sp, #0]
    17a8:	4599      	cmp	r9, r3
    17aa:	d9f9      	bls.n	17a0 <NVM_write+0x188>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:243
            if(NVM_SUCCESS == status)
            {
                uint32_t remaining_length = length;
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
    17ac:	ebb9 0903 	subs.w	r9, r9, r3
    17b0:	d195      	bne.n	16de <NVM_write+0xc6>
    17b2:	e7f5      	b.n	17a0 <NVM_write+0x188>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:154
    uint32_t length,
    uint32_t lock_page
)
{
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
    17b4:	9e01      	ldr	r6, [sp, #4]
    17b6:	e002      	b.n	17be <NVM_write+0x1a6>
    17b8:	4646      	mov	r6, r8
    17ba:	e000      	b.n	17be <NVM_write+0x1a6>
    17bc:	462e      	mov	r6, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:179
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == pidata) ||
        (0u == length) ||
        (lock_page > PARAM_LOCK_PAGE_FLAG))
    {
        status =  NVM_INVALID_PARAMETER;
    17be:	2407      	movs	r4, #7
    17c0:	e001      	b.n	17c6 <NVM_write+0x1ae>
    17c2:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:154
    uint32_t length,
    uint32_t lock_page
)
{
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
    17c4:	462e      	mov	r6, r5
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:291
                release_ctrl_access();
            }
        }
    }

    g_do_not_lock_page = OFF;
    17c6:	4b0d      	ldr	r3, [pc, #52]	; (17fc <NVM_write+0x1e4>)
    17c8:	2200      	movs	r2, #0
    17ca:	701a      	strb	r2, [r3, #0]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:294

    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
    17cc:	4b05      	ldr	r3, [pc, #20]	; (17e4 <NVM_write+0x1cc>)
    17ce:	9a02      	ldr	r2, [sp, #8]
    17d0:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:296
    
    if((NVM_SUCCESS == status) && (NVM_PAGE_LOCK_WARNING == lock_status))
    17d2:	b914      	cbnz	r4, 17da <NVM_write+0x1c2>
    17d4:	2e04      	cmp	r6, #4
    17d6:	bf08      	it	eq
    17d8:	2404      	moveq	r4, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:301
    {
        status = lock_status;
    }
    return status;
}
    17da:	4620      	mov	r0, r4
    17dc:	b007      	add	sp, #28
    17de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    17e2:	bf00      	nop
    17e4:	40038000 	.word	0x40038000
    17e8:	6007fffe 	.word	0x6007fffe
    17ec:	5ff80000 	.word	0x5ff80000
    17f0:	00001cc0 	.word	0x00001cc0
    17f4:	0004001e 	.word	0x0004001e
    17f8:	0004003e 	.word	0x0004003e
    17fc:	2000f474 	.word	0x2000f474

00001800 <NVM_unlock>:
NVM_unlock():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:354
NVM_unlock
(
    uint32_t start_addr,
    uint32_t length
)
{
    1800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:370
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    1804:	4b3c      	ldr	r3, [pc, #240]	; (18f8 <NVM_unlock+0xf8>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:354
NVM_unlock
(
    uint32_t start_addr,
    uint32_t length
)
{
    1806:	4688      	mov	r8, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:370
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    1808:	68de      	ldr	r6, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:371
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    180a:	f446 52ff 	orr.w	r2, r6, #8160	; 0x1fe0
    180e:	60da      	str	r2, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:374
    
    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    1810:	4b3a      	ldr	r3, [pc, #232]	; (18fc <NVM_unlock+0xfc>)
    1812:	4298      	cmp	r0, r3
    1814:	d869      	bhi.n	18ea <NVM_unlock+0xea>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:375 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
    1816:	f5a0 23ff 	sub.w	r3, r0, #522240	; 0x7f800
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:374 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    
    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    181a:	4a39      	ldr	r2, [pc, #228]	; (1900 <NVM_unlock+0x100>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:375 (discriminator 1)
        ((start_addr >= NVM_TOP_OFFSET) &&
    181c:	f2a3 73ff 	subw	r3, r3, #2047	; 0x7ff
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:374 (discriminator 1)
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
    
    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
    1820:	4293      	cmp	r3, r2
    1822:	d962      	bls.n	18ea <NVM_unlock+0xea>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:376
        ((start_addr >= NVM_TOP_OFFSET) &&
        (start_addr < NVM_BASE_ADDRESS)) ||
    1824:	2900      	cmp	r1, #0
    1826:	d060      	beq.n	18ea <NVM_unlock+0xea>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:384
        status =  NVM_INVALID_PARAMETER;
    }
    else
    {
        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;
    1828:	f3c0 0512 	ubfx	r5, r0, #0, #19
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:387
        
        /* Check nvm offset is in protection or reserved area of eNVM */
        status = check_protection_reserved_nvm(nvm_offset, length);
    182c:	4628      	mov	r0, r5
    182e:	f7ff fd5f 	bl	12f0 <check_protection_reserved_nvm>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:389

        if(NVM_SUCCESS == status)
    1832:	4604      	mov	r4, r0
    1834:	2800      	cmp	r0, #0
    1836:	d159      	bne.n	18ec <NVM_unlock+0xec>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:395
        {
            first_page = nvm_offset / BYTES_PER_PAGE;
            last_page = (nvm_offset + (length - 1u)) / BYTES_PER_PAGE;

            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
    1838:	4628      	mov	r0, r5
    183a:	4641      	mov	r1, r8
    183c:	f7ff feca 	bl	15d4 <get_ctrl_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:398

            /* Unlock eNVM one page at a time. */
            if(NVM_SUCCESS == status)
    1840:	4604      	mov	r4, r0
    1842:	2800      	cmp	r0, #0
    1844:	d152      	bne.n	18ec <NVM_unlock+0xec>
    1846:	f108 38ff 	add.w	r8, r8, #4294967295
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:391
        /* Check nvm offset is in protection or reserved area of eNVM */
        status = check_protection_reserved_nvm(nvm_offset, length);

        if(NVM_SUCCESS == status)
        {
            first_page = nvm_offset / BYTES_PER_PAGE;
    184a:	09ef      	lsrs	r7, r5, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:392
            last_page = (nvm_offset + (length - 1u)) / BYTES_PER_PAGE;
    184c:	4445      	add	r5, r8
    184e:	09ed      	lsrs	r5, r5, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:406 (discriminator 1)
                uint32_t inc;
                uint32_t * p_nvm32;
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
    1850:	42af      	cmp	r7, r5
    1852:	d902      	bls.n	185a <NVM_unlock+0x5a>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:453
                        status = get_error_code(ctrl_status);
                    }
                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
    1854:	f7ff fcc8 	bl	11e8 <release_ctrl_access>
    1858:	e048      	b.n	18ec <NVM_unlock+0xec>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:406 (discriminator 2)
                uint32_t inc;
                uint32_t * p_nvm32;
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
    185a:	2c00      	cmp	r4, #0
    185c:	d142      	bne.n	18e4 <NVM_unlock+0xe4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:412
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
                    ++current_page)
                {
                    uint32_t ctrl_status;

                    if(current_page >= PAGES_PER_BLOCK)
    185e:	f5b7 6f00 	cmp.w	r7, #2048	; 0x800
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1862:	4b28      	ldr	r3, [pc, #160]	; (1904 <NVM_unlock+0x104>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:412
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
                    ++current_page)
                {
                    uint32_t ctrl_status;

                    if(current_page >= PAGES_PER_BLOCK)
    1864:	bf34      	ite	cc
    1866:	2000      	movcc	r0, #0
    1868:	2001      	movcs	r0, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    186a:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432
                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
    186e:	4926      	ldr	r1, [pc, #152]	; (1908 <NVM_unlock+0x108>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1870:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432
                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
    1874:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:421
                    else
                    {
                        block = NVM_BLOCK_0;
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
    1878:	035b      	lsls	r3, r3, #13
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:424
                    {
                        /* Clear the access denied flag */
                        g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
    187a:	bf48      	it	mi
    187c:	f8d2 3158 	ldrmi.w	r3, [r2, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:430
                    }

                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
    1880:	f04f 0100 	mov.w	r1, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:424
                    }

                    if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
                    {
                        /* Clear the access denied flag */
                        g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
    1884:	bf44      	itt	mi
    1886:	f043 0302 	orrmi.w	r3, r3, #2
    188a:	f8c2 3158 	strmi.w	r3, [r2, #344]	; 0x158
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:427
                    }

                    current_offset = (current_page << 0x7u);
    188e:	01fb      	lsls	r3, r7, #7
    1890:	f103 4ec0 	add.w	lr, r3, #1610612736	; 0x60000000
    1894:	f1ae 0e04 	sub.w	lr, lr, #4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432 (discriminator 3)
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
    1898:	f101 0820 	add.w	r8, r1, #32
    189c:	f85e 9f04 	ldr.w	r9, [lr, #4]!
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:430 (discriminator 3)
                    }

                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
    18a0:	3101      	adds	r1, #1
    18a2:	2920      	cmp	r1, #32
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:432 (discriminator 3)
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
    18a4:	f84c 9028 	str.w	r9, [ip, r8, lsl #2]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:430 (discriminator 3)
                    }

                    current_offset = (current_page << 0x7u);
                    p_nvm32 = (uint32_t *)(NVM_BASE_ADDRESS + current_offset);
                     
                    for(inc = 0u; inc < WD_WORD_SIZE; ++inc)
    18a8:	d1f6      	bne.n	1898 <NVM_unlock+0x98>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:435
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
                    }
                    
                    g_nvm[block]->PAGE_LOCK = NVM_DO_NOT_LOCK_PAGE;
    18aa:	2100      	movs	r1, #0
    18ac:	f8c2 1140 	str.w	r1, [r2, #320]	; 0x140
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:436
                    g_nvm[block]->CMD = USER_UNLOCK | (current_offset & PAGE_ADDR_MASK);
    18b0:	f023 5198 	bic.w	r1, r3, #318767104	; 0x13000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:439

                    /* Issue program command */
                    g_nvm[block]->CMD = PROG_ADS | (current_offset & PAGE_ADDR_MASK);
    18b4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:436
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
                    }
                    
                    g_nvm[block]->PAGE_LOCK = NVM_DO_NOT_LOCK_PAGE;
                    g_nvm[block]->CMD = USER_UNLOCK | (current_offset & PAGE_ADDR_MASK);
    18b8:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:439

                    /* Issue program command */
                    g_nvm[block]->CMD = PROG_ADS | (current_offset & PAGE_ADDR_MASK);
    18bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    18c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:436
                    {
                        g_nvm32[block]->WD[inc] = p_nvm32[inc];
                    }
                    
                    g_nvm[block]->PAGE_LOCK = NVM_DO_NOT_LOCK_PAGE;
                    g_nvm[block]->CMD = USER_UNLOCK | (current_offset & PAGE_ADDR_MASK);
    18c4:	f041 5198 	orr.w	r1, r1, #318767104	; 0x13000000
    18c8:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:439

                    /* Issue program command */
                    g_nvm[block]->CMD = PROG_ADS | (current_offset & PAGE_ADDR_MASK);
    18cc:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:442

                    /* Wait for NVM to become ready. */
                    ctrl_status = wait_nvm_ready(block);
    18d0:	f7ff fcaa 	bl	1228 <wait_nvm_ready>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:445

                    /* Check for errors and warnings. */
                    errors_and_warnings = ctrl_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
    18d4:	4b0d      	ldr	r3, [pc, #52]	; (190c <NVM_unlock+0x10c>)
    18d6:	4003      	ands	r3, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:446
                    if(errors_and_warnings)
    18d8:	b113      	cbz	r3, 18e0 <NVM_unlock+0xe0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:448
                    {
                        status = get_error_code(ctrl_status);
    18da:	f7ff fe67 	bl	15ac <get_error_code>
    18de:	4604      	mov	r4, r0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:408
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
                    ++current_page)
    18e0:	3701      	adds	r7, #1
    18e2:	e7b5      	b.n	1850 <NVM_unlock+0x50>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:407
                uint32_t * p_nvm32;
                uint32_t errors_and_warnings;


                for(current_page = first_page; (current_page <= last_page) &&
                    ((NVM_SUCCESS == status) ||(NVM_WRITE_THRESHOLD_WARNING == status));
    18e4:	2c05      	cmp	r4, #5
    18e6:	d0ba      	beq.n	185e <NVM_unlock+0x5e>
    18e8:	e7b4      	b.n	1854 <NVM_unlock+0x54>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:379
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
        ((start_addr >= NVM_TOP_OFFSET) &&
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == length))
    {
        status =  NVM_INVALID_PARAMETER;
    18ea:	2407      	movs	r4, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:458
                release_ctrl_access();
            }
        }
    }
    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
    18ec:	4b02      	ldr	r3, [pc, #8]	; (18f8 <NVM_unlock+0xf8>)
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:461
    
    return status;
}
    18ee:	4620      	mov	r0, r4
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:458
                release_ctrl_access();
            }
        }
    }
    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
    18f0:	60de      	str	r6, [r3, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:461
    
    return status;
}
    18f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    18f6:	bf00      	nop
    18f8:	40038000 	.word	0x40038000
    18fc:	6007fffe 	.word	0x6007fffe
    1900:	5ff80000 	.word	0x5ff80000
    1904:	00001cc0 	.word	0x00001cc0
    1908:	00001cc8 	.word	0x00001cc8
    190c:	0004003e 	.word	0x0004003e

00001910 <MSS_NVM_read>:
MSS_NVM_read():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1394
(
    uint8_t * addr,
    uint8_t * podata,
    uint32_t  len
)
{
    1910:	b510      	push	{r4, lr}
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1395
    nvm_status_t status = NVM_SUCCESS;
    1912:	2300      	movs	r3, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1401
    uint8_t * nvmaddr = 0u;


        /* add read offset to read the data */
        nvmaddr = ( (uint8_t *) ( NVM_BASE_ADDRESS  + addr ) );
        while( ( len > 0) && ( NVM_SUCCESS == status ) )
    1914:	b17a      	cbz	r2, 1936 <MSS_NVM_read+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1401 (discriminator 1)
    1916:	b973      	cbnz	r3, 1936 <MSS_NVM_read+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1403
        {
            len--;
    1918:	1e54      	subs	r4, r2, #1
    191a:	f102 42c0 	add.w	r2, r2, #1610612736	; 0x60000000
    191e:	3a01      	subs	r2, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1404
            podata[len] = nvmaddr[len];
    1920:	5c82      	ldrb	r2, [r0, r2]
    1922:	550a      	strb	r2, [r1, r4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1405
                if( (g_nvm[NVM_BLOCK_0]->STATUS & MSS_NVM_ECC2 ) )
    1924:	4a05      	ldr	r2, [pc, #20]	; (193c <MSS_NVM_read+0x2c>)
    1926:	f8d2 2120 	ldr.w	r2, [r2, #288]	; 0x120
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1406
                    status = NVM_INVALID_PARAMETER;
    192a:	f412 7f80 	tst.w	r2, #256	; 0x100
    192e:	bf18      	it	ne
    1930:	2307      	movne	r3, #7
    1932:	4622      	mov	r2, r4
    1934:	e7ee      	b.n	1914 <MSS_NVM_read+0x4>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1409
        }
    return status;
}
    1936:	4618      	mov	r0, r3
    1938:	bd10      	pop	{r4, pc}
    193a:	bf00      	nop
    193c:	60080000 	.word	0x60080000

00001940 <NVM_verify>:
NVM_verify():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1475
(
    uint32_t addr,
    const uint8_t * pidata,
    uint32_t  length
)
{
    1940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1944:	4681      	mov	r9, r0
    1946:	b085      	sub	sp, #20
    1948:	468a      	mov	sl, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1483

       /* Ignore upper address bits to ignore remapping setting. */
    nvm_offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;  /* Ignore remapping. */

    /* Gain exclusive access to eNVM controller */
    status = get_ctrl_access(nvm_offset, length);
    194a:	f3c0 0012 	ubfx	r0, r0, #0, #19
    194e:	4611      	mov	r1, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1475
(
    uint32_t addr,
    const uint8_t * pidata,
    uint32_t  length
)
{
    1950:	4690      	mov	r8, r2
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1483

       /* Ignore upper address bits to ignore remapping setting. */
    nvm_offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;  /* Ignore remapping. */

    /* Gain exclusive access to eNVM controller */
    status = get_ctrl_access(nvm_offset, length);
    1952:	f7ff fe3f 	bl	15d4 <get_ctrl_access>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1486

    /* Verify eNVM one page at a time. */
    if(NVM_SUCCESS == status)
    1956:	4607      	mov	r7, r0
    1958:	2800      	cmp	r0, #0
    195a:	d145      	bne.n	19e8 <NVM_verify+0xa8>
    195c:	4646      	mov	r6, r8
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1490
    {
        uint32_t remaining_length = length;

        while((remaining_length > 0u) && (NVM_SUCCESS == status))
    195e:	b916      	cbnz	r6, 1966 <NVM_verify+0x26>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1515
                remaining_length = 0u;
            }
        }

        /* Release eNVM controllers so that other masters can gain access to it. */
        release_ctrl_access();
    1960:	f7ff fc42 	bl	11e8 <release_ctrl_access>
    1964:	e040      	b.n	19e8 <NVM_verify+0xa8>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1490 (discriminator 1)
    /* Verify eNVM one page at a time. */
    if(NVM_SUCCESS == status)
    {
        uint32_t remaining_length = length;

        while((remaining_length > 0u) && (NVM_SUCCESS == status))
    1966:	2f00      	cmp	r7, #0
    1968:	d1fa      	bne.n	1960 <NVM_verify+0x20>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1495
        {
            uint32_t length_verified;
            uint32_t nvm_hw_status;

            length_verified = verify_nvm(addr + (length - remaining_length),
    196a:	ebc6 0008 	rsb	r0, r6, r8
    196e:	eb00 0509 	add.w	r5, r0, r9
verify_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1426
    uint32_t length_verified;
    uint32_t offset;

    *p_status = 0u;

    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;  /* Ignore remapping. */
    1972:	f3c5 0412 	ubfx	r4, r5, #0, #19
get_remaining_page_length():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    1976:	09e3      	lsrs	r3, r4, #7
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:706
    last_page = (offset + length) / BYTES_PER_PAGE;
    1978:	19a2      	adds	r2, r4, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:705
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
    197a:	3301      	adds	r3, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:707
    last_page = (offset + length) / BYTES_PER_PAGE;
    if(last_page >= start_page_plus_one)
    197c:	ebb3 1fd2 	cmp.w	r3, r2, lsr #7
    1980:	bf8e      	itee	hi
    1982:	4635      	movhi	r5, r6
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:709
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
    1984:	f005 057f 	andls.w	r5, r5, #127	; 0x7f
    1988:	f1c5 0580 	rsbls	r5, r5, #128	; 0x80
verify_nvm():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1439
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;

        if(offset < NVM1_BOTTOM_OFFSET)
    198c:	f5b4 2f80 	cmp.w	r4, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1445
        {
            block = NVM_BLOCK_0;
        }
        else
        {
            block = NVM_BLOCK_1;
    1990:	bf2a      	itet	cs
    1992:	f04f 0b01 	movcs.w	fp, #1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1441
        volatile uint32_t ctrl_status;
        uint32_t errors;

        if(offset < NVM1_BOTTOM_OFFSET)
        {
            block = NVM_BLOCK_0;
    1996:	f04f 0b00 	movcc.w	fp, #0
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1446
        }
        else
        {
            block = NVM_BLOCK_1;
            offset = offset - NVM1_BOTTOM_OFFSET;
    199a:	f5a4 2480 	subcs.w	r4, r4, #262144	; 0x40000
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1449
        }

        fill_wd_buffer(pidata, length_verified, block, offset);
    199e:	4629      	mov	r1, r5
    19a0:	4623      	mov	r3, r4
    19a2:	4450      	add	r0, sl
    19a4:	465a      	mov	r2, fp
    19a6:	f7ff fc55 	bl	1254 <fill_wd_buffer>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1452

        /* Perform a verify. */
        g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
    19aa:	4b11      	ldr	r3, [pc, #68]	; (19f0 <NVM_verify+0xb0>)
    19ac:	f024 5480 	bic.w	r4, r4, #268435456	; 0x10000000
    19b0:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
    19b4:	f024 047f 	bic.w	r4, r4, #127	; 0x7f
    19b8:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
    19bc:	f8c2 4148 	str.w	r4, [r2, #328]	; 0x148
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1454
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    19c0:	4658      	mov	r0, fp
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1452
        }

        fill_wd_buffer(pidata, length_verified, block, offset);

        /* Perform a verify. */
        g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
    19c2:	9201      	str	r2, [sp, #4]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1454
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
    19c4:	f7ff fc30 	bl	1228 <wait_nvm_ready>
    19c8:	9003      	str	r0, [sp, #12]
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1457

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
    19ca:	9903      	ldr	r1, [sp, #12]
    19cc:	4b09      	ldr	r3, [pc, #36]	; (19f4 <NVM_verify+0xb4>)
    19ce:	400b      	ands	r3, r1
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1458
        if(errors)
    19d0:	b133      	cbz	r3, 19e0 <NVM_verify+0xa0>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1462
          {
            /* Signal that an error occured by returning 0 a a number of bytes written. */
            length_verified = 0u;
            *p_status = g_nvm[block]->STATUS;
    19d2:	9a01      	ldr	r2, [sp, #4]
    19d4:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
NVM_verify():
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1502
                                       remaining_length,
                                       &nvm_hw_status);

            if(0u == length_verified)
            {
                status = get_error_code(nvm_hw_status);
    19d8:	f7ff fde8 	bl	15ac <get_error_code>
    19dc:	4607      	mov	r7, r0
    19de:	e7be      	b.n	195e <NVM_verify+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1504
            }
            else if(remaining_length > length_verified)
    19e0:	42ae      	cmp	r6, r5
    19e2:	d9bd      	bls.n	1960 <NVM_verify+0x20>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1506
            {
                remaining_length -= length_verified;
    19e4:	1b76      	subs	r6, r6, r5
    19e6:	e7ba      	b.n	195e <NVM_verify+0x1e>
D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\Debug/../src/drivers/mss_nvm/mss_nvm.c:1519
        /* Release eNVM controllers so that other masters can gain access to it. */
        release_ctrl_access();
    }

    return status;
}
    19e8:	4638      	mov	r0, r7
    19ea:	b005      	add	sp, #20
    19ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    19f0:	00001cc0 	.word	0x00001cc0
    19f4:	0004001e 	.word	0x0004001e

000019f8 <__libc_init_array>:
__libc_init_array():
    19f8:	b570      	push	{r4, r5, r6, lr}
    19fa:	4e0f      	ldr	r6, [pc, #60]	; (1a38 <__libc_init_array+0x40>)
    19fc:	4d0f      	ldr	r5, [pc, #60]	; (1a3c <__libc_init_array+0x44>)
    19fe:	1b76      	subs	r6, r6, r5
    1a00:	10b6      	asrs	r6, r6, #2
    1a02:	bf18      	it	ne
    1a04:	2400      	movne	r4, #0
    1a06:	d005      	beq.n	1a14 <__libc_init_array+0x1c>
    1a08:	3401      	adds	r4, #1
    1a0a:	f855 3b04 	ldr.w	r3, [r5], #4
    1a0e:	4798      	blx	r3
    1a10:	42a6      	cmp	r6, r4
    1a12:	d1f9      	bne.n	1a08 <__libc_init_array+0x10>
    1a14:	4e0a      	ldr	r6, [pc, #40]	; (1a40 <__libc_init_array+0x48>)
    1a16:	4d0b      	ldr	r5, [pc, #44]	; (1a44 <__libc_init_array+0x4c>)
    1a18:	f000 f962 	bl	1ce0 <_init>
    1a1c:	1b76      	subs	r6, r6, r5
    1a1e:	10b6      	asrs	r6, r6, #2
    1a20:	bf18      	it	ne
    1a22:	2400      	movne	r4, #0
    1a24:	d006      	beq.n	1a34 <__libc_init_array+0x3c>
    1a26:	3401      	adds	r4, #1
    1a28:	f855 3b04 	ldr.w	r3, [r5], #4
    1a2c:	4798      	blx	r3
    1a2e:	42a6      	cmp	r6, r4
    1a30:	d1f9      	bne.n	1a26 <__libc_init_array+0x2e>
    1a32:	bd70      	pop	{r4, r5, r6, pc}
    1a34:	bd70      	pop	{r4, r5, r6, pc}
    1a36:	bf00      	nop
    1a38:	00001cf8 	.word	0x00001cf8
    1a3c:	00001cf8 	.word	0x00001cf8
    1a40:	00001d00 	.word	0x00001d00
    1a44:	00001cf8 	.word	0x00001cf8

00001a48 <memcpy>:
memcpy():
    1a48:	4684      	mov	ip, r0
    1a4a:	ea41 0300 	orr.w	r3, r1, r0
    1a4e:	f013 0303 	ands.w	r3, r3, #3
    1a52:	d149      	bne.n	1ae8 <memcpy+0xa0>
    1a54:	3a40      	subs	r2, #64	; 0x40
    1a56:	d323      	bcc.n	1aa0 <memcpy+0x58>
    1a58:	680b      	ldr	r3, [r1, #0]
    1a5a:	6003      	str	r3, [r0, #0]
    1a5c:	684b      	ldr	r3, [r1, #4]
    1a5e:	6043      	str	r3, [r0, #4]
    1a60:	688b      	ldr	r3, [r1, #8]
    1a62:	6083      	str	r3, [r0, #8]
    1a64:	68cb      	ldr	r3, [r1, #12]
    1a66:	60c3      	str	r3, [r0, #12]
    1a68:	690b      	ldr	r3, [r1, #16]
    1a6a:	6103      	str	r3, [r0, #16]
    1a6c:	694b      	ldr	r3, [r1, #20]
    1a6e:	6143      	str	r3, [r0, #20]
    1a70:	698b      	ldr	r3, [r1, #24]
    1a72:	6183      	str	r3, [r0, #24]
    1a74:	69cb      	ldr	r3, [r1, #28]
    1a76:	61c3      	str	r3, [r0, #28]
    1a78:	6a0b      	ldr	r3, [r1, #32]
    1a7a:	6203      	str	r3, [r0, #32]
    1a7c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    1a7e:	6243      	str	r3, [r0, #36]	; 0x24
    1a80:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    1a82:	6283      	str	r3, [r0, #40]	; 0x28
    1a84:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    1a86:	62c3      	str	r3, [r0, #44]	; 0x2c
    1a88:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    1a8a:	6303      	str	r3, [r0, #48]	; 0x30
    1a8c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    1a8e:	6343      	str	r3, [r0, #52]	; 0x34
    1a90:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    1a92:	6383      	str	r3, [r0, #56]	; 0x38
    1a94:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    1a96:	63c3      	str	r3, [r0, #60]	; 0x3c
    1a98:	3040      	adds	r0, #64	; 0x40
    1a9a:	3140      	adds	r1, #64	; 0x40
    1a9c:	3a40      	subs	r2, #64	; 0x40
    1a9e:	d2db      	bcs.n	1a58 <memcpy+0x10>
    1aa0:	3230      	adds	r2, #48	; 0x30
    1aa2:	d30b      	bcc.n	1abc <memcpy+0x74>
    1aa4:	680b      	ldr	r3, [r1, #0]
    1aa6:	6003      	str	r3, [r0, #0]
    1aa8:	684b      	ldr	r3, [r1, #4]
    1aaa:	6043      	str	r3, [r0, #4]
    1aac:	688b      	ldr	r3, [r1, #8]
    1aae:	6083      	str	r3, [r0, #8]
    1ab0:	68cb      	ldr	r3, [r1, #12]
    1ab2:	60c3      	str	r3, [r0, #12]
    1ab4:	3010      	adds	r0, #16
    1ab6:	3110      	adds	r1, #16
    1ab8:	3a10      	subs	r2, #16
    1aba:	d2f3      	bcs.n	1aa4 <memcpy+0x5c>
    1abc:	320c      	adds	r2, #12
    1abe:	d305      	bcc.n	1acc <memcpy+0x84>
    1ac0:	f851 3b04 	ldr.w	r3, [r1], #4
    1ac4:	f840 3b04 	str.w	r3, [r0], #4
    1ac8:	3a04      	subs	r2, #4
    1aca:	d2f9      	bcs.n	1ac0 <memcpy+0x78>
    1acc:	3204      	adds	r2, #4
    1ace:	d008      	beq.n	1ae2 <memcpy+0x9a>
    1ad0:	07d2      	lsls	r2, r2, #31
    1ad2:	bf1c      	itt	ne
    1ad4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    1ad8:	f800 3b01 	strbne.w	r3, [r0], #1
    1adc:	d301      	bcc.n	1ae2 <memcpy+0x9a>
    1ade:	880b      	ldrh	r3, [r1, #0]
    1ae0:	8003      	strh	r3, [r0, #0]
    1ae2:	4660      	mov	r0, ip
    1ae4:	4770      	bx	lr
    1ae6:	bf00      	nop
    1ae8:	2a08      	cmp	r2, #8
    1aea:	d313      	bcc.n	1b14 <memcpy+0xcc>
    1aec:	078b      	lsls	r3, r1, #30
    1aee:	d0b1      	beq.n	1a54 <memcpy+0xc>
    1af0:	f010 0303 	ands.w	r3, r0, #3
    1af4:	d0ae      	beq.n	1a54 <memcpy+0xc>
    1af6:	f1c3 0304 	rsb	r3, r3, #4
    1afa:	1ad2      	subs	r2, r2, r3
    1afc:	07db      	lsls	r3, r3, #31
    1afe:	bf1c      	itt	ne
    1b00:	f811 3b01 	ldrbne.w	r3, [r1], #1
    1b04:	f800 3b01 	strbne.w	r3, [r0], #1
    1b08:	d3a4      	bcc.n	1a54 <memcpy+0xc>
    1b0a:	f831 3b02 	ldrh.w	r3, [r1], #2
    1b0e:	f820 3b02 	strh.w	r3, [r0], #2
    1b12:	e79f      	b.n	1a54 <memcpy+0xc>
    1b14:	3a04      	subs	r2, #4
    1b16:	d3d9      	bcc.n	1acc <memcpy+0x84>
    1b18:	3a01      	subs	r2, #1
    1b1a:	f811 3b01 	ldrb.w	r3, [r1], #1
    1b1e:	f800 3b01 	strb.w	r3, [r0], #1
    1b22:	d2f9      	bcs.n	1b18 <memcpy+0xd0>
    1b24:	780b      	ldrb	r3, [r1, #0]
    1b26:	7003      	strb	r3, [r0, #0]
    1b28:	784b      	ldrb	r3, [r1, #1]
    1b2a:	7043      	strb	r3, [r0, #1]
    1b2c:	788b      	ldrb	r3, [r1, #2]
    1b2e:	7083      	strb	r3, [r0, #2]
    1b30:	4660      	mov	r0, ip
    1b32:	4770      	bx	lr

00001b34 <memset>:
memset():
    1b34:	b470      	push	{r4, r5, r6}
    1b36:	0784      	lsls	r4, r0, #30
    1b38:	d046      	beq.n	1bc8 <memset+0x94>
    1b3a:	1e54      	subs	r4, r2, #1
    1b3c:	2a00      	cmp	r2, #0
    1b3e:	d041      	beq.n	1bc4 <memset+0x90>
    1b40:	b2cd      	uxtb	r5, r1
    1b42:	4603      	mov	r3, r0
    1b44:	e002      	b.n	1b4c <memset+0x18>
    1b46:	1e62      	subs	r2, r4, #1
    1b48:	b3e4      	cbz	r4, 1bc4 <memset+0x90>
    1b4a:	4614      	mov	r4, r2
    1b4c:	f803 5b01 	strb.w	r5, [r3], #1
    1b50:	079a      	lsls	r2, r3, #30
    1b52:	d1f8      	bne.n	1b46 <memset+0x12>
    1b54:	2c03      	cmp	r4, #3
    1b56:	d92e      	bls.n	1bb6 <memset+0x82>
    1b58:	b2cd      	uxtb	r5, r1
    1b5a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    1b5e:	2c0f      	cmp	r4, #15
    1b60:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    1b64:	d919      	bls.n	1b9a <memset+0x66>
    1b66:	4626      	mov	r6, r4
    1b68:	f103 0210 	add.w	r2, r3, #16
    1b6c:	3e10      	subs	r6, #16
    1b6e:	2e0f      	cmp	r6, #15
    1b70:	f842 5c10 	str.w	r5, [r2, #-16]
    1b74:	f842 5c0c 	str.w	r5, [r2, #-12]
    1b78:	f842 5c08 	str.w	r5, [r2, #-8]
    1b7c:	f842 5c04 	str.w	r5, [r2, #-4]
    1b80:	f102 0210 	add.w	r2, r2, #16
    1b84:	d8f2      	bhi.n	1b6c <memset+0x38>
    1b86:	f1a4 0210 	sub.w	r2, r4, #16
    1b8a:	f022 020f 	bic.w	r2, r2, #15
    1b8e:	f004 040f 	and.w	r4, r4, #15
    1b92:	3210      	adds	r2, #16
    1b94:	2c03      	cmp	r4, #3
    1b96:	4413      	add	r3, r2
    1b98:	d90d      	bls.n	1bb6 <memset+0x82>
    1b9a:	461e      	mov	r6, r3
    1b9c:	4622      	mov	r2, r4
    1b9e:	3a04      	subs	r2, #4
    1ba0:	2a03      	cmp	r2, #3
    1ba2:	f846 5b04 	str.w	r5, [r6], #4
    1ba6:	d8fa      	bhi.n	1b9e <memset+0x6a>
    1ba8:	1f22      	subs	r2, r4, #4
    1baa:	f022 0203 	bic.w	r2, r2, #3
    1bae:	3204      	adds	r2, #4
    1bb0:	4413      	add	r3, r2
    1bb2:	f004 0403 	and.w	r4, r4, #3
    1bb6:	b12c      	cbz	r4, 1bc4 <memset+0x90>
    1bb8:	b2c9      	uxtb	r1, r1
    1bba:	441c      	add	r4, r3
    1bbc:	f803 1b01 	strb.w	r1, [r3], #1
    1bc0:	42a3      	cmp	r3, r4
    1bc2:	d1fb      	bne.n	1bbc <memset+0x88>
    1bc4:	bc70      	pop	{r4, r5, r6}
    1bc6:	4770      	bx	lr
    1bc8:	4614      	mov	r4, r2
    1bca:	4603      	mov	r3, r0
    1bcc:	e7c2      	b.n	1b54 <memset+0x20>
    1bce:	bf00      	nop

00001bd0 <register_fini>:
register_fini():
    1bd0:	4b02      	ldr	r3, [pc, #8]	; (1bdc <register_fini+0xc>)
    1bd2:	b113      	cbz	r3, 1bda <register_fini+0xa>
    1bd4:	4802      	ldr	r0, [pc, #8]	; (1be0 <register_fini+0x10>)
    1bd6:	f000 b805 	b.w	1be4 <atexit>
    1bda:	4770      	bx	lr
    1bdc:	00000000 	.word	0x00000000
    1be0:	00001bf1 	.word	0x00001bf1

00001be4 <atexit>:
atexit():
    1be4:	4601      	mov	r1, r0
    1be6:	2000      	movs	r0, #0
    1be8:	4602      	mov	r2, r0
    1bea:	4603      	mov	r3, r0
    1bec:	f000 b816 	b.w	1c1c <__register_exitproc>

00001bf0 <__libc_fini_array>:
__libc_fini_array():
    1bf0:	b538      	push	{r3, r4, r5, lr}
    1bf2:	4b08      	ldr	r3, [pc, #32]	; (1c14 <__libc_fini_array+0x24>)
    1bf4:	4d08      	ldr	r5, [pc, #32]	; (1c18 <__libc_fini_array+0x28>)
    1bf6:	1aed      	subs	r5, r5, r3
    1bf8:	10ac      	asrs	r4, r5, #2
    1bfa:	bf18      	it	ne
    1bfc:	18ed      	addne	r5, r5, r3
    1bfe:	d005      	beq.n	1c0c <__libc_fini_array+0x1c>
    1c00:	3c01      	subs	r4, #1
    1c02:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    1c06:	4798      	blx	r3
    1c08:	2c00      	cmp	r4, #0
    1c0a:	d1f9      	bne.n	1c00 <__libc_fini_array+0x10>
    1c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1c10:	f000 b86c 	b.w	1cec <_fini>
    1c14:	00001d00 	.word	0x00001d00
    1c18:	00001d04 	.word	0x00001d04

00001c1c <__register_exitproc>:
__register_exitproc():
    1c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1c20:	4c25      	ldr	r4, [pc, #148]	; (1cb8 <__register_exitproc+0x9c>)
    1c22:	4606      	mov	r6, r0
    1c24:	6825      	ldr	r5, [r4, #0]
    1c26:	4688      	mov	r8, r1
    1c28:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    1c2c:	4692      	mov	sl, r2
    1c2e:	4699      	mov	r9, r3
    1c30:	b3c4      	cbz	r4, 1ca4 <__register_exitproc+0x88>
    1c32:	6860      	ldr	r0, [r4, #4]
    1c34:	281f      	cmp	r0, #31
    1c36:	dc17      	bgt.n	1c68 <__register_exitproc+0x4c>
    1c38:	1c41      	adds	r1, r0, #1
    1c3a:	b176      	cbz	r6, 1c5a <__register_exitproc+0x3e>
    1c3c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    1c40:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
    1c44:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
    1c48:	2201      	movs	r2, #1
    1c4a:	4082      	lsls	r2, r0
    1c4c:	4315      	orrs	r5, r2
    1c4e:	2e02      	cmp	r6, #2
    1c50:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
    1c54:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
    1c58:	d01e      	beq.n	1c98 <__register_exitproc+0x7c>
    1c5a:	1c83      	adds	r3, r0, #2
    1c5c:	6061      	str	r1, [r4, #4]
    1c5e:	2000      	movs	r0, #0
    1c60:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
    1c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1c68:	4b14      	ldr	r3, [pc, #80]	; (1cbc <__register_exitproc+0xa0>)
    1c6a:	b303      	cbz	r3, 1cae <__register_exitproc+0x92>
    1c6c:	f44f 70c8 	mov.w	r0, #400	; 0x190
    1c70:	f3af 8000 	nop.w
    1c74:	4604      	mov	r4, r0
    1c76:	b1d0      	cbz	r0, 1cae <__register_exitproc+0x92>
    1c78:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    1c7c:	2700      	movs	r7, #0
    1c7e:	e884 0088 	stmia.w	r4, {r3, r7}
    1c82:	4638      	mov	r0, r7
    1c84:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    1c88:	2101      	movs	r1, #1
    1c8a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    1c8e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    1c92:	2e00      	cmp	r6, #0
    1c94:	d0e1      	beq.n	1c5a <__register_exitproc+0x3e>
    1c96:	e7d1      	b.n	1c3c <__register_exitproc+0x20>
    1c98:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
    1c9c:	431a      	orrs	r2, r3
    1c9e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    1ca2:	e7da      	b.n	1c5a <__register_exitproc+0x3e>
    1ca4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    1ca8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    1cac:	e7c1      	b.n	1c32 <__register_exitproc+0x16>
    1cae:	f04f 30ff 	mov.w	r0, #4294967295
    1cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1cb6:	bf00      	nop
    1cb8:	00001cdc 	.word	0x00001cdc
    1cbc:	00000000 	.word	0x00000000

00001cc0 <g_nvm>:
$d():
    1cc0:	60080000 600c0000                       ...`...`

00001cc8 <g_nvm32>:
    1cc8:	60080000 600c0000 01000100 03030202     ...`...`........
    1cd8:	00000043                                C...

00001cdc <_global_impure_ptr>:
    1cdc:	2000f020                                 .. 

00001ce0 <_init>:
$t():
    1ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ce2:	bf00      	nop
    1ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1ce6:	bc08      	pop	{r3}
    1ce8:	469e      	mov	lr, r3
    1cea:	4770      	bx	lr

00001cec <_fini>:
    1cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cee:	bf00      	nop
    1cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1cf2:	bc08      	pop	{r3}
    1cf4:	469e      	mov	lr, r3
    1cf6:	4770      	bx	lr

00001cf8 <__init_array_start>:
$d():
    1cf8:	00001bd1 	.word	0x00001bd1

00001cfc <__frame_dummy_init_array_entry>:
    1cfc:	00000455                                U...

00001d00 <__do_global_dtors_aux_fini_array_entry>:
    1d00:	00000431                                1...

00001d04 <__fini_array_end>:
	...
