{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730977030279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730977030286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 16:27:10 2024 " "Processing started: Thu Nov 07 16:27:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730977030286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977030286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977030286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730977031276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730977031276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter " "Found entity 1: Video_System_avalon_st_adapter" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Video_System_avalon_st_adapter_channel_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0 " "Found entity 1: Video_System_mm_interconnect_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039894 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977039990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977039990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040077 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040077 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040077 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_008_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040159 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_008 " "Found entity 2: Video_System_mm_interconnect_0_router_008" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_005_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040164 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_005 " "Found entity 2: Video_System_mm_interconnect_0_router_005" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_004_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040167 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_004 " "Found entity 2: Video_System_mm_interconnect_0_router_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040188 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_003 " "Found entity 2: Video_System_mm_interconnect_0_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040206 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_002 " "Found entity 2: Video_System_mm_interconnect_0_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730977040207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040207 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router " "Found entity 2: Video_System_mm_interconnect_0_router" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_video_pll_0 " "Found entity 1: Video_System_video_pll_0" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040335 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730977040352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Scaler " "Found entity 1: Video_System_Video_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_RGB_Resampler " "Found entity 1: Video_System_Video_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_In_Decoder " "Found entity 1: Video_System_Video_In_Decoder" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040429 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730977040436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_DMA " "Found entity 1: Video_System_Video_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Clipper " "Found entity 1: Video_System_Video_Clipper" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_color_space_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_color_space_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Color_Space_Converter " "Found entity 1: Video_System_Color_Space_Converter" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Chroma_Resampler " "Found entity 1: Video_System_Chroma_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU " "Found entity 1: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_register_bank_a_module " "Found entity 1: Video_System_CPU_cpu_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_cpu_register_bank_b_module " "Found entity 2: Video_System_CPU_cpu_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_cpu_nios2_oci_debug " "Found entity 3: Video_System_CPU_cpu_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_cpu_nios2_oci_break " "Found entity 4: Video_System_CPU_cpu_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_cpu_nios2_oci_xbrk " "Found entity 5: Video_System_CPU_cpu_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_cpu_nios2_oci_dbrk " "Found entity 6: Video_System_CPU_cpu_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_cpu_nios2_oci_itrace " "Found entity 7: Video_System_CPU_cpu_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_cpu_nios2_oci_td_mode " "Found entity 8: Video_System_CPU_cpu_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_cpu_nios2_oci_dtrace " "Found entity 9: Video_System_CPU_cpu_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_cpu_nios2_oci_fifo " "Found entity 13: Video_System_CPU_cpu_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_cpu_nios2_oci_pib " "Found entity 14: Video_System_CPU_cpu_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_cpu_nios2_oci_im " "Found entity 15: Video_System_CPU_cpu_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_cpu_nios2_performance_monitors " "Found entity 16: Video_System_CPU_cpu_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_cpu_nios2_avalon_reg " "Found entity 17: Video_System_CPU_cpu_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_cpu_ociram_sp_ram_module " "Found entity 18: Video_System_CPU_cpu_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_cpu_nios2_ocimem " "Found entity 19: Video_System_CPU_cpu_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_cpu_nios2_oci " "Found entity 20: Video_System_CPU_cpu_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU_cpu " "Found entity 21: Video_System_CPU_cpu" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_debug_slave_sysclk " "Found entity 1: Video_System_CPU_cpu_debug_slave_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_sysclk.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_debug_slave_tck " "Found entity 1: Video_System_CPU_cpu_debug_slave_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_tck.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_debug_slave_wrapper " "Found entity 1: Video_System_CPU_cpu_debug_slave_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_test_bench " "Found entity 1: Video_System_CPU_cpu_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_test_bench.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040736 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977040738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_AV_Config " "Found entity 1: Video_System_AV_Config" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977040840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977040840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "example_4_video_in.v 1 1 " "Using design file example_4_video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Found entity 1: Example_4_Video_In" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977041023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730977041023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730977041026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System\"" {  } { { "example_4_video_in.v" "Video_System" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_AV_Config Video_System:Video_System\|Video_System_AV_Config:av_config " "Elaborating entity \"Video_System_AV_Config\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "AV_Config_Auto_Init" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977041106 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Serial_Bus_Controller" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977041150 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977041173 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Video_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu " "Elaborating entity \"Video_System_CPU_cpu\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "cpu" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_test_bench:the_Video_System_CPU_cpu_test_bench " "Elaborating entity \"Video_System_CPU_cpu_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_test_bench:the_Video_System_CPU_cpu_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_test_bench" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_register_bank_a_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a " "Elaborating entity \"Video_System_CPU_cpu_register_bank_a_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_register_bank_a" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_altsyncram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041380 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977041380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977041430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977041430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_register_bank_b_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_b_module:Video_System_CPU_cpu_register_bank_b " "Elaborating entity \"Video_System_CPU_cpu_register_bank_b_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_b_module:Video_System_CPU_cpu_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_register_bank_b" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_debug Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_debug\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_debug" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_altera_std_synchronizer" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041530 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977041530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_break Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_break:the_Video_System_CPU_cpu_nios2_oci_break " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_break\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_break:the_Video_System_CPU_cpu_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_break" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_xbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_xbrk:the_Video_System_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_xbrk:the_Video_System_CPU_cpu_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_xbrk" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_dbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dbrk:the_Video_System_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dbrk:the_Video_System_CPU_cpu_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_dbrk" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_itrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_itrace:the_Video_System_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_itrace:the_Video_System_CPU_cpu_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_itrace" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_dtrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_dtrace" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_td_mode Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace\|Video_System_CPU_cpu_nios2_oci_td_mode:Video_System_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace\|Video_System_CPU_cpu_nios2_oci_td_mode:Video_System_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_fifo Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_pib Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_pib:the_Video_System_CPU_cpu_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_pib\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_pib:the_Video_System_CPU_cpu_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_pib" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_im Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_im:the_Video_System_CPU_cpu_nios2_oci_im " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_im\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_im:the_Video_System_CPU_cpu_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_im" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_avalon_reg Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_avalon_reg:the_Video_System_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_cpu_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_avalon_reg:the_Video_System_CPU_cpu_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_avalon_reg" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_ocimem Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem " "Elaborating entity \"Video_System_CPU_cpu_nios2_ocimem\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_ocimem" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_ociram_sp_ram_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_ociram_sp_ram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_altsyncram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041774 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977041774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977041834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977041834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_debug_slave_wrapper Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"Video_System_CPU_cpu_debug_slave_wrapper\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_debug_slave_wrapper" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_debug_slave_tck Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_tck:the_Video_System_CPU_cpu_debug_slave_tck " "Elaborating entity \"Video_System_CPU_cpu_debug_slave_tck\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_tck:the_Video_System_CPU_cpu_debug_slave_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "the_Video_System_CPU_cpu_debug_slave_tck" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_debug_slave_sysclk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_sysclk:the_Video_System_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"Video_System_CPU_cpu_debug_slave_sysclk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_sysclk:the_Video_System_CPU_cpu_debug_slave_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "the_Video_System_CPU_cpu_debug_slave_sysclk" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "Video_System_CPU_cpu_debug_slave_phy" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977041937 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977041937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977041947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Chroma_Resampler Video_System:Video_System\|Video_System_Chroma_Resampler:chroma_resampler " "Elaborating entity \"Video_System_Chroma_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Chroma_Resampler:chroma_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "chroma_resampler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Color_Space_Converter Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter " "Elaborating entity \"Video_System_Color_Space_Converter\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\"" {  } { { "Video_System/synthesis/Video_System.v" "color_space_converter" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "YCrCb_to_RGB" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977042706 ""}  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977042706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_duq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_duq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_duq " "Found entity 1: mult_duq" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977042752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977042752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_duq Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated " "Elaborating entity \"mult_duq\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977042777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043074 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977043074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "E:/camera_working/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "E:/camera_working/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "E:/camera_working/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "E:/camera_working/verilog/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "E:/camera_working/verilog/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/camera_working/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory " "Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_Onchip_Memory.hex " "Parameter \"init_file\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043522 ""}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977043522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgh1 " "Found entity 1: altsyncram_qgh1" {  } { { "db/altsyncram_qgh1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_qgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgh1 Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated " "Elaborating entity \"altsyncram_qgh1\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(237) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(237): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977043702 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(238) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(238): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977043702 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(243) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(243): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977043702 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(244) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(244): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977043702 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(324) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(324): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977043704 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(338) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(338): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977043704 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977043940 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977043940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977043995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977043995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "E:/camera_working/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977043995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "E:/camera_working/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/camera_working/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730977044279 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(206) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044298 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(218) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044298 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(229) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044298 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977044492 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977044492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "E:/camera_working/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977044876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977044876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044885 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044885 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Video_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044913 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044913 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Clipper Video_System:Video_System\|Video_System_Video_Clipper:video_clipper " "Elaborating entity \"Video_System_Video_Clipper\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\"" {  } { { "Video_System/synthesis/Video_System.v" "video_clipper" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Drop" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044936 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044936 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Add" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044956 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044956 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_DMA Video_System:Video_System\|Video_System_Video_DMA:video_dma " "Elaborating entity \"Video_System_Video_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Video_DMA.v(172) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044966 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Video_DMA.v(175) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044966 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "DMA_Control_Slave" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044977 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977044977 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "From_Stream_to_Memory" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977044999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_In_Decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder " "Elaborating entity \"Video_System_Video_In_Decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\"" {  } { { "Video_System/synthesis/Video_System.v" "video_in_decoder" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "ITU_R_656_Decoder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045312 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977045312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_37l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_37l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_37l1 " "Found entity 1: dcfifo_37l1" {  } { { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_37l1 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated " "Elaborating entity \"dcfifo_37l1\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r421 " "Found entity 1: altsyncram_r421" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r421 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram " "Elaborating entity \"altsyncram_r421\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\"" {  } { { "db/dcfifo_37l1.tdf" "fifo_ram" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_37l1.tdf" "rs_dgwp" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "E:/camera_working/verilog/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_37l1.tdf" "ws_dgrp" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "E:/camera_working/verilog/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_37l1.tdf" "rdempty_eq_comp" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_RGB_Resampler Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler " "Elaborating entity \"Video_System_Video_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_rgb_resampler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Video_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Video_System_Video_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730977045578 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Video_System_Video_RGB_Resampler.v(142) " "Verilog HDL assignment warning at Video_System_Video_RGB_Resampler.v(142): truncated value with size 2 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977045578 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Scaler Video_System:Video_System\|Video_System_Video_Scaler:video_scaler " "Elaborating entity \"Video_System_Video_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_scaler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "Shrink_Frame" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977045597 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977045597 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_video_pll_0 Video_System:Video_System\|Video_System_video_pll_0:video_pll_0 " "Elaborating entity \"Video_System_video_pll_0\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\"" {  } { { "Video_System/synthesis/Video_System.v" "video_pll_0" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "video_pll" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730977045664 ""}  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730977045664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977045701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977045701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "reset_from_locked" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Video_System_mm_interconnect_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977045729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "video_dma_avalon_dma_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_avalon_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "video_dma_avalon_dma_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rsp_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rdata_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent_rsp_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router " "Elaborating entity \"Video_System_mm_interconnect_0_router\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Video_System_mm_interconnect_0_router_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_002" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Video_System_mm_interconnect_0_router_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_003" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Video_System_mm_interconnect_0_router_004\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_004" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_005 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Video_System_mm_interconnect_0_router_005\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_005" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_005_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\|Video_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\|Video_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_008 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Video_System_mm_interconnect_0_router_008\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_008" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_008_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\|Video_System_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\|Video_System_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_burst_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_003" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_004 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_004" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_003" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730977046761 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730977046761 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730977046761 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Video_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Video_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_avalon_st_adapter Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Video_System_avalon_st_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "avalon_st_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_avalon_st_adapter_channel_adapter_0 Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Video_System_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" "channel_adapter_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Video_System_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730977046841 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Video_System_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at Video_System_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730977046841 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977046871 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1730977047937 "|Example_4_Video_In|Video_System:Video_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Video_System:Video_System\|pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"Video_System:Video_System\|pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730977048018 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730977048018 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730977048467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.07.16:27:31 Progress: Loading sld01619db6/alt_sld_fab_wrapper_hw.tcl " "2024.11.07.16:27:31 Progress: Loading sld01619db6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977051899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977054674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977054816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977058197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977058273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977058384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977058496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977058525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977058525 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730977059263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld01619db6/alt_sld_fab.v" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977059512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977059643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977059663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977059724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977059825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730977059909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977059909 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[17\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 550 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1730977061174 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 390 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_4|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 390 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_4|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 366 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_3|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 366 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_3|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 342 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_2|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 342 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_2|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 318 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_1|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 318 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_1|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_0|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061174 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_0|mult_duq:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1730977061174 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1730977061174 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 40 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 70 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 100 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 130 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[4\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 160 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[5\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 190 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[6\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 220 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[7\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 250 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[8\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 280 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[9\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 310 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[10\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 340 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[11\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 370 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 400 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 430 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[14\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 460 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[15\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 490 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[16\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 520 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 968 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_ftb1.tdf" 548 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_p4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 303 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977061184 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1730977061184 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1730977061184 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730977064662 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2878 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3896 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3500 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730977064815 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730977064815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730977066265 "|Example_4_Video_In|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730977066265 "|Example_4_Video_In|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730977066265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977066530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "499 " "499 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730977069103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/camera_working/verilog/Example_4_Video_In.map.smsg " "Generated suppressed messages file E:/camera_working/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977069738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730977072841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730977072841 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 35 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 442 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1730977073219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730977073464 "|Example_4_Video_In|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730977073464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3576 " "Implemented 3576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730977073464 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730977073464 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730977073464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3286 " "Implemented 3286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730977073464 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730977073464 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730977073464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730977073464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730977073584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 16:27:53 2024 " "Processing ended: Thu Nov 07 16:27:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730977073584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730977073584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730977073584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730977073584 ""}
