#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023769087e40 .scope module, "register_tb" "register_tb" 2 3;
 .timescale -9 -12;
v00000237690f7000_0 .var "clk", 0 0;
v00000237690f7640_0 .net "data_out1", 31 0, L_000002376909dcb0;  1 drivers
v00000237690f76e0_0 .net "data_out2", 31 0, L_000002376909e1f0;  1 drivers
v00000237690f7780_0 .var "data_wb", 31 0;
v00000237690f6ba0_0 .var "reg_address1", 4 0;
v00000237690f6880_0 .var "reg_address2", 4 0;
v00000237690f6920_0 .var "reg_write_address", 4 0;
v00000237690f70a0_0 .var "regwrite", 0 0;
v00000237690f6c40_0 .var "reset", 0 0;
E_0000023769089370 .event posedge, v00000237690f6b00_0;
S_0000023769087fd0 .scope task, "display_regs" "display_regs" 2 28, 2 28 0, S_0000023769087e40;
 .timescale -9 -12;
v0000023769046930_0 .var "addr1", 4 0;
v000002376908ced0_0 .var "addr2", 4 0;
TD_register_tb.display_regs ;
    %vpi_call 2 31 "$display", "Read Reg[%0d] = 0x%08x | Reg[%0d] = 0x%08x", v0000023769046930_0, v00000237690f7640_0, v000002376908ced0_0, v00000237690f76e0_0 {0 0 0};
    %end;
S_000002376908aa40 .scope module, "uut" "register" 2 12, 3 1 0, S_0000023769087e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "reg_address1";
    .port_info 3 /INPUT 5 "reg_address2";
    .port_info 4 /INPUT 5 "reg_write_address";
    .port_info 5 /INPUT 32 "data_wb";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /OUTPUT 32 "data_out1";
    .port_info 8 /OUTPUT 32 "data_out2";
L_000002376909dcb0 .functor BUFZ 32, L_00000237690f6ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002376909e1f0 .functor BUFZ 32, L_0000023769093ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002376908ad10 .array "REGISTER", 0 31, 31 0;
v0000023769098380_0 .net *"_ivl_0", 31 0, L_00000237690f6ce0;  1 drivers
v00000237690f6a60_0 .net *"_ivl_10", 6 0, L_0000023769093c10;  1 drivers
L_00000237690f7890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237690f7320_0 .net *"_ivl_13", 1 0, L_00000237690f7890;  1 drivers
v00000237690f6d80_0 .net *"_ivl_2", 6 0, L_00000237690f6ec0;  1 drivers
L_00000237690f7848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237690f7140_0 .net *"_ivl_5", 1 0, L_00000237690f7848;  1 drivers
v00000237690f7460_0 .net *"_ivl_8", 31 0, L_0000023769093ad0;  1 drivers
v00000237690f6b00_0 .net "clk", 0 0, v00000237690f7000_0;  1 drivers
v00000237690f73c0_0 .net "data_out1", 31 0, L_000002376909dcb0;  alias, 1 drivers
v00000237690f7280_0 .net "data_out2", 31 0, L_000002376909e1f0;  alias, 1 drivers
v00000237690f71e0_0 .net "data_wb", 31 0, v00000237690f7780_0;  1 drivers
v00000237690f7500_0 .net "reg_address1", 4 0, v00000237690f6ba0_0;  1 drivers
v00000237690f6e20_0 .net "reg_address2", 4 0, v00000237690f6880_0;  1 drivers
v00000237690f69c0_0 .net "reg_write_address", 4 0, v00000237690f6920_0;  1 drivers
v00000237690f6f60_0 .net "regwrite", 0 0, v00000237690f70a0_0;  1 drivers
v00000237690f75a0_0 .net "reset", 0 0, v00000237690f6c40_0;  1 drivers
E_00000237690889b0/0 .event negedge, v00000237690f75a0_0;
E_00000237690889b0/1 .event posedge, v00000237690f6b00_0;
E_00000237690889b0 .event/or E_00000237690889b0/0, E_00000237690889b0/1;
L_00000237690f6ce0 .array/port v000002376908ad10, L_00000237690f6ec0;
L_00000237690f6ec0 .concat [ 5 2 0 0], v00000237690f6ba0_0, L_00000237690f7848;
L_0000023769093ad0 .array/port v000002376908ad10, L_0000023769093c10;
L_0000023769093c10 .concat [ 5 2 0 0], v00000237690f6880_0, L_00000237690f7890;
S_00000237690981f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 16, 3 16 0, S_000002376908aa40;
 .timescale 0 0;
v000002376908ac70_0 .var/i "i", 31 0;
    .scope S_000002376908aa40;
T_1 ;
    %wait E_00000237690889b0;
    %load/vec4 v00000237690f75a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_00000237690981f0;
    %jmp t_0;
    .scope S_00000237690981f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002376908ac70_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002376908ac70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002376908ac70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002376908ad10, 0, 4;
    %load/vec4 v000002376908ac70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002376908ac70_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000002376908aa40;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000237690f6f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000237690f69c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v00000237690f71e0_0;
    %load/vec4 v00000237690f69c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002376908ad10, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002376908ad10, 0, 4;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023769087e40;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000237690f7000_0;
    %inv;
    %store/vec4 v00000237690f7000_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023769087e40;
T_3 ;
    %vpi_call 2 37 "$display", "Starting Register Testbench...\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237690f7780_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6920_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6ba0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6880_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237690f6c40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f6c40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237690f6c40_0, 0, 1;
    %wait E_0000023769089370;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000237690f6920_0, 0, 5;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v00000237690f7780_0, 0, 32;
    %wait E_0000023769089370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %wait E_0000023769089370;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000237690f6920_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000237690f7780_0, 0, 32;
    %wait E_0000023769089370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000237690f6ba0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000237690f6880_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 73 "$display", "Test read written registers:" {0 0 0};
    %load/vec4 v00000237690f6ba0_0;
    %store/vec4 v0000023769046930_0, 0, 5;
    %load/vec4 v00000237690f6880_0;
    %store/vec4 v000002376908ced0_0, 0, 5;
    %fork TD_register_tb.display_regs, S_0000023769087fd0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6ba0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6880_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 80 "$display", "Test read register $zero (reg[0]):" {0 0 0};
    %load/vec4 v00000237690f6ba0_0;
    %store/vec4 v0000023769046930_0, 0, 5;
    %load/vec4 v00000237690f6880_0;
    %store/vec4 v000002376908ced0_0, 0, 5;
    %fork TD_register_tb.display_regs, S_0000023769087fd0;
    %join;
    %wait E_0000023769089370;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6920_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000237690f7780_0, 0, 32;
    %wait E_0000023769089370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237690f70a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6ba0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000237690f6880_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 95 "$display", "Test write to register $zero (should remain 0):" {0 0 0};
    %load/vec4 v00000237690f6ba0_0;
    %store/vec4 v0000023769046930_0, 0, 5;
    %load/vec4 v00000237690f6880_0;
    %store/vec4 v000002376908ced0_0, 0, 5;
    %fork TD_register_tb.display_regs, S_0000023769087fd0;
    %join;
    %vpi_call 2 98 "$display", "\012Finished Register Testbench." {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../../../../Verification/datapath/reg_tb.v";
    "register.v";
