library ieee;
use ieee.std_logic_1164.all;

entity Controlo is
    port(
        CLOCK_50 : in std_logic;
        SW : in std_logic_vector(1 downto 0);
        HEX0, HEX1, HEX2, HEX3 : out std_logic_vector(6 downto 0)
    );
end Controlo;

architecture Strutural of Controlo is
    signal s_pulse : std_logic := '0';
    signal s_minutos0, s_minutos1, s_horas0, s_horas1 : std_logic_vector(3 downto 0);

begin 

    pulse_generator_inst: entity work.Pulse_Generator
      port map (
        acel  => SW(1 downto 0),
        clk   => CLOCK_50,
        pulse => s_pulse
      );

    relogio_inst: entity work.Relogio
      port map (
        clk      => CLOCK_50,
        en       => s_pulse,
        minutos0 => s_minutos0,
        minutos1 => s_minutos1,
        horas0   => s_horas0,
        horas1   => s_horas1
      );


    Bin7Seg_inst: entity work.Bin7SegDecoder
      port map (
        bin => s_minutos0,
        seg => HEX0
      );

end Strutural;

