# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_covCorePart2_double_15_2_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_covCoreWrapper_double_15_80_1_2_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dadd_64ns_64ns_64_6_no_dsp_0.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dadd_64ns_64ns_64_8_full_dsp_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dadddsub_64ns_64ns_64_8_full_dsp_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dcmp_64ns_64ns_1_2_no_dsp_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_ddiv_64ns_64ns_64_31_no_dsp_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dmul_64ns_64ns_64_8_max_dsp_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dsqrt_64ns_64ns_64_30_no_dsp_0.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dsub_64ns_64ns_64_6_no_dsp_0.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_fifo_w32_d2_S.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_fifo_w64_d32_A.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_flow_control_loop_pipe_sequential_init.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_funcDataflow_double_16_1_16_8.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_gesvdj_2D_double_16_1_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_hls_deadlock_detection_unit.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_dataA_2D_RAM_T2P_URAM_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_dSortedBuf_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_eigVals_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_eigVecs_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_iSortedBuf_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_NSort_shift_buf_Loop12.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_125_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_238_2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_implement_Pipeline_VITIS_LOOP_244_4.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_jacobi_rotation_2x2_double_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_mac_muladd_8s_5ns_5ns_8_4_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_mac_muladd_8s_8s_8ns_8_4_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_mul_8s_5ns_8_1_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_mul_32ns_32ns_64_2_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_mul_32ns_34ns_65_2_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_pca_m_pcVals_0_RAM_AUTO_0R0W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_pca_m_pcVals_1_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_pca_m_pcVecs_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_sitodp_32ns_64_5_no_dsp_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_sparsemux_7_2_8_1_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_sparsemux_7_2_64_1_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_sparsemux_17_3_64_1_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_standarisedData_RAM_AUTO_1R1W.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_start_for_covCorePart2_double_15_2_16_U0.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_unrollCol_double_16_1_16_10.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_unrollRow_double_16_1_16_9.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut_urem_32ns_3ns_2_36_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/verilog/dut.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dadd_64ns_64ns_64_6_no_dsp_0_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dmul_64ns_64ns_64_8_max_dsp_1_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_dsub_64ns_64ns_64_6_no_dsp_0_ip.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/2294/hdl/ip/dut_sitodp_32ns_64_5_no_dsp_1_ip.v" \
"../../../../project.ip_user_files/bd/bd_0/ip/bd_0_hls_inst_0/sim/bd_0_hls_inst_0.v" \
"../../../../project.ip_user_files/bd/bd_0/sim/bd_0.v" \
"../../../../project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
