<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">freertos_risc_v_chip_specific_extensions.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FreeRTOS Kernel &lt;DEVELOPMENT BRANCH&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * SPDX-License-Identifier: MIT</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * https://www.FreeRTOS.org</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * https://github.com/FreeRTOS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * The FreeRTOS kernel&#39;s RISC-V port is split between the the code that is</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * common across all currently supported RISC-V chips (implementations of the</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * RISC-V ISA), and code that tailors the port to a specific RISC-V chip:</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * + FreeRTOS\Source\portable\GCC\RISC-V-RV32\portASM.S contains the code that</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *   is common to all currently supported RISC-V chips.  There is only one</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *   portASM.S file because the same file is built for all RISC-V target chips.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * + Header files called freertos_risc_v_chip_specific_extensions.h contain the</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *   code that tailors the FreeRTOS kernel&#39;s RISC-V port to a specific RISC-V</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *   chip.  There are multiple freertos_risc_v_chip_specific_extensions.h files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *   as there are multiple RISC-V chip implementations.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * !!!NOTE!!!</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * TAKE CARE TO INCLUDE THE CORRECT freertos_risc_v_chip_specific_extensions.h</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * HEADER FILE FOR THE CHIP IN USE.  This is done using the assembler&#39;s (not the</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * compiler&#39;s!) include path.  For example, if the chip in use includes a core</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * local interrupter (CLINT) and does not include any chip specific register</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * extensions then add the path below to the assembler&#39;s include path:</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * FreeRTOS\Source\portable\GCC\RISC-V-RV32\chip_specific_extensions\RV32I_CLINT_no_extensions</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * This freertos_risc_v_chip_specific_extensions.h is for use with Pulpino Ri5cy</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * devices, developed and tested using the Vega board RV32M1RM.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __FREERTOS_RISC_V_EXTENSIONS_H__</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __FREERTOS_RISC_V_EXTENSIONS_H__</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8cece78107fce74b824d801a23758568">   61</a></span>&#160;<span class="preprocessor">#define portasmHAS_MTIME                  0</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Constants to define the additional registers found on the Pulpino RI5KY. */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">   64</a></span>&#160;<span class="preprocessor">#define lpstart0                          0x7b0</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">   65</a></span>&#160;<span class="preprocessor">#define lpend0                            0x7b1</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">   66</a></span>&#160;<span class="preprocessor">#define lpcount0                          0x7b2</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">   67</a></span>&#160;<span class="preprocessor">#define lpstart1                          0x7b4</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">   68</a></span>&#160;<span class="preprocessor">#define lpend1                            0x7b5</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">   69</a></span>&#160;<span class="preprocessor">#define lpcount1                          0x7b6</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Six additional registers to save and restore, as per the #defines above. */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">   72</a></span>&#160;<span class="preprocessor">#define portasmADDITIONAL_CONTEXT_SIZE    6 </span><span class="comment">/* Must be even number on 32-bit cores. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Save additional registers found on the Pulpino. */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;.macro portasmSAVE_ADDITIONAL_REGISTERS</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">   76</a></span>&#160;addi <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a>, -( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a> ) <span class="comment">/* Make room for the additional registers. */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">   77</a></span>&#160;csrr <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>                                                <span class="comment">/* Load additional registers into accessible temporary registers. */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">   78</a></span>&#160;csrr <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">   79</a></span>&#160;csrr <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">   80</a></span>&#160;csrr <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">   81</a></span>&#160;csrr <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">   82</a></span>&#160;csrr <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">t5</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">   83</a></span>&#160;sw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a>, 1 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;sw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a>, 2 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;sw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a>, 3 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;sw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a>, 4 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;sw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a>, 5 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;sw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">t5</a>, 6 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;   .endm</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Restore the additional registers found on the Pulpino. */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;   .macro portasmRESTORE_ADDITIONAL_REGISTERS</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<a class="code" href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a> <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a>, 1 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> ) <span class="comment">/* Load additional registers into accessible temporary registers. */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<a class="code" href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a> <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a>, 2 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<a class="code" href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a> <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a>, 3 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<a class="code" href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a> <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a>, 4 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<a class="code" href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a> <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a>, 5 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<a class="code" href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a> <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">t5</a>, 6 * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a>( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a> )</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;csrw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">  100</a></span>&#160;csrw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">  101</a></span>&#160;csrw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">  102</a></span>&#160;csrw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">  103</a></span>&#160;csrw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">  104</a></span>&#160;csrw <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">t5</a></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;addi <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a>, <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a>, ( <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> * <a class="code" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a> ) <span class="comment">/* Remove space added for additional registers. */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   .<a class="code" href="ARM__CA5__No__GIC_2portASM_8h.html#aaec09ef8da6454489ef6003fd8a9e2a1">endm</a></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;#endif <span class="comment">/* __FREERTOS_RISC_V_EXTENSIONS_H__ */</span></div>
<div class="ttc" id="aARM__CA5__No__GIC_2portASM_8h_html_aaec09ef8da6454489ef6003fd8a9e2a1"><div class="ttname"><a href="ARM__CA5__No__GIC_2portASM_8h.html#aaec09ef8da6454489ef6003fd8a9e2a1">endm</a></div><div class="ttdeci">Save the stack pointer in the TCB LDR STR endm</div><div class="ttdef"><b>Definition:</b> <a href="ARM__CA5__No__GIC_2portASM_8h_source.html#l00070">portASM.h:72</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a13aba58a4ba469b22e6c96173008cce8"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a13aba58a4ba469b22e6c96173008cce8">t3</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr t3</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00080">freertos_risc_v_chip_specific_extensions.h:80</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a2308463bd36e47b9e0bfb702392f8d13"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2308463bd36e47b9e0bfb702392f8d13">t5</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr lpend1 csrr t5</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00082">freertos_risc_v_chip_specific_extensions.h:82</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a2653952d17f4530f5c5ce750bbca1905"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2653952d17f4530f5c5ce750bbca1905">portWORD_SIZE</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr lpend1 csrr lpcount1 sw * portWORD_SIZE(sp) sw t1</div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a2d14ee35cd552c730fe5c5864082226e"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a2d14ee35cd552c730fe5c5864082226e">t2</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr t2</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00079">freertos_risc_v_chip_specific_extensions.h:79</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a41b22fc6ecbacfe77be96505ed7bb8d6"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a></div><div class="ttdeci">#define portasmADDITIONAL_CONTEXT_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00072">freertos_risc_v_chip_specific_extensions.h:72</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a50b8029109ee00fac343444fcbbc5869"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a></div><div class="ttdeci">#define lpcount1</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00069">freertos_risc_v_chip_specific_extensions.h:69</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a78954c18cde9882760485d3420c872db"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a78954c18cde9882760485d3420c872db">sp</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi sp</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00076">freertos_risc_v_chip_specific_extensions.h:76</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a8f98a26688b9c260b4bad7bff808d2fb"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a8f98a26688b9c260b4bad7bff808d2fb">t1</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr t1</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00078">freertos_risc_v_chip_specific_extensions.h:78</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a96e11c57269fbc8069e0641ca417212b"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a></div><div class="ttdeci">#define lpend0</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00065">freertos_risc_v_chip_specific_extensions.h:65</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_a9afba459d3e301336a97efdd8fa2a886"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a></div><div class="ttdeci">#define lpend1</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00068">freertos_risc_v_chip_specific_extensions.h:68</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_aa007274da0f58aa628b6ac0d0803fd15"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a></div><div class="ttdeci">#define lpcount0</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00066">freertos_risc_v_chip_specific_extensions.h:66</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_aa79ba50bf9e86aaff8aea2fc498d513c"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aa79ba50bf9e86aaff8aea2fc498d513c">t4</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr t4</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00081">freertos_risc_v_chip_specific_extensions.h:81</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_aad41d103016ebc35ee8f647189529c06"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a></div><div class="ttdeci">#define lpstart1</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00067">freertos_risc_v_chip_specific_extensions.h:67</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_aca86d2a4cd93ebad389e2c767566c1aa"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a></div><div class="ttdeci">#define lpstart0</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00064">freertos_risc_v_chip_specific_extensions.h:64</a></div></div>
<div class="ttc" id="aGCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_html_ae498df5bf6f1a461a5434c073031e229"><div class="ttname"><a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html#ae498df5bf6f1a461a5434c073031e229">t0</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr t0</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="aMPLAB_2PIC32MX_2ISR__Support_8h_html_a88ad5655d38e986a4d15dea28f7ce57e"><div class="ttname"><a href="MPLAB_2PIC32MX_2ISR__Support_8h.html#a88ad5655d38e986a4d15dea28f7ce57e">lw</a></div><div class="ttdeci">macro portSAVE_CONTEXT mfc0 _CP0_CAUSE addiu portCONTEXT_SIZE mfc0 _CP0_STATUS sw sp sw sp sw ins ins add sp la uxInterruptNesting lw k0 bne nop la xISRStackTop lw sw k0 mfc0 _CP0_EPC mtc0 _CP0_STATUS sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 sw s5 mfhi s6 sw s5 mflo s6 sw s5 la uxInterruptNesting lw s6 addiu bne nop la uxSavedTaskStackPointer sw uxInterruptNesting lw s6 addiu bne nop la uxSavedTaskStackPointer lw s5 mtlo s6 lw s5 mthi s6 lw</div><div class="ttdef"><b>Definition:</b> <a href="MPLAB_2PIC32MX_2ISR__Support_8h_source.html#l00143">ISR_Support.h:143</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_b1a49f5cc1bc63f2d752e59595f3e0e8.html">GCC</a></li><li class="navelem"><a class="el" href="dir_9895c4d4d1a2cd27c23eabd68998edb6.html">RISC-V</a></li><li class="navelem"><a class="el" href="dir_563d8198d16a3479ebf3c34340d51212.html">chip_specific_extensions</a></li><li class="navelem"><a class="el" href="dir_3a1d3182509e0459cefeb7f12b5e0d76.html">Pulpino_Vega_RV32M1RM</a></li><li class="navelem"><a class="el" href="GCC_2RISC-V_2chip__specific__extensions_2Pulpino__Vega__RV32M1RM_2freertos__risc__v__chip__specific__extensions_8h.html">freertos_risc_v_chip_specific_extensions.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
