================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                       | Instructions | Description                                                                            |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                            | 1,472        | After all functions are compiled and linked into a single design                       |
|               |                            |              |                                                                                        |
| Unroll/Inline |                            |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                 |   223        | user unroll pragmas are applied                                                        |
|               | (2) simplification         |   207        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                 |   205        | user inline pragmas are applied                                                        |
|               | (4) simplification         |   205        | simplification of applied user inline pragmas                                          |
|               |                            |              |                                                                                        |
| Array/Struct  |                            |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition        |   207        | user array partition pragmas are applied                                               |
|               | (2) simplification         |   207        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate |   207        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape          |   207        | apply array reshape pragmas                                                            |
|               | (5) access patterns        |   210        | array access pattern optmizations                                                      |
|               |                            |              |                                                                                        |
| Performance   |                            |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification    |   210        | loop and instruction simplification                                                    |
|               | (2) parallelization        |   207        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition        |   207        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification         |   207        | simplification of design after performance transformations                             |
|               |                            |              |                                                                                        |
| HW Transforms |                            |              | After hardware transfomations                                                          |
|               | (1) lowering               |   214        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations          |   226        | high level synthesis optimizations                                                     |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-----------------+----------------------+--------------+---------------+--------------+-------------+---------------+
| Function        | Location             | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------------+----------------------+--------------+---------------+--------------+-------------+---------------+
| + bgn_inference | bgn_inference.cpp:20 | 1,472        | 205           | 210          | 207         | 226           |
|    hls_popcount | bgn_inference.cpp:10 |   39         |               |              |             |               |
+-----------------+----------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


