// Seed: 4054781865
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  localparam id_4[1 : -1] = {1{1}};
  bit [1  !=?  1 : 1] id_5;
  initial id_5 = 1;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  uwire id_2,
    output tri1  id_3
);
  wire [1 : 1] id_5;
  reg [-1 : ""] id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  localparam id_8 = 1;
  assign id_5 = -1;
  always_latch if (1) id_1 <= 1;
  always id_6 <= -1;
endmodule
