Timing Analyzer report for lab505PCcnt
Tue Dec 03 14:17:10 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Timing Analyzer                                         ;
; Revision Name         ; lab505PCcnt                                             ;
; Device Family         ; Cyclone 10 LP                                           ;
; Device Name           ; 10CL006YU256C8G                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 202.59 MHz ; 202.59 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -3.936 ; -54.656            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.691 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -26.792                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.936 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 5.288      ;
; -3.808 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.728      ;
; -3.800 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 5.152      ;
; -3.734 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 5.086      ;
; -3.692 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 5.044      ;
; -3.687 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 5.039      ;
; -3.683 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 5.035      ;
; -3.640 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.560      ;
; -3.631 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.551      ;
; -3.608 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.960      ;
; -3.577 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.929      ;
; -3.574 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.494      ;
; -3.566 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.486      ;
; -3.557 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.909      ;
; -3.516 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.868      ;
; -3.499 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.419      ;
; -3.495 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.415      ;
; -3.456 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.808      ;
; -3.453 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.805      ;
; -3.441 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.361      ;
; -3.436 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.356      ;
; -3.435 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.355      ;
; -3.429 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.349      ;
; -3.407 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.327      ;
; -3.406 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.326      ;
; -3.387 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.307      ;
; -3.378 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.730      ;
; -3.378 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.298      ;
; -3.357 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 4.259      ;
; -3.350 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.270      ;
; -3.345 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.265      ;
; -3.332 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.252      ;
; -3.331 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.251      ;
; -3.331 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.251      ;
; -3.323 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.675      ;
; -3.320 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.672      ;
; -3.315 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.667      ;
; -3.305 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.225      ;
; -3.303 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.223      ;
; -3.286 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.638      ;
; -3.272 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.192      ;
; -3.272 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.624      ;
; -3.268 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.188      ;
; -3.257 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.177      ;
; -3.254 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.606      ;
; -3.248 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.600      ;
; -3.239 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.159      ;
; -3.239 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.159      ;
; -3.234 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.154      ;
; -3.231 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 4.133      ;
; -3.229 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.581      ;
; -3.227 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 4.129      ;
; -3.225 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.145      ;
; -3.224 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.576      ;
; -3.212 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.564      ;
; -3.211 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.131      ;
; -3.203 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.555      ;
; -3.203 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.555      ;
; -3.201 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.121      ;
; -3.197 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.117      ;
; -3.195 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.115      ;
; -3.194 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.114      ;
; -3.193 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.545      ;
; -3.190 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.110      ;
; -3.188 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.108      ;
; -3.185 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.537      ;
; -3.182 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.102      ;
; -3.177 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.097      ;
; -3.170 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 4.072      ;
; -3.165 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.085      ;
; -3.156 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.508      ;
; -3.154 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 4.056      ;
; -3.129 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.049      ;
; -3.128 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.480      ;
; -3.126 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.046      ;
; -3.113 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.033      ;
; -3.108 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.028      ;
; -3.107 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 4.009      ;
; -3.103 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.023      ;
; -3.099 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.451      ;
; -3.098 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.018      ;
; -3.097 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.449      ;
; -3.094 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.446      ;
; -3.093 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.445      ;
; -3.091 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.011      ;
; -3.087 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.007      ;
; -3.084 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.004      ;
; -3.082 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.002      ;
; -3.078 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.998      ;
; -3.069 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.421      ;
; -3.063 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.983      ;
; -3.036 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.388      ;
; -3.024 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.944      ;
; -3.022 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.942      ;
; -3.021 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.941      ;
; -3.003 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.923      ;
; -2.990 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.910      ;
; -2.984 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.904      ;
; -2.972 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.892      ;
; -2.970 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.351      ; 4.322      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.691 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.434      ;
; 0.709 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.452      ;
; 0.744 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.055      ;
; 0.745 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.056      ;
; 0.764 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.771 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.082      ;
; 0.771 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.082      ;
; 0.785 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.082      ;
; 0.808 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.551      ;
; 0.810 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.103      ;
; 0.822 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.565      ;
; 0.831 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.574      ;
; 0.840 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.583      ;
; 0.849 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.592      ;
; 0.849 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.592      ;
; 0.939 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.682      ;
; 0.948 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.691      ;
; 0.962 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.705      ;
; 0.964 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.707      ;
; 0.971 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.714      ;
; 0.980 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.723      ;
; 0.980 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.723      ;
; 0.989 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.732      ;
; 1.079 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.822      ;
; 1.095 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.838      ;
; 1.099 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.410      ;
; 1.102 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.845      ;
; 1.104 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.847      ;
; 1.110 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.853      ;
; 1.111 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.854      ;
; 1.118 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.411      ;
; 1.120 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.863      ;
; 1.125 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.418      ;
; 1.129 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.872      ;
; 1.132 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.443      ;
; 1.132 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.443      ;
; 1.134 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.427      ;
; 1.139 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.432      ;
; 1.140 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.433      ;
; 1.140 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.452      ;
; 1.141 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.434      ;
; 1.148 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.149 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.443      ;
; 1.157 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.450      ;
; 1.158 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.452      ;
; 1.159 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.452      ;
; 1.230 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.541      ;
; 1.235 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.978      ;
; 1.241 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.984      ;
; 1.242 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.985      ;
; 1.249 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.993      ;
; 1.250 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 1.993      ;
; 1.260 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.003      ;
; 1.265 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.558      ;
; 1.268 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.011      ;
; 1.269 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.012      ;
; 1.270 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.563      ;
; 1.271 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.564      ;
; 1.271 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.564      ;
; 1.272 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.583      ;
; 1.272 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.567      ;
; 1.279 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.572      ;
; 1.280 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.573      ;
; 1.280 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.573      ;
; 1.281 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.574      ;
; 1.288 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.581      ;
; 1.289 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.582      ;
; 1.290 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.583      ;
; 1.290 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.583      ;
; 1.297 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.590      ;
; 1.298 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.591      ;
; 1.299 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.592      ;
; 1.381 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.124      ;
; 1.381 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.124      ;
; 1.389 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.132      ;
; 1.390 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.133      ;
; 1.399 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.142      ;
; 1.400 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.143      ;
; 1.405 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.698      ;
; 1.407 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.150      ;
; 1.408 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.531      ; 2.151      ;
; 1.410 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.703      ;
; 1.411 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.704      ;
; 1.411 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.704      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 217.96 MHz ; 217.96 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.588 ; -49.927           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.632 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -26.792                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.588 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.918      ;
; -3.471 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.400      ;
; -3.397 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.727      ;
; -3.378 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.708      ;
; -3.341 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.671      ;
; -3.328 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.658      ;
; -3.316 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.245      ;
; -3.310 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.640      ;
; -3.297 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.226      ;
; -3.281 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.611      ;
; -3.280 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.209      ;
; -3.269 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.198      ;
; -3.248 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.578      ;
; -3.227 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.557      ;
; -3.196 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.526      ;
; -3.193 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.122      ;
; -3.158 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.087      ;
; -3.150 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.480      ;
; -3.134 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.063      ;
; -3.131 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.060      ;
; -3.125 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.054      ;
; -3.123 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.052      ;
; -3.115 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.445      ;
; -3.109 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.021      ;
; -3.106 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.035      ;
; -3.087 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.016      ;
; -3.078 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.007      ;
; -3.077 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.006      ;
; -3.064 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.993      ;
; -3.063 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.393      ;
; -3.039 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.968      ;
; -3.038 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.967      ;
; -3.037 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.966      ;
; -3.036 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.366      ;
; -3.019 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.948      ;
; -3.005 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.917      ;
; -3.004 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.334      ;
; -3.001 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.331      ;
; -2.995 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.907      ;
; -2.991 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.920      ;
; -2.990 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.919      ;
; -2.979 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.908      ;
; -2.976 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.905      ;
; -2.975 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.887      ;
; -2.970 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.300      ;
; -2.967 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.896      ;
; -2.967 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.896      ;
; -2.963 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.892      ;
; -2.957 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.886      ;
; -2.957 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.287      ;
; -2.949 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.279      ;
; -2.947 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.277      ;
; -2.938 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.867      ;
; -2.934 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.264      ;
; -2.932 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.861      ;
; -2.932 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.861      ;
; -2.929 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.858      ;
; -2.924 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.254      ;
; -2.922 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.851      ;
; -2.915 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.245      ;
; -2.913 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.842      ;
; -2.909 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.838      ;
; -2.905 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.235      ;
; -2.905 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.834      ;
; -2.890 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.220      ;
; -2.887 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.217      ;
; -2.883 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.795      ;
; -2.880 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.809      ;
; -2.875 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.804      ;
; -2.863 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.792      ;
; -2.862 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.791      ;
; -2.855 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.185      ;
; -2.853 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.782      ;
; -2.848 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.777      ;
; -2.845 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.774      ;
; -2.840 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.769      ;
; -2.837 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.167      ;
; -2.833 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.163      ;
; -2.829 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.758      ;
; -2.821 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.750      ;
; -2.820 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.150      ;
; -2.816 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.745      ;
; -2.808 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.138      ;
; -2.808 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.138      ;
; -2.798 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.710      ;
; -2.786 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.715      ;
; -2.783 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.712      ;
; -2.783 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.712      ;
; -2.779 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.708      ;
; -2.775 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.105      ;
; -2.766 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.096      ;
; -2.761 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.690      ;
; -2.753 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.682      ;
; -2.751 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.680      ;
; -2.732 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.661      ;
; -2.731 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.660      ;
; -2.725 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.654      ;
; -2.723 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.053      ;
; -2.723 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.053      ;
; -2.710 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.328      ; 4.040      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.632 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.318      ;
; 0.649 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.335      ;
; 0.688 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 0.973      ;
; 0.690 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 0.975      ;
; 0.707 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.716 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.001      ;
; 0.716 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.001      ;
; 0.725 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.411      ;
; 0.727 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.001      ;
; 0.736 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.422      ;
; 0.754 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.440      ;
; 0.755 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.441      ;
; 0.755 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.023      ;
; 0.771 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.457      ;
; 0.771 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.457      ;
; 0.831 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.517      ;
; 0.847 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.533      ;
; 0.858 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.544      ;
; 0.867 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.553      ;
; 0.877 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.563      ;
; 0.877 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.563      ;
; 0.880 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.566      ;
; 0.893 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.579      ;
; 0.953 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.639      ;
; 0.974 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.660      ;
; 0.975 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.661      ;
; 0.989 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.675      ;
; 0.997 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.683      ;
; 0.999 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.685      ;
; 1.002 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.688      ;
; 1.010 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.295      ;
; 1.015 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.701      ;
; 1.026 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.294      ;
; 1.032 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.318      ;
; 1.034 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.319      ;
; 1.041 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.309      ;
; 1.049 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.335      ;
; 1.050 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.319      ;
; 1.051 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.319      ;
; 1.052 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.054 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.322      ;
; 1.065 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.333      ;
; 1.066 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.334      ;
; 1.067 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.335      ;
; 1.091 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.777      ;
; 1.096 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.782      ;
; 1.097 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.783      ;
; 1.104 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.389      ;
; 1.119 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.805      ;
; 1.119 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.805      ;
; 1.120 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.806      ;
; 1.127 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.395      ;
; 1.136 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.822      ;
; 1.137 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.823      ;
; 1.142 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.410      ;
; 1.143 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.411      ;
; 1.147 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.417      ;
; 1.156 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.441      ;
; 1.163 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.431      ;
; 1.171 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.439      ;
; 1.171 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.439      ;
; 1.171 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.439      ;
; 1.172 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.440      ;
; 1.172 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.440      ;
; 1.173 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.441      ;
; 1.174 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.442      ;
; 1.176 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.444      ;
; 1.187 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.455      ;
; 1.188 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.456      ;
; 1.189 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.457      ;
; 1.212 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.898      ;
; 1.213 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.899      ;
; 1.241 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.927      ;
; 1.242 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.928      ;
; 1.242 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.928      ;
; 1.244 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.930      ;
; 1.257 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.943      ;
; 1.258 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.944      ;
; 1.264 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.532      ;
; 1.265 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.533      ;
; 1.269 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.537      ;
; 1.270 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.538      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.142 ; -13.448           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.282 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -20.428                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.142 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.268      ;
; -1.102 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.228      ;
; -1.055 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.181      ;
; -1.047 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.173      ;
; -1.025 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.151      ;
; -0.996 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.122      ;
; -0.986 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.112      ;
; -0.986 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.936      ;
; -0.963 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.913      ;
; -0.948 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.074      ;
; -0.946 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.896      ;
; -0.935 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.061      ;
; -0.923 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.873      ;
; -0.922 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.048      ;
; -0.901 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.851      ;
; -0.899 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.849      ;
; -0.896 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.846      ;
; -0.895 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.021      ;
; -0.891 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.841      ;
; -0.882 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.008      ;
; -0.876 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.826      ;
; -0.873 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.999      ;
; -0.869 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.819      ;
; -0.868 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.818      ;
; -0.861 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.811      ;
; -0.856 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.806      ;
; -0.851 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.977      ;
; -0.850 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.800      ;
; -0.848 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.974      ;
; -0.846 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.796      ;
; -0.840 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.966      ;
; -0.840 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.790      ;
; -0.836 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.786      ;
; -0.835 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.961      ;
; -0.833 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.959      ;
; -0.830 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.780      ;
; -0.827 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.953      ;
; -0.818 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.944      ;
; -0.817 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.767      ;
; -0.814 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.764      ;
; -0.810 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.760      ;
; -0.809 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.759      ;
; -0.807 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.757      ;
; -0.806 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.756      ;
; -0.806 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.749      ;
; -0.805 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.931      ;
; -0.802 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.928      ;
; -0.801 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.751      ;
; -0.797 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.923      ;
; -0.796 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.746      ;
; -0.793 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.736      ;
; -0.792 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.742      ;
; -0.792 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.742      ;
; -0.792 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.742      ;
; -0.789 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.915      ;
; -0.786 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.912      ;
; -0.784 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.734      ;
; -0.779 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.905      ;
; -0.779 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.729      ;
; -0.778 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.904      ;
; -0.776 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.902      ;
; -0.769 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.719      ;
; -0.769 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.895      ;
; -0.766 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.892      ;
; -0.763 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.713      ;
; -0.763 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.706      ;
; -0.756 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.882      ;
; -0.755 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.705      ;
; -0.755 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.705      ;
; -0.752 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.702      ;
; -0.752 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.702      ;
; -0.750 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.700      ;
; -0.749 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.699      ;
; -0.745 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.695      ;
; -0.741 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.867      ;
; -0.741 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.691      ;
; -0.740 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.690      ;
; -0.734 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.677      ;
; -0.733 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.683      ;
; -0.728 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.854      ;
; -0.727 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.853      ;
; -0.721 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.664      ;
; -0.719 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.669      ;
; -0.717 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.843      ;
; -0.707 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.657      ;
; -0.704 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.654      ;
; -0.702 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.652      ;
; -0.697 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.647      ;
; -0.695 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.645      ;
; -0.695 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.645      ;
; -0.690 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.640      ;
; -0.679 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.805      ;
; -0.678 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.628      ;
; -0.675 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.625      ;
; -0.672 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.622      ;
; -0.672 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.615      ;
; -0.656 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.606      ;
; -0.655 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.605      ;
; -0.646 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.596      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.586      ;
; 0.296 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.600      ;
; 0.296 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.425      ;
; 0.305 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.310 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.439      ;
; 0.315 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.439      ;
; 0.327 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.448      ;
; 0.337 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.641      ;
; 0.345 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.649      ;
; 0.348 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.652      ;
; 0.359 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.663      ;
; 0.362 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.666      ;
; 0.362 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.666      ;
; 0.400 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.704      ;
; 0.403 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.707      ;
; 0.411 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.715      ;
; 0.415 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.719      ;
; 0.415 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.719      ;
; 0.425 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.729      ;
; 0.425 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.729      ;
; 0.428 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.732      ;
; 0.446 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.574      ;
; 0.454 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.770      ;
; 0.466 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.596      ;
; 0.469 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.597      ;
; 0.472 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.600      ;
; 0.474 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.782      ;
; 0.478 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.782      ;
; 0.478 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.599      ;
; 0.479 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.783      ;
; 0.479 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.600      ;
; 0.479 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.600      ;
; 0.481 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.785      ;
; 0.481 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.785      ;
; 0.491 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.795      ;
; 0.494 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.798      ;
; 0.509 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.637      ;
; 0.517 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.527 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.663      ;
; 0.540 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.846      ;
; 0.542 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.664      ;
; 0.544 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.848      ;
; 0.544 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.848      ;
; 0.544 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.665      ;
; 0.545 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.849      ;
; 0.545 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.849      ;
; 0.545 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.666      ;
; 0.557 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.861      ;
; 0.559 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.863      ;
; 0.560 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[4]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.864      ;
; 0.593 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.714      ;
; 0.593 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[1]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.718      ;
; 0.606 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[0]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.727      ;
; 0.607 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[2]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.728      ;
; 0.608 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[3]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.912      ;
; 0.608 ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[5]  ; pcnt:inst3|lpm_counter:LPM_COUNTER_component|cntr_ssj:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.912      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.936  ; 0.282 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -3.936  ; 0.282 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -54.656 ; 0.0   ; 0.0      ; 0.0     ; -26.792             ;
;  CLK             ; -54.656 ; 0.000 ; N/A      ; N/A     ; -26.792             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_OFFSET[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_BASE[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_SEL                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_LOAD                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_EN                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Q[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Q[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 272      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 272      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 300   ; 300  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; PC_BASE[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_EN        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LOAD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_SEL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; PC_BASE[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_BASE[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_EN        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LOAD      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_OFFSET[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_SEL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 03 14:17:09 2024
Info: Command: quartus_sta lab505PCcnt -c lab505PCcnt
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab505PCcnt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.936             -54.656 CLK 
Info (332146): Worst-case hold slack is 0.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.691               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -26.792 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.588             -49.927 CLK 
Info (332146): Worst-case hold slack is 0.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.632               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -26.792 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.142             -13.448 CLK 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.282               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.428 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Tue Dec 03 14:17:10 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


