
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function add: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovIGH %ZERO, <ga:@lowerbound>[TF=3]; CPURegs:%vreg0
	%vreg1<def,tied1> = MovIGL %vreg0<tied0>, <ga:@lowerbound>[TF=4]; CPURegs:%vreg1,%vreg0
	%vreg2<def> = LD %vreg1<kill>, 0; mem:LD4[@lowerbound] CPURegs:%vreg2,%vreg1
	ST %vreg2<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg2
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = MovIGH %ZERO, <ga:@upperbound>[TF=3]; CPURegs:%vreg3
	%vreg4<def,tied1> = MovIGL %vreg3<tied0>, <ga:@upperbound>[TF=4]; CPURegs:%vreg4,%vreg3
	%vreg5<def> = LD %vreg4<kill>, 0; mem:LD4[@upperbound] CPURegs:%vreg5,%vreg4
	%vreg6<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg6
	%vreg7<def> = GE %vreg6<kill>, %vreg5<kill>; CPURegs:%vreg7,%vreg6,%vreg5
	JC %vreg7<kill>, <BB#4>; CPURegs:%vreg7
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg11<def> = MovGR %ZERO, 2; CPURegs:%vreg11
	%vreg12<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg12
	%vreg13<def> = SHL %vreg12<kill>, %vreg11<kill>; CPURegs:%vreg13,%vreg12,%vreg11
	%vreg14<def> = MovIGH %ZERO, <ga:@a>[TF=3]; CPURegs:%vreg14
	%vreg15<def,tied1> = MovIGL %vreg14<tied0>, <ga:@a>[TF=4]; CPURegs:%vreg15,%vreg14
	%vreg16<def> = ADDu %vreg15<kill>, %vreg13<kill>; CPURegs:%vreg16,%vreg15,%vreg13
	%vreg17<def> = LD %vreg16<kill>, 0; mem:LD4[%arrayidx] CPURegs:%vreg17,%vreg16
	%vreg18<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg18
	%vreg19<def,tied1> = MovIGL %vreg18<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg19,%vreg18
	%vreg20<def> = LD %vreg19, 0; mem:LD4[@sum] CPURegs:%vreg20,%vreg19
	%vreg21<def> = ADDu %vreg20<kill>, %vreg17<kill>; CPURegs:%vreg21,%vreg20,%vreg17
	ST %vreg21<kill>, %vreg19, 0; mem:ST4[@sum] CPURegs:%vreg21,%vreg19
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg22<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg22
	%vreg23<def> = ADDiu %vreg22<kill>, 2; CPURegs:%vreg23,%vreg22
	ST %vreg23<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg23
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg8<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg8
	%vreg9<def,tied1> = MovIGL %vreg8<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg9,%vreg8
	%vreg10<def> = LD %vreg9<kill>, 0; mem:LD4[@sum] CPURegs:%vreg10,%vreg9
	%V0<def> = COPY %vreg10; CPURegs:%vreg10
	RetLR %V0<imp-use>

# End machine code for function add.


#####==========stderr_obj==========#####:
# Machine code for function add: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovIGH %ZERO, <ga:@lowerbound>[TF=3]; CPURegs:%vreg0
	%vreg1<def,tied1> = MovIGL %vreg0<tied0>, <ga:@lowerbound>[TF=4]; CPURegs:%vreg1,%vreg0
	%vreg2<def> = LD %vreg1<kill>, 0; mem:LD4[@lowerbound] CPURegs:%vreg2,%vreg1
	ST %vreg2<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg2
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg3<def> = MovIGH %ZERO, <ga:@upperbound>[TF=3]; CPURegs:%vreg3
	%vreg4<def,tied1> = MovIGL %vreg3<tied0>, <ga:@upperbound>[TF=4]; CPURegs:%vreg4,%vreg3
	%vreg5<def> = LD %vreg4<kill>, 0; mem:LD4[@upperbound] CPURegs:%vreg5,%vreg4
	%vreg6<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg6
	%vreg7<def> = GE %vreg6<kill>, %vreg5<kill>; CPURegs:%vreg7,%vreg6,%vreg5
	JC %vreg7<kill>, <BB#4>; CPURegs:%vreg7
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg11<def> = MovGR %ZERO, 2; CPURegs:%vreg11
	%vreg12<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg12
	%vreg13<def> = SHL %vreg12<kill>, %vreg11<kill>; CPURegs:%vreg13,%vreg12,%vreg11
	%vreg14<def> = MovIGH %ZERO, <ga:@a>[TF=3]; CPURegs:%vreg14
	%vreg15<def,tied1> = MovIGL %vreg14<tied0>, <ga:@a>[TF=4]; CPURegs:%vreg15,%vreg14
	%vreg16<def> = ADDu %vreg15<kill>, %vreg13<kill>; CPURegs:%vreg16,%vreg15,%vreg13
	%vreg17<def> = LD %vreg16<kill>, 0; mem:LD4[%arrayidx] CPURegs:%vreg17,%vreg16
	%vreg18<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg18
	%vreg19<def,tied1> = MovIGL %vreg18<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg19,%vreg18
	%vreg20<def> = LD %vreg19, 0; mem:LD4[@sum] CPURegs:%vreg20,%vreg19
	%vreg21<def> = ADDu %vreg20<kill>, %vreg17<kill>; CPURegs:%vreg21,%vreg20,%vreg17
	ST %vreg21<kill>, %vreg19, 0; mem:ST4[@sum] CPURegs:%vreg21,%vreg19
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg22<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg22
	%vreg23<def> = ADDiu %vreg22<kill>, 2; CPURegs:%vreg23,%vreg22
	ST %vreg23<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg23
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg8<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg8
	%vreg9<def,tied1> = MovIGL %vreg8<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg9,%vreg8
	%vreg10<def> = LD %vreg9<kill>, 0; mem:LD4[@sum] CPURegs:%vreg10,%vreg9
	%V0<def> = COPY %vreg10; CPURegs:%vreg10
	RetLR %V0<imp-use>

# End machine code for function add.

