# RISC-V_Pipeline_32bit
Một bộ xử lý RISC-V xử lý các lệnh đơn giản sử dụng kỹ thuật Pipeline (đường ống) truyền thống.

# Sơ đồ tổng quan hệ thống

![image](https://github.com/user-attachments/assets/27982dfc-cdb0-46e3-903d-f3c218b1b1c1)

# Hoạt động hệ thống

![image](https://github.com/user-attachments/assets/94475845-cba6-4054-9715-1780b06c9c85)

# Khối lấy lệnh

![image](https://github.com/user-attachments/assets/123ac149-3b80-4a94-8547-7a1220a71920)

# Khối giải mã lệnh

![image](https://github.com/user-attachments/assets/9ab27d55-70ce-4416-9d0d-9d1761a6037c)

# Khối thực thi

![image](https://github.com/user-attachments/assets/62175216-07a1-42ce-bd8a-4609ac2c32dc)

# Khối truy cập bộ nhớ

![image](https://github.com/user-attachments/assets/579e12d5-12bb-48fc-9c5f-b73791531c00)

# Khối ghi lại

![image](https://github.com/user-attachments/assets/5eea4b3a-4130-4758-afc7-f53d7e2c8904)

# Khối xử lý xung đột

![image](https://github.com/user-attachments/assets/fd814e8e-0d06-4b75-b093-6683202ea176)

# Hoạt động các khối và Testbench 
 file Lab Report.pdf

# Reference
[1] – David A. Patterson,John L. Hennessy [2017], “Computer Organization and Design RISC-V Edition: The Hardware Software Interface”, Morgan Kaufmann 2017 .

[2] – Hyun Woo Oh, Kwon Neung Cho và Seung Eun Lee, (2020), “Design of 32-bit Processor for Embedded Systems”, 2020 International SoC Design Conference (ISOCC), IEEE, pp.306–307.

[3] – Poduel B. và cộng sự, (2015) “Design and Implementation of Synthesizable 32-bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL,” Nepal journal of science and 0technology, Vol. 15, No.1, pp. 81–88 .

[4] – I. Thanga Dharsni, K. S. Pande and M. K. Panda, (2022), "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor" 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India.
