// Seed: 1625530131
module module_0;
  logic [7:0] id_1;
  assign id_1[1'b0] = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd80,
    parameter id_9  = 32'd20
) (
    input tri0 id_0,
    output uwire id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7
);
  defparam id_9.id_10 = id_9; module_0();
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1
);
  wire id_3;
  module_0();
endmodule
