================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Jul 09 03:44:52 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         BACKPROP
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              20704
FF:               15241
DSP:              88
BRAM:             6
URAM:             1
SRL:              194


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 5.022       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                            | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                            | 20704 | 15241 | 88  | 6    | 1    |     |        |      |         |          |        |
|   (inst)                                                        | 133   | 2253  |     |      |      |     |        |      |         |          |        |
|   activations1_U                                                | 66    | 64    |     |      |      |     |        |      |         |          |        |
|   activations2_U                                                | 160   | 64    |     |      |      |     |        |      |         |          |        |
|   dactivations1_U                                               | 64    | 64    |     |      |      |     |        |      |         |          |        |
|   dactivations2_U                                               | 96    | 64    |     |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U129                       | 723   | 370   | 3   |      |      |     |        |      |         |          |        |
|   ddiv_64ns_64ns_64_14_no_dsp_1_U131                            | 3215  | 1392  |     |      |      |     |        |      |         |          |        |
|     (ddiv_64ns_64ns_64_14_no_dsp_1_U131)                        |       | 128   |     |      |      |     |        |      |         |          |        |
|   delta_weights1_U                                              |       |       |     | 4    |      |     |        |      |         |          |        |
|   delta_weights2_U                                              |       |       |     |      | 1    |     |        |      |         |          |        |
|   delta_weights3_U                                              |       |       |     | 2    |      |     |        |      |         |          |        |
|   dexp_64ns_64ns_64_10_full_dsp_1_U132                          | 1844  | 777   | 26  |      |      |     |        |      |         |          |        |
|     (dexp_64ns_64ns_64_10_full_dsp_1_U132)                      |       | 64    |     |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U130                            | 106   | 213   | 8   |      |      |     |        |      |         |          |        |
|   grp_RELU_clone_fu_366                                         | 538   | 621   |     |      |      |     |        |      |         |          |        |
|   grp_RELU_fu_335                                               | 5860  | 2858  | 37  |      |      |     |        |      |         |          |        |
|     (grp_RELU_fu_335)                                           | 32    | 300   |     |      |      |     |        |      |         |          |        |
|     dadddsub_64ns_64ns_64_4_full_dsp_1_U12                      | 699   | 367   | 3   |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_14_no_dsp_1_U14                           | 3180  | 1264  |     |      |      |     |        |      |         |          |        |
|     dexp_64ns_64ns_64_10_full_dsp_1_U15                         | 1845  | 714   | 26  |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U13                           | 104   | 213   | 8   |      |      |     |        |      |         |          |        |
|   grp_get_delta_matrix_weights1_1_fu_438                        | 37    | 108   |     |      |      |     |        |      |         |          |        |
|   grp_get_delta_matrix_weights2_fu_422                          | 150   | 189   |     |      |      |     |        |      |         |          |        |
|   grp_get_delta_matrix_weights3_fu_402                          | 228   | 105   |     |      |      |     |        |      |         |          |        |
|   grp_get_oracle_activations1_1_fu_429                          | 300   | 242   |     |      |      |     |        |      |         |          |        |
|   grp_get_oracle_activations2_1_fu_411                          | 240   | 451   | 8   |      |      |     |        |      |         |          |        |
|     (grp_get_oracle_activations2_1_fu_411)                      | 104   | 238   |     |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U86                           | 136   | 213   | 8   |      |      |     |        |      |         |          |        |
|   grp_matrix_vector_product_with_bias_input_layer_1_fu_323      | 853   | 648   | 3   |      |      |     |        |      |         |          |        |
|     (grp_matrix_vector_product_with_bias_input_layer_1_fu_323)  | 36    | 260   |     |      |      |     |        |      |         |          |        |
|     grp_add_bias_to_activations_clone_1_fu_136                  | 817   | 388   | 3   |      |      |     |        |      |         |          |        |
|       (grp_add_bias_to_activations_clone_1_fu_136)              | 36    | 19    |     |      |      |     |        |      |         |          |        |
|       dadd_64ns_64ns_64_4_full_dsp_1_U1                         | 781   | 369   | 3   |      |      |     |        |      |         |          |        |
|   grp_matrix_vector_product_with_bias_output_layer_1_fu_351     | 758   | 749   |     |      |      |     |        |      |         |          |        |
|     (grp_matrix_vector_product_with_bias_output_layer_1_fu_351) | 309   | 543   |     |      |      |     |        |      |         |          |        |
|     grp_add_bias_to_activations_1_fu_145                        | 449   | 206   |     |      |      |     |        |      |         |          |        |
|   grp_matrix_vector_product_with_bias_second_layer_1_fu_341     | 970   | 624   | 3   |      |      |     |        |      |         |          |        |
|     (grp_matrix_vector_product_with_bias_second_layer_1_fu_341) | 153   | 236   |     |      |      |     |        |      |         |          |        |
|     grp_add_bias_to_activations_clone_1_fu_115                  | 817   | 388   | 3   |      |      |     |        |      |         |          |        |
|       (grp_add_bias_to_activations_clone_1_fu_115)              | 36    | 19    |     |      |      |     |        |      |         |          |        |
|       dadd_64ns_64ns_64_4_full_dsp_1_U1                         | 781   | 369   | 3   |      |      |     |        |      |         |          |        |
|   grp_soft_max_fu_376                                           | 438   | 483   |     |      |      |     |        |      |         |          |        |
|   grp_take_difference_1_fu_386                                  | 246   | 403   |     |      |      |     |        |      |         |          |        |
|   grp_update_weights_1_fu_447                                   | 3423  | 2371  |     |      |      |     |        |      |         |          |        |
|     (grp_update_weights_1_fu_447)                               | 1545  | 1594  |     |      |      |     |        |      |         |          |        |
|     dsqrt_64ns_64ns_64_12_no_dsp_1_U112                         | 1878  | 777   |     |      |      |     |        |      |         |          |        |
|   oracle_activations1_U                                         | 64    | 64    |     |      |      |     |        |      |         |          |        |
|   oracle_activations2_U                                         | 192   | 64    |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.38%  | OK     |
| FD                                                        | 50%       | 0.87%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.14%  | OK     |
| CARRY8                                                    | 25%       | 1.17%  | OK     |
| MUXF7                                                     | 15%       | 0.20%  | OK     |
| DSP                                                       | 80%       | 1.48%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.22%  | OK     |
| URAM                                                      | 80%       | 0.16%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.62%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 200    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.67   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                                                             | ENDPOINT PIN                                                                                                                                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                                                            |                                                                                                                                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.978 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[0]  |           12 |          1 |          4.985 |          4.901 |        0.084 |
| Path2 | 2.978 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[10] |           12 |          1 |          4.985 |          4.901 |        0.084 |
| Path3 | 2.978 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[11] |           12 |          1 |          4.985 |          4.901 |        0.084 |
| Path4 | 2.978 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[12] |           12 |          1 |          4.985 |          4.901 |        0.084 |
| Path5 | 2.978 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[13] |           12 |          1 |          4.985 |          4.901 |        0.084 |
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                               | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                               | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                               | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                               | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                               | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/backprop_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/backprop_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/backprop_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/backprop_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/backprop_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/backprop_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


