verilog xil_defaultlib --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_AXILiteS_s_axi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_fadd_32ns_32bkb.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_fcmp_32ns_32dEe.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_fmul_32ns_32cud.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_gmem_m_axi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_mac_muladd_1hbi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_mul_mul_16nsfYi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_mul_mul_16nsg8j.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/f43a/hdl/verilog/Conv_sdiv_19s_9nseOg.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_AXILiteS_s_axi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_fadd_32ns_32bkb.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_fcmp_32ns_32eOg.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_fdiv_32ns_32cud.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_gmem_m_axi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_mac_muladd_1hbi.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_mul_mul_16s_g8j.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_sitofp_32ns_dEe.v" \
"../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ff40/hdl/verilog/Pool_udiv_16ns_8nfYi.v" \

sv xil_defaultlib --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/sim/bd_6f02_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/sim/bd_6f02_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/sim/bd_6f02_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/sim/bd_6f02_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/sim/bd_6f02_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/sim/bd_6f02_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/sim/bd_6f02_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/sim/bd_6f02_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/sim/bd_6f02_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/sim/bd_6f02_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/sim/bd_6f02_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/sim/bd_6f02_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/sim/bd_6f02_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/sim/bd_6f02_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/sim/bd_6f02_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/sim/bd_6f02_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/sim/bd_6f02_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/sim/bd_6f02_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/sim/bd_6f02_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../lenet.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
