Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 16:37:10 2022
| Host         : LAPTOP-34ONR0U1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KittCarPWM_control_sets_placed.rpt
| Design       : KittCarPWM
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              67 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | pulsGen_inst/count_pulse  | pulsGen_inst/SR[0] |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | pulsGen_inst/count_pulse  | reset_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | pulsGen_inst/count_speed0 | reset_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                           | reset_IBUF         |               20 |             67 |         3.35 |
+----------------+---------------------------+--------------------+------------------+----------------+--------------+


