
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035038                       # Number of seconds simulated
sim_ticks                                 35038432506                       # Number of ticks simulated
final_tick                               563086893177                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 273023                       # Simulator instruction rate (inst/s)
host_op_rate                                   344770                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2899108                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903052                       # Number of bytes of host memory used
host_seconds                                 12085.94                       # Real time elapsed on the host
sim_insts                                  3299736658                       # Number of instructions simulated
sim_ops                                    4166867875                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       640256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1515776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       587776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2748928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1379456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1379456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5002                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4592                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21476                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10777                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10777                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18272964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43260383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16775180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78454651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58450                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             146125                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39369798                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39369798                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39369798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18272964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43260383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16775180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117824449                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84025019                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31098208                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25351012                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075456                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13112482                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12153634                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350351                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92131                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31112608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170876358                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31098208                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15503985                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37954142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11036060                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5124032                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15355600                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83125825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.547299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45171683     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2513358      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4698948      5.65%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4662369      5.61%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905943      3.50%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304843      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443590      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1362263      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18062828     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83125825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370107                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033637                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32438429                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5066077                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463025                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223532                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8934754                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205016413                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8934754                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34790066                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         984347                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       859439                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34290091                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3267120                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197722913                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1358033                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       999695                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277623780                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922485487                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922485487                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105919211                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35194                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9098296                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18286263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9348659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116870                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3173748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186376270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148469979                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292816                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63011261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192754302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83125825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786087                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897808                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28321565     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18129083     21.81%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11956775     14.38%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7846632      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8270539      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3990160      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3158366      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717342      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735363      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83125825                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925922     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175691     13.76%     86.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174873     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124188232     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994400      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359556      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7910885      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148469979                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766973                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276486                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381635085                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249421682                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145066481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746465                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       462074                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7092828                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1993                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2257617                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8934754                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         509769                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89140                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186410087                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18286263                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9348659                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1298346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2450717                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146491378                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699124                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1978601                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21421458                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20771991                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7722334                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743426                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145108202                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145066481                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92461597                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265364974                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726468                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348432                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63281116                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100575                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74191071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27982879     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20860056     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8668728     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4324503      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4309720      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1739464      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1743571      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936431      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3625719      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74191071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3625719                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256975884                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381761594                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 899194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840250                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840250                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190122                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190122                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658066452                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201509942                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188332353                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84025019                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30635535                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25124090                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1994917                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13047189                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11964135                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3123399                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86303                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31681739                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168362939                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30635535                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15087534                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36183025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10692618                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6394808                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15497372                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       798041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82924755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46741730     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3606907      4.35%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3159611      3.81%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3403606      4.10%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2986151      3.60%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1556742      1.88%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1017266      1.23%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2685265      3.24%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17767477     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82924755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364600                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003724                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33318341                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5985678                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34428094                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       533830                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8658808                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5023232                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6570                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199688020                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50428                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8658808                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34973196                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2531301                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       809108                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33275478                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2676861                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     192899378                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12998                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1661928                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       742706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           65                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    267926041                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    899569692                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    899569692                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166343151                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101582844                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33770                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17927                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7147170                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19001915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9908423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       240132                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2993474                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181843923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146165838                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279420                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60320363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184203111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2071                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82924755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29341540     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17674470     21.31%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11755213     14.18%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7536883      9.09%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7496925      9.04%     89.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4376354      5.28%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3352584      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       740969      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649817      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82924755                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1071823     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            37      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        201306     13.14%     83.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       258431     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120232485     82.26%     82.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1996008      1.37%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15843      0.01%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15570670     10.65%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8350832      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146165838                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739551                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1531597                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010478                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377067445                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242199074                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142057396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147697435                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       260323                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6938099                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          454                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1063                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2261464                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8658808                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1785415                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       159420                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181877682                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       314371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19001915                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9908423                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17915                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        115674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1063                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1222263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2336184                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143608500                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14629434                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2557335                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22736560                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20354340                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8107126                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709116                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142202774                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142057396                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92666333                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258832104                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690656                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98849681                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121016294                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60864240                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31688                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2020319                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74265947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29473090     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20220827     27.23%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8287052     11.16%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4244427      5.72%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3639822      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1783222      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1967083      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       993206      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3657218      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74265947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98849681                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121016294                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19710775                       # Number of memory references committed
system.switch_cpus1.commit.loads             12063816                       # Number of loads committed
system.switch_cpus1.commit.membars              15844                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17373075                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108881861                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2386306                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3657218                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252489263                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372427935                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1100264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98849681                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121016294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98849681                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850028                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850028                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176432                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176432                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648415694                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194853872                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187274210                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31688                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84025019                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31687836                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25853618                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2111273                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13287063                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12493266                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3275022                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93037                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32809852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172121011                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31687836                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15768288                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37319873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11024812                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4694772                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15971442                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       809322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83720623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46400750     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3048414      3.64%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4595892      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3177808      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2234190      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2178861      2.60%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1307693      1.56%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2808321      3.35%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17968694     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83720623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377124                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048450                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33752668                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4921453                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35630517                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       520129                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8895854                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5337783                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          524                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206125030                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8895854                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35628566                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         505466                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1696875                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34236815                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2757040                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200005054                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1156783                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       936483                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280458065                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931006641                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931006641                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172787501                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107670522                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36068                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17227                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8185193                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18350053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9393560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111709                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2701224                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186453082                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148972325                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       296863                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62151798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190093443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83720623                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779398                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918783                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29809440     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16821116     20.09%     55.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12077044     14.43%     70.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8043885      9.61%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8138617      9.72%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3914846      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3465279      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       658074      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       792322      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83720623                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         812005     70.88%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162667     14.20%     85.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170966     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124604585     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1881654      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17166      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14631853      9.82%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7837067      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148972325                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772952                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1145638                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007690                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    383107772                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248639631                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144858984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150117963                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468573                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7122141                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6367                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          361                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2253470                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8895854                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         264962                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49701                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186487480                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       637434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18350053                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9393560                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17226                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          361                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1281701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436511                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146240312                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13680382                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2732011                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21323341                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20793043                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7642959                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740438                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144921242                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144858984                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93854799                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266658467                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723998                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351966                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100464198                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123836814                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62650921                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2128289                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74824769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655024                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28479802     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21498051     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8126285     10.86%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4548230      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3842795      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1716603      2.29%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1645515      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1125686      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3841802      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74824769                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100464198                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123836814                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18367997                       # Number of memory references committed
system.switch_cpus2.commit.loads             11227909                       # Number of loads committed
system.switch_cpus2.commit.membars              17166                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17967528                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111484986                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2561349                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3841802                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257470702                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381877041                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 304396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100464198                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123836814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100464198                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836368                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836368                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195646                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195646                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       656782858                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201456973                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189494970                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34332                       # number of misc regfile writes
system.l2.replacements                          21477                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1462061                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54245                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.952917                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           660.346934                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.154799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2398.979857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.444197                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5875.575753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.315020                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2194.117136                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6260.663806                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.107753                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10822.293432                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4521.001313                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000371                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.073211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.179308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.066959                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.191060                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000003                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.330270                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.137970                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33848                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82708                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28610                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  145166                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41091                       # number of Writeback hits
system.l2.Writeback_hits::total                 41091                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33848                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82708                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28610                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145166                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33848                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82708                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28610                       # number of overall hits
system.l2.overall_hits::total                  145166                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5002                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11842                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4592                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21476                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5002                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11842                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4592                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21476                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5002                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11842                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4592                       # number of overall misses
system.l2.overall_misses::total                 21476                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       631581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    280676940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       498991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    638635707                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       819731                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    253459403                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1174722353                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       631581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    280676940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       498991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    638635707                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       819731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    253459403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1174722353                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       631581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    280676940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       498991                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    638635707                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       819731                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    253459403                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1174722353                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94550                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              166642                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41091                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41091                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38850                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166642                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38850                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166642                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.128752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.125246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.138305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128875                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.128752                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.125246                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.138305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128875                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.128752                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.125246                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.138305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128875                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45112.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56112.942823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49899.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53929.716855                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51233.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55195.863023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54699.308670                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45112.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56112.942823                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49899.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53929.716855                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51233.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55195.863023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54699.308670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45112.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56112.942823                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49899.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53929.716855                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51233.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55195.863023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54699.308670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10777                       # number of writebacks
system.l2.writebacks::total                     10777                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5002                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11842                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4592                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21476                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21476                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       552396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    251781209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       441850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    570446106                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       725827                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    226907631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1050855019                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       552396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    251781209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       441850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    570446106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       725827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    226907631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1050855019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       552396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    251781209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       441850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    570446106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       725827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    226907631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1050855019                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.128752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.138305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128875                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.128752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.125246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.138305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128875                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.128752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.125246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.138305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128875                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39456.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50336.107357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        44185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48171.432697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45364.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49413.682709                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48931.598948                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39456.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50336.107357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        44185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48171.432697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45364.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49413.682709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48931.598948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39456.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50336.107357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        44185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48171.432697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45364.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49413.682709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48931.598948                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996361                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015363233                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193009.142549                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996361                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15355584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15355584                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15355584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15355584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15355584                       # number of overall hits
system.cpu0.icache.overall_hits::total       15355584                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       823958                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       823958                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       823958                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       823958                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       823958                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       823958                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15355600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15355600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15355600                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15355600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15355600                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15355600                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51497.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51497.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51497.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51497.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51497.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51497.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       697789                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       697789                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       697789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       697789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       697789                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       697789                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49842.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49842.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49842.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49842.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49842.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49842.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38850                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169194392                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39106                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.558380                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596640                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403360                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904674                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095326                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17510293                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17510293                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17510293                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17510293                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101346                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101346                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101346                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101346                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101346                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3181916870                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3181916870                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3181916870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3181916870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3181916870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3181916870                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10553862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10553862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17611639                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17611639                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17611639                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17611639                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009603                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009603                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005754                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31396.570856                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31396.570856                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31396.570856                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31396.570856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31396.570856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31396.570856                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9314                       # number of writebacks
system.cpu0.dcache.writebacks::total             9314                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62496                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62496                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38850                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38850                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    535257460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    535257460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    535257460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    535257460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    535257460                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    535257460                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13777.540798                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13777.540798                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13777.540798                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13777.540798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13777.540798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13777.540798                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996379                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012533923                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840970.769091                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996379                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881404                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15497360                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15497360                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15497360                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15497360                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15497360                       # number of overall hits
system.cpu1.icache.overall_hits::total       15497360                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       606404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       606404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       606404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       606404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       606404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       606404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15497372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15497372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15497372                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15497372                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15497372                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15497372                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50533.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50533.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50533.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50533.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50533.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50533.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       511001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       511001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       511001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       511001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       511001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       511001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51100.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51100.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51100.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51100.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51100.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51100.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94550                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191195483                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94806                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2016.702350                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.877167                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.122833                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917489                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082511                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11501878                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11501878                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7615127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7615127                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17042                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17042                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15844                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19117005                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19117005                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19117005                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19117005                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       351368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       351368                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       351413                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        351413                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       351413                       # number of overall misses
system.cpu1.dcache.overall_misses::total       351413                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9582539873                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9582539873                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1719549                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1719549                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9584259422                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9584259422                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9584259422                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9584259422                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11853246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11853246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7615172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7615172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15844                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15844                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19468418                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19468418                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19468418                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19468418                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029643                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018050                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018050                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018050                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018050                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27272.090438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27272.090438                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38212.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38212.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27273.491368                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27273.491368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27273.491368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27273.491368                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22035                       # number of writebacks
system.cpu1.dcache.writebacks::total            22035                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       256818                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       256818                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       256863                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       256863                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       256863                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       256863                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94550                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94550                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94550                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1417545862                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1417545862                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1417545862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1417545862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1417545862                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1417545862                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004857                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004857                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14992.552745                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14992.552745                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14992.552745                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14992.552745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14992.552745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14992.552745                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996035                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019372948                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206434.952381                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996035                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025635                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15971422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15971422                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15971422                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15971422                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15971422                       # number of overall hits
system.cpu2.icache.overall_hits::total       15971422                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1125287                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1125287                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1125287                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1125287                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1125287                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1125287                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15971442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15971442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15971442                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15971442                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15971442                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15971442                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56264.350000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56264.350000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56264.350000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56264.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56264.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56264.350000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       925483                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       925483                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       925483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       925483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       925483                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       925483                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 57842.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57842.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 57842.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57842.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 57842.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57842.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33202                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164241195                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33458                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4908.876651                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.708451                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.291549                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901205                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098795                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10410608                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10410608                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7105754                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7105754                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17195                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17195                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17166                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17166                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17516362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17516362                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17516362                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17516362                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        67852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        67852                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        67852                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67852                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        67852                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67852                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1806380811                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1806380811                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1806380811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1806380811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1806380811                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1806380811                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10478460                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10478460                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7105754                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7105754                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17584214                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17584214                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17584214                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17584214                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006475                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003859                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003859                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003859                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003859                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26622.366489                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26622.366489                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26622.366489                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26622.366489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26622.366489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26622.366489                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9742                       # number of writebacks
system.cpu2.dcache.writebacks::total             9742                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34650                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34650                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34650                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34650                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34650                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34650                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33202                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33202                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33202                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    510654105                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    510654105                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    510654105                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    510654105                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    510654105                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    510654105                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15380.221222                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15380.221222                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15380.221222                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15380.221222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15380.221222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15380.221222                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
