<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cs89x0reg.h source code [netbsd/sys/dev/ic/cs89x0reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/cs89x0reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='cs89x0reg.h.html'>cs89x0reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: cs89x0reg.h,v 1.3 2005/12/11 12:21:26 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 1997</i></td></tr>
<tr><th id="5">5</th><td><i> * Digital Equipment Corporation. All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This software is furnished under license and may be used and</i></td></tr>
<tr><th id="8">8</th><td><i> * copied only in accordance with the following terms and conditions.</i></td></tr>
<tr><th id="9">9</th><td><i> * Subject to these conditions, you may download, copy, install,</i></td></tr>
<tr><th id="10">10</th><td><i> * use, modify and distribute this software in source and/or binary</i></td></tr>
<tr><th id="11">11</th><td><i> * form. No title or ownership is transferred hereby.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * 1) Any source code used, modified or distributed must reproduce</i></td></tr>
<tr><th id="14">14</th><td><i> *    and retain this copyright notice and list of conditions as</i></td></tr>
<tr><th id="15">15</th><td><i> *    they appear in the source file.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * 2) No right is granted to use any trade name, trademark, or logo of</i></td></tr>
<tr><th id="18">18</th><td><i> *    Digital Equipment Corporation. Neither the "Digital Equipment</i></td></tr>
<tr><th id="19">19</th><td><i> *    Corporation" name nor any trademark or logo of Digital Equipment</i></td></tr>
<tr><th id="20">20</th><td><i> *    Corporation may be used to endorse or promote products derived</i></td></tr>
<tr><th id="21">21</th><td><i> *    from this software without the prior written permission of</i></td></tr>
<tr><th id="22">22</th><td><i> *    Digital Equipment Corporation.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * 3) This software is provided "AS-IS" and any express or implied</i></td></tr>
<tr><th id="25">25</th><td><i> *    warranties, including but not limited to, any implied warranties</i></td></tr>
<tr><th id="26">26</th><td><i> *    of merchantability, fitness for a particular purpose, or</i></td></tr>
<tr><th id="27">27</th><td><i> *    non-infringement are disclaimed. In no event shall DIGITAL be</i></td></tr>
<tr><th id="28">28</th><td><i> *    liable for any damages whatsoever, and in particular, DIGITAL</i></td></tr>
<tr><th id="29">29</th><td><i> *    shall not be liable for special, indirect, consequential, or</i></td></tr>
<tr><th id="30">30</th><td><i> *    incidental damages or damages for lost profits, loss of</i></td></tr>
<tr><th id="31">31</th><td><i> *    revenue or loss of use, whether such damages arise in contract,</i></td></tr>
<tr><th id="32">32</th><td><i> *    negligence, tort, under statute, in equity, at law or otherwise,</i></td></tr>
<tr><th id="33">33</th><td><i> *    even if advised of the possibility of such damage.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i>**++</i></td></tr>
<tr><th id="38">38</th><td><i>**  FACILITY  Crystal CS8900 Ethernet driver register description</i></td></tr>
<tr><th id="39">39</th><td><i>**</i></td></tr>
<tr><th id="40">40</th><td><i>**  ABSTRACT</i></td></tr>
<tr><th id="41">41</th><td><i>**</i></td></tr>
<tr><th id="42">42</th><td><i>**     This module provides CS8900 register definitions</i></td></tr>
<tr><th id="43">43</th><td><i>**</i></td></tr>
<tr><th id="44">44</th><td><i>**  AUTHORS</i></td></tr>
<tr><th id="45">45</th><td><i>**</i></td></tr>
<tr><th id="46">46</th><td><i>**     Peter Dettori   SEA - Software Engineering.</i></td></tr>
<tr><th id="47">47</th><td><i>**</i></td></tr>
<tr><th id="48">48</th><td><i>**  CREATION DATE:</i></td></tr>
<tr><th id="49">49</th><td><i>**</i></td></tr>
<tr><th id="50">50</th><td><i>**       13-Feb-1997.</i></td></tr>
<tr><th id="51">51</th><td><i>**</i></td></tr>
<tr><th id="52">52</th><td><i>**  MODIFICATION HISTORY:</i></td></tr>
<tr><th id="53">53</th><td><i>**</i></td></tr>
<tr><th id="54">54</th><td><i>**--</i></td></tr>
<tr><th id="55">55</th><td><i>*/</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="57">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_CS89X0REG_H_">_DEV_IC_CS89X0REG_H_</span></u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_CS89X0REG_H_" data-ref="_M/_DEV_IC_CS89X0REG_H_">_DEV_IC_CS89X0REG_H_</dfn></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * The CS8900 has 8 2-byte registers in I/O space.</i></td></tr>
<tr><th id="62">62</th><td><i> */</i></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/CS8900_IOSIZE" data-ref="_M/CS8900_IOSIZE">CS8900_IOSIZE</dfn>	16</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/*</i></td></tr>
<tr><th id="66">66</th><td><i> * The CS8900 has a 4k memory space.</i></td></tr>
<tr><th id="67">67</th><td><i> */</i></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/CS8900_MEMSIZE" data-ref="_M/CS8900_MEMSIZE">CS8900_MEMSIZE</dfn>	4096</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/*</i></td></tr>
<tr><th id="71">71</th><td><i> * Size of the DMA area used for packet reception.</i></td></tr>
<tr><th id="72">72</th><td><i> */</i></td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="73">if</span> 0</u></td></tr>
<tr><th id="74">74</th><td><u>#define	CS8900_DMASIZE	(64*1024)</u></td></tr>
<tr><th id="75">75</th><td><u>#<span data-ppcond="73">else</span></u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/CS8900_DMASIZE" data-ref="_M/CS8900_DMASIZE">CS8900_DMASIZE</dfn>	(16*1024)</u></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="73">endif</span></u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * Validate various parameters.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/CS8900_MEMBASE_ISVALID" data-ref="_M/CS8900_MEMBASE_ISVALID">CS8900_MEMBASE_ISVALID</dfn>(x)	(((x) &amp; (CS8900_MEMSIZE - 1)) == 0)</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/CS8900_IRQ_ISVALID" data-ref="_M/CS8900_IRQ_ISVALID">CS8900_IRQ_ISVALID</dfn>(x)		((x) == 5 || (x) == 10 ||	\</u></td></tr>
<tr><th id="84">84</th><td><u>					 (x) == 11 || (x) == 12)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* Chip Identification (PacketPage registers) */</i></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/EISA_NUM_CRYSTAL" data-ref="_M/EISA_NUM_CRYSTAL">EISA_NUM_CRYSTAL</dfn>	0x630E</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PROD_ID_MASK" data-ref="_M/PROD_ID_MASK">PROD_ID_MASK</dfn>		0xE000</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PROD_ID_CS8900" data-ref="_M/PROD_ID_CS8900">PROD_ID_CS8900</dfn>		0x0000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PROD_ID_CS8920" data-ref="_M/PROD_ID_CS8920">PROD_ID_CS8920</dfn>		0x4000</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PROD_ID_CS8920M" data-ref="_M/PROD_ID_CS8920M">PROD_ID_CS8920M</dfn>		0x6000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/PROD_REV_MASK" data-ref="_M/PROD_REV_MASK">PROD_REV_MASK</dfn>		0x1F00</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* IO Port Offsets */</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PORT_RXTX_DATA" data-ref="_M/PORT_RXTX_DATA">PORT_RXTX_DATA</dfn>		0x0000</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/PORT_RXTX_DATA_1" data-ref="_M/PORT_RXTX_DATA_1">PORT_RXTX_DATA_1</dfn>	0x0002</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PORT_TX_CMD" data-ref="_M/PORT_TX_CMD">PORT_TX_CMD</dfn>		0x0004</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PORT_TX_LENGTH" data-ref="_M/PORT_TX_LENGTH">PORT_TX_LENGTH</dfn>		0x0006</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PORT_ISQ" data-ref="_M/PORT_ISQ">PORT_ISQ</dfn>		0x0008</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/PORT_PKTPG_PTR" data-ref="_M/PORT_PKTPG_PTR">PORT_PKTPG_PTR</dfn>		0x000A</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PORT_PKTPG_DATA" data-ref="_M/PORT_PKTPG_DATA">PORT_PKTPG_DATA</dfn>		0x000C</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/PORT_PKTPG_DATA_1" data-ref="_M/PORT_PKTPG_DATA_1">PORT_PKTPG_DATA_1</dfn>	0x000E</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* PacketPage Offsets */</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/PKTPG_EISA_NUM" data-ref="_M/PKTPG_EISA_NUM">PKTPG_EISA_NUM</dfn>		0x0000</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/PKTPG_PRODUCT_ID" data-ref="_M/PKTPG_PRODUCT_ID">PKTPG_PRODUCT_ID</dfn>	0x0002</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PKTPG_IO_BASE" data-ref="_M/PKTPG_IO_BASE">PKTPG_IO_BASE</dfn>		0x0020</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PKTPG_INT_NUM" data-ref="_M/PKTPG_INT_NUM">PKTPG_INT_NUM</dfn>		0x0022</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PKTPG_DMA_CHANNEL" data-ref="_M/PKTPG_DMA_CHANNEL">PKTPG_DMA_CHANNEL</dfn>	0x0024</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PKTPG_DMA_START_FRAME" data-ref="_M/PKTPG_DMA_START_FRAME">PKTPG_DMA_START_FRAME</dfn>	0x0026</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/PKTPG_DMA_FRAME_COUNT" data-ref="_M/PKTPG_DMA_FRAME_COUNT">PKTPG_DMA_FRAME_COUNT</dfn>	0x0028</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/PKTPG_DMA_BYTE_COUNT" data-ref="_M/PKTPG_DMA_BYTE_COUNT">PKTPG_DMA_BYTE_COUNT</dfn>	0x002A</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/PKTPG_MEM_BASE" data-ref="_M/PKTPG_MEM_BASE">PKTPG_MEM_BASE</dfn>		0x002C</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/PKTPG_EEPROM_CMD" data-ref="_M/PKTPG_EEPROM_CMD">PKTPG_EEPROM_CMD</dfn>	0x0040</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/PKTPG_EEPROM_DATA" data-ref="_M/PKTPG_EEPROM_DATA">PKTPG_EEPROM_DATA</dfn>	0x0042</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/PKTPG_FRAME_BYTE_COUNT" data-ref="_M/PKTPG_FRAME_BYTE_COUNT">PKTPG_FRAME_BYTE_COUNT</dfn>	0x0050</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_CFG" data-ref="_M/PKTPG_RX_CFG">PKTPG_RX_CFG</dfn>		0x0102</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_CTL" data-ref="_M/PKTPG_RX_CTL">PKTPG_RX_CTL</dfn>		0x0104</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TX_CFG" data-ref="_M/PKTPG_TX_CFG">PKTPG_TX_CFG</dfn>		0x0106</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/PKTPG_BUF_CFG" data-ref="_M/PKTPG_BUF_CFG">PKTPG_BUF_CFG</dfn>		0x010A</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/PKTPG_LINE_CTL" data-ref="_M/PKTPG_LINE_CTL">PKTPG_LINE_CTL</dfn>		0x0112</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/PKTPG_SELF_CTL" data-ref="_M/PKTPG_SELF_CTL">PKTPG_SELF_CTL</dfn>		0x0114</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/PKTPG_BUS_CTL" data-ref="_M/PKTPG_BUS_CTL">PKTPG_BUS_CTL</dfn>		0x0116</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TEST_CTL" data-ref="_M/PKTPG_TEST_CTL">PKTPG_TEST_CTL</dfn>		0x0118</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/PKTPG_AUTONEG_CTL" data-ref="_M/PKTPG_AUTONEG_CTL">PKTPG_AUTONEG_CTL</dfn>	0x011C</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PKTPG_ISQ" data-ref="_M/PKTPG_ISQ">PKTPG_ISQ</dfn>		0x0120</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_EVENT" data-ref="_M/PKTPG_RX_EVENT">PKTPG_RX_EVENT</dfn>		0x0124</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TX_EVENT" data-ref="_M/PKTPG_TX_EVENT">PKTPG_TX_EVENT</dfn>		0x0128</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/PKTPG_BUF_EVENT" data-ref="_M/PKTPG_BUF_EVENT">PKTPG_BUF_EVENT</dfn>		0x012C</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_MISS" data-ref="_M/PKTPG_RX_MISS">PKTPG_RX_MISS</dfn>		0x0130</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TX_COL" data-ref="_M/PKTPG_TX_COL">PKTPG_TX_COL</dfn>		0x0132</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/PKTPG_LINE_ST" data-ref="_M/PKTPG_LINE_ST">PKTPG_LINE_ST</dfn>		0x0134</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/PKTPG_SELF_ST" data-ref="_M/PKTPG_SELF_ST">PKTPG_SELF_ST</dfn>		0x0136</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/PKTPG_BUS_ST" data-ref="_M/PKTPG_BUS_ST">PKTPG_BUS_ST</dfn>		0x0138</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/PKTPG_TDR" data-ref="_M/PKTPG_TDR">PKTPG_TDR</dfn>		0x013c</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/PKTPG_AUTONEG_ST" data-ref="_M/PKTPG_AUTONEG_ST">PKTPG_AUTONEG_ST</dfn>	0x013e</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TX_CMD" data-ref="_M/PKTPG_TX_CMD">PKTPG_TX_CMD</dfn>		0x0144</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TX_LENGTH" data-ref="_M/PKTPG_TX_LENGTH">PKTPG_TX_LENGTH</dfn>		0x0146</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/PKTPG_LOG_ADDR" data-ref="_M/PKTPG_LOG_ADDR">PKTPG_LOG_ADDR</dfn>		0x0150	/* logical address filter hash tbl */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/PKTPG_IND_ADDR" data-ref="_M/PKTPG_IND_ADDR">PKTPG_IND_ADDR</dfn>		0x0158</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/PKTPG_8920_INT_NUM" data-ref="_M/PKTPG_8920_INT_NUM">PKTPG_8920_INT_NUM</dfn>	0x0370</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/PKTPG_8920_DMA_CHANNEL" data-ref="_M/PKTPG_8920_DMA_CHANNEL">PKTPG_8920_DMA_CHANNEL</dfn>	0x0374</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_STATUS" data-ref="_M/PKTPG_RX_STATUS">PKTPG_RX_STATUS</dfn>		0x0400</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_LENGTH" data-ref="_M/PKTPG_RX_LENGTH">PKTPG_RX_LENGTH</dfn>		0x0402</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/PKTPG_RX_FRAME" data-ref="_M/PKTPG_RX_FRAME">PKTPG_RX_FRAME</dfn>		0x0404</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PKTPG_TX_FRAME" data-ref="_M/PKTPG_TX_FRAME">PKTPG_TX_FRAME</dfn>		0x0A00</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/* EEPROM Offsets */</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MAC" data-ref="_M/EEPROM_MAC">EEPROM_MAC</dfn>		0x0009</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/EEPROM_IND_ADDR_H" data-ref="_M/EEPROM_IND_ADDR_H">EEPROM_IND_ADDR_H</dfn>	0x001C</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/EEPROM_IND_ADDR_M" data-ref="_M/EEPROM_IND_ADDR_M">EEPROM_IND_ADDR_M</dfn>	0x001D</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/EEPROM_IND_ADDR_L" data-ref="_M/EEPROM_IND_ADDR_L">EEPROM_IND_ADDR_L</dfn>	0x001E</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ISA_CFG" data-ref="_M/EEPROM_ISA_CFG">EEPROM_ISA_CFG</dfn>		0x001F</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MEM_BASE" data-ref="_M/EEPROM_MEM_BASE">EEPROM_MEM_BASE</dfn>		0x0020</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/EEPROM_XMIT_CTL" data-ref="_M/EEPROM_XMIT_CTL">EEPROM_XMIT_CTL</dfn>		0x0023</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/EEPROM_ADPTR_CFG" data-ref="_M/EEPROM_ADPTR_CFG">EEPROM_ADPTR_CFG</dfn>	0x0024</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* Register Numbers */</i></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/REG_NUM_MASK" data-ref="_M/REG_NUM_MASK">REG_NUM_MASK</dfn>		0x003F</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/REG_NUM_RX_EVENT" data-ref="_M/REG_NUM_RX_EVENT">REG_NUM_RX_EVENT</dfn>	0x0004</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/REG_NUM_TX_EVENT" data-ref="_M/REG_NUM_TX_EVENT">REG_NUM_TX_EVENT</dfn>	0x0008</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/REG_NUM_BUF_EVENT" data-ref="_M/REG_NUM_BUF_EVENT">REG_NUM_BUF_EVENT</dfn>	0x000C</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/REG_NUM_RX_MISS" data-ref="_M/REG_NUM_RX_MISS">REG_NUM_RX_MISS</dfn>		0x0010</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/REG_NUM_TX_COL" data-ref="_M/REG_NUM_TX_COL">REG_NUM_TX_COL</dfn>		0x0012</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* Self Control Register */</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SELF_CTL_RESET" data-ref="_M/SELF_CTL_RESET">SELF_CTL_RESET</dfn>		0x0040</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SELF_CTL_HC1E" data-ref="_M/SELF_CTL_HC1E">SELF_CTL_HC1E</dfn>		0x2000</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SELF_CTL_HCB1" data-ref="_M/SELF_CTL_HCB1">SELF_CTL_HCB1</dfn>		0x8000</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* Self Status Register */</i></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/SELF_ST_INIT_DONE" data-ref="_M/SELF_ST_INIT_DONE">SELF_ST_INIT_DONE</dfn>	0x0080</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SELF_ST_SI_BUSY" data-ref="_M/SELF_ST_SI_BUSY">SELF_ST_SI_BUSY</dfn>		0x0100</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SELF_ST_EEP_PRES" data-ref="_M/SELF_ST_EEP_PRES">SELF_ST_EEP_PRES</dfn>	0x0200</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SELF_ST_EEP_OK" data-ref="_M/SELF_ST_EEP_OK">SELF_ST_EEP_OK</dfn>		0x0400</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SELF_ST_EL_PRES" data-ref="_M/SELF_ST_EL_PRES">SELF_ST_EL_PRES</dfn>		0x0800</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* EEPROM Command Register */</i></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRITE_DISABLE" data-ref="_M/EEPROM_WRITE_DISABLE">EEPROM_WRITE_DISABLE</dfn>	0x0000</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/EEPROM_WRITE_ENABLE" data-ref="_M/EEPROM_WRITE_ENABLE">EEPROM_WRITE_ENABLE</dfn>	0x00F0</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CMD_WRITE" data-ref="_M/EEPROM_CMD_WRITE">EEPROM_CMD_WRITE</dfn>	0x0100</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CMD_READ" data-ref="_M/EEPROM_CMD_READ">EEPROM_CMD_READ</dfn>		0x0200</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CMD_ELSEL" data-ref="_M/EEPROM_CMD_ELSEL">EEPROM_CMD_ELSEL</dfn>	0x0400</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* Bus Control Register */</i></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_RESET_DMA" data-ref="_M/BUS_CTL_RESET_DMA">BUS_CTL_RESET_DMA</dfn>	0x0040</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_USE_SA" data-ref="_M/BUS_CTL_USE_SA">BUS_CTL_USE_SA</dfn>		0x0200</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_MEM_MODE" data-ref="_M/BUS_CTL_MEM_MODE">BUS_CTL_MEM_MODE</dfn>	0x0400</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_DMA_BURST" data-ref="_M/BUS_CTL_DMA_BURST">BUS_CTL_DMA_BURST</dfn>	0x0800</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_IOCHRDY" data-ref="_M/BUS_CTL_IOCHRDY">BUS_CTL_IOCHRDY</dfn>		0x1000</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_DMA_SIZE" data-ref="_M/BUS_CTL_DMA_SIZE">BUS_CTL_DMA_SIZE</dfn>	0x2000</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/BUS_CTL_INT_ENBL" data-ref="_M/BUS_CTL_INT_ENBL">BUS_CTL_INT_ENBL</dfn>	0x8000</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* Bus Status Register */</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/BUS_ST_TX_BID_ERR" data-ref="_M/BUS_ST_TX_BID_ERR">BUS_ST_TX_BID_ERR</dfn>	0x0080</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/BUS_ST_RDY4TXNOW" data-ref="_M/BUS_ST_RDY4TXNOW">BUS_ST_RDY4TXNOW</dfn>	0x0100</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* Line Control Register */</i></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/LINE_CTL_RX_ON" data-ref="_M/LINE_CTL_RX_ON">LINE_CTL_RX_ON</dfn>		0x0040</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/LINE_CTL_TX_ON" data-ref="_M/LINE_CTL_TX_ON">LINE_CTL_TX_ON</dfn>		0x0080</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/LINE_CTL_AUI_ONLY" data-ref="_M/LINE_CTL_AUI_ONLY">LINE_CTL_AUI_ONLY</dfn>	0x0100</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/LINE_CTL_10BASET" data-ref="_M/LINE_CTL_10BASET">LINE_CTL_10BASET</dfn>	0x0000</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/LINE_CTL_AUTO_SEL" data-ref="_M/LINE_CTL_AUTO_SEL">LINE_CTL_AUTO_SEL</dfn>	0x0200</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/* Test Control Register */</i></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/TEST_CTL_DIS_LT" data-ref="_M/TEST_CTL_DIS_LT">TEST_CTL_DIS_LT</dfn>		0x0080</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/TEST_CTL_ENDEC_LP" data-ref="_M/TEST_CTL_ENDEC_LP">TEST_CTL_ENDEC_LP</dfn>	0x0200</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/TEST_CTL_AUI_LOOP" data-ref="_M/TEST_CTL_AUI_LOOP">TEST_CTL_AUI_LOOP</dfn>	0x0400</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/TEST_CTL_DIS_BKOFF" data-ref="_M/TEST_CTL_DIS_BKOFF">TEST_CTL_DIS_BKOFF</dfn>	0x0800</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/TEST_CTL_FDX" data-ref="_M/TEST_CTL_FDX">TEST_CTL_FDX</dfn>		0x4000</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* Receiver Configuration Register */</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_SKIP" data-ref="_M/RX_CFG_SKIP">RX_CFG_SKIP</dfn>		0x0040</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_RX_OK_IE" data-ref="_M/RX_CFG_RX_OK_IE">RX_CFG_RX_OK_IE</dfn>		0x0100</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_RX_DMA_ONLY" data-ref="_M/RX_CFG_RX_DMA_ONLY">RX_CFG_RX_DMA_ONLY</dfn>	0x0200</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_CRC_ERR_IE" data-ref="_M/RX_CFG_CRC_ERR_IE">RX_CFG_CRC_ERR_IE</dfn>	0x1000</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_RUNT_IE" data-ref="_M/RX_CFG_RUNT_IE">RX_CFG_RUNT_IE</dfn>		0x2000</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_X_DATA_IE" data-ref="_M/RX_CFG_X_DATA_IE">RX_CFG_X_DATA_IE</dfn>	0x4000</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RX_CFG_ALL_IE" data-ref="_M/RX_CFG_ALL_IE">RX_CFG_ALL_IE</dfn>		0x7100</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/* Receiver Event Register */</i></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_DRIBBLE" data-ref="_M/RX_EVENT_DRIBBLE">RX_EVENT_DRIBBLE</dfn>	0x0080</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_RX_OK" data-ref="_M/RX_EVENT_RX_OK">RX_EVENT_RX_OK</dfn>		0x0100</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_IND_ADDR" data-ref="_M/RX_EVENT_IND_ADDR">RX_EVENT_IND_ADDR</dfn>	0x0400</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_BCAST" data-ref="_M/RX_EVENT_BCAST">RX_EVENT_BCAST</dfn>		0x0800</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_CRC_ERR" data-ref="_M/RX_EVENT_CRC_ERR">RX_EVENT_CRC_ERR</dfn>	0x1000</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_RUNT" data-ref="_M/RX_EVENT_RUNT">RX_EVENT_RUNT</dfn>		0x2000</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/RX_EVENT_X_DATA" data-ref="_M/RX_EVENT_X_DATA">RX_EVENT_X_DATA</dfn>		0x4000</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* Receiver Control Register */</i></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_INDHASH_A" data-ref="_M/RX_CTL_INDHASH_A">RX_CTL_INDHASH_A</dfn>	0x0040</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_PROMISC_A" data-ref="_M/RX_CTL_PROMISC_A">RX_CTL_PROMISC_A</dfn>	0x0080</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_RX_OK_A" data-ref="_M/RX_CTL_RX_OK_A">RX_CTL_RX_OK_A</dfn>		0x0100</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_MCAST_A" data-ref="_M/RX_CTL_MCAST_A">RX_CTL_MCAST_A</dfn>		0x0200</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_IND_A" data-ref="_M/RX_CTL_IND_A">RX_CTL_IND_A</dfn>		0x0400</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_BCAST_A" data-ref="_M/RX_CTL_BCAST_A">RX_CTL_BCAST_A</dfn>		0x0800</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_CRC_ERR_A" data-ref="_M/RX_CTL_CRC_ERR_A">RX_CTL_CRC_ERR_A</dfn>	0x1000</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_RUNT_A" data-ref="_M/RX_CTL_RUNT_A">RX_CTL_RUNT_A</dfn>		0x2000</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/RX_CTL_X_DATA_A" data-ref="_M/RX_CTL_X_DATA_A">RX_CTL_X_DATA_A</dfn>		0x4000</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* Transmit Configuration Register */</i></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_LOSS_CRS_IE" data-ref="_M/TX_CFG_LOSS_CRS_IE">TX_CFG_LOSS_CRS_IE</dfn>	0x0040</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_SQE_ERR_IE" data-ref="_M/TX_CFG_SQE_ERR_IE">TX_CFG_SQE_ERR_IE</dfn>	0x0080</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_TX_OK_IE" data-ref="_M/TX_CFG_TX_OK_IE">TX_CFG_TX_OK_IE</dfn>		0x0100</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_OUT_WIN_IE" data-ref="_M/TX_CFG_OUT_WIN_IE">TX_CFG_OUT_WIN_IE</dfn>	0x0200</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_JABBER_IE" data-ref="_M/TX_CFG_JABBER_IE">TX_CFG_JABBER_IE</dfn>	0x0400</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_16_COLL_IE" data-ref="_M/TX_CFG_16_COLL_IE">TX_CFG_16_COLL_IE</dfn>	0x8000</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/TX_CFG_ALL_IE" data-ref="_M/TX_CFG_ALL_IE">TX_CFG_ALL_IE</dfn>		0x8FC0</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>/* Transmit Configuration Register */</i></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_LOSS_CRS" data-ref="_M/TX_EVENT_LOSS_CRS">TX_EVENT_LOSS_CRS</dfn>	0x0040</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_SQE_ERR" data-ref="_M/TX_EVENT_SQE_ERR">TX_EVENT_SQE_ERR</dfn>	0x0080</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_TX_OK" data-ref="_M/TX_EVENT_TX_OK">TX_EVENT_TX_OK</dfn>		0x0100</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_OUT_WIN" data-ref="_M/TX_EVENT_OUT_WIN">TX_EVENT_OUT_WIN</dfn>	0x0200</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_JABBER" data-ref="_M/TX_EVENT_JABBER">TX_EVENT_JABBER</dfn>		0x0400</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_COLL_MASK" data-ref="_M/TX_EVENT_COLL_MASK">TX_EVENT_COLL_MASK</dfn>	0x7800</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/TX_EVENT_16_COLL" data-ref="_M/TX_EVENT_16_COLL">TX_EVENT_16_COLL</dfn>	0x8000</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i>/* Transmit Command Register */</i></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_START_5" data-ref="_M/TX_CMD_START_5">TX_CMD_START_5</dfn>		0x0000</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_START_381" data-ref="_M/TX_CMD_START_381">TX_CMD_START_381</dfn>	0x0080</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_START_1021" data-ref="_M/TX_CMD_START_1021">TX_CMD_START_1021</dfn>	0x0040</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_START_ALL" data-ref="_M/TX_CMD_START_ALL">TX_CMD_START_ALL</dfn>	0x00C0</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_FORCE" data-ref="_M/TX_CMD_FORCE">TX_CMD_FORCE</dfn>		0x0100</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_ONE_COLL" data-ref="_M/TX_CMD_ONE_COLL">TX_CMD_ONE_COLL</dfn>		0x0200</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_NO_CRC" data-ref="_M/TX_CMD_NO_CRC">TX_CMD_NO_CRC</dfn>		0x1000</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/TX_CMD_NO_PAD" data-ref="_M/TX_CMD_NO_PAD">TX_CMD_NO_PAD</dfn>		0x2000</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i>/* Buffer Configuration Register */</i></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_SW_INT" data-ref="_M/BUF_CFG_SW_INT">BUF_CFG_SW_INT</dfn>		0x0040</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_RX_DMA_IE" data-ref="_M/BUF_CFG_RX_DMA_IE">BUF_CFG_RX_DMA_IE</dfn>	0x0080</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_RDY4TX_IE" data-ref="_M/BUF_CFG_RDY4TX_IE">BUF_CFG_RDY4TX_IE</dfn>	0x0100</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_RX_MISS_IE" data-ref="_M/BUF_CFG_RX_MISS_IE">BUF_CFG_RX_MISS_IE</dfn>	0x0400</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_TX_UNDR_IE" data-ref="_M/BUF_CFG_TX_UNDR_IE">BUF_CFG_TX_UNDR_IE</dfn>	0x0200</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_RX_128_IE" data-ref="_M/BUF_CFG_RX_128_IE">BUF_CFG_RX_128_IE</dfn>	0x0800</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_TX_COL_OVER_IE" data-ref="_M/BUF_CFG_TX_COL_OVER_IE">BUF_CFG_TX_COL_OVER_IE</dfn>	0x1000</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_RX_MISS_OVER_IE" data-ref="_M/BUF_CFG_RX_MISS_OVER_IE">BUF_CFG_RX_MISS_OVER_IE</dfn>	0x2000</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/BUF_CFG_RX_DEST_IE" data-ref="_M/BUF_CFG_RX_DEST_IE">BUF_CFG_RX_DEST_IE</dfn>	0x8000</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i>/* Buffer Event Register */</i></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_SW_INT" data-ref="_M/BUF_EVENT_SW_INT">BUF_EVENT_SW_INT</dfn>	0x0040</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_RX_DMA" data-ref="_M/BUF_EVENT_RX_DMA">BUF_EVENT_RX_DMA</dfn>	0x0080</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_RDY4TX" data-ref="_M/BUF_EVENT_RDY4TX">BUF_EVENT_RDY4TX</dfn>	0x0100</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_TX_UNDR" data-ref="_M/BUF_EVENT_TX_UNDR">BUF_EVENT_TX_UNDR</dfn>	0x0200</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_RX_MISS" data-ref="_M/BUF_EVENT_RX_MISS">BUF_EVENT_RX_MISS</dfn>	0x0400</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_RX_128" data-ref="_M/BUF_EVENT_RX_128">BUF_EVENT_RX_128</dfn>	0x0800</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/BUF_EVENT_RX_DEST" data-ref="_M/BUF_EVENT_RX_DEST">BUF_EVENT_RX_DEST</dfn>	0x8000</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i>/* Autonegotiation Control Register */</i></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/AUTOCTL_NEG_NOW" data-ref="_M/AUTOCTL_NEG_NOW">AUTOCTL_NEG_NOW</dfn>		0x0040</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/AUTOCTL_ALLOW_FDX" data-ref="_M/AUTOCTL_ALLOW_FDX">AUTOCTL_ALLOW_FDX</dfn>	0x0080</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/AUTOCTL_NEG_ENABLE" data-ref="_M/AUTOCTL_NEG_ENABLE">AUTOCTL_NEG_ENABLE</dfn>	0x0100</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/AUTOCTL_NLP_ENABLE" data-ref="_M/AUTOCTL_NLP_ENABLE">AUTOCTL_NLP_ENABLE</dfn>	0x0200</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/AUTOCTL_FORCE_FDX" data-ref="_M/AUTOCTL_FORCE_FDX">AUTOCTL_FORCE_FDX</dfn>	0x8000</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><i>/* Autonegotiation Status Register */</i></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/AUTOST_NEG_BUSY" data-ref="_M/AUTOST_NEG_BUSY">AUTOST_NEG_BUSY</dfn>		0x0080</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AUTOST_FLP_LINK" data-ref="_M/AUTOST_FLP_LINK">AUTOST_FLP_LINK</dfn>		0x0100</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/AUTOST_FLP_LINK_GOOD" data-ref="_M/AUTOST_FLP_LINK_GOOD">AUTOST_FLP_LINK_GOOD</dfn>	0x0800</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/AUTOST_LINK_FAULT" data-ref="_M/AUTOST_LINK_FAULT">AUTOST_LINK_FAULT</dfn>	0x1000</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/AUTOST_HDX_ACTIVE" data-ref="_M/AUTOST_HDX_ACTIVE">AUTOST_HDX_ACTIVE</dfn>	0x4000</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AUTOST_FDX_ACTIVE" data-ref="_M/AUTOST_FDX_ACTIVE">AUTOST_FDX_ACTIVE</dfn>	0x8000</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/* ISA Configuration from EEPROM */</i></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/ISA_CFG_IRQ_MASK" data-ref="_M/ISA_CFG_IRQ_MASK">ISA_CFG_IRQ_MASK</dfn>	0x000F</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/ISA_CFG_USE_SA" data-ref="_M/ISA_CFG_USE_SA">ISA_CFG_USE_SA</dfn>		0x0080</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/ISA_CFG_IOCHRDY" data-ref="_M/ISA_CFG_IOCHRDY">ISA_CFG_IOCHRDY</dfn>		0x0100</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/ISA_CFG_MEM_MODE" data-ref="_M/ISA_CFG_MEM_MODE">ISA_CFG_MEM_MODE</dfn>	0x8000</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><i>/* Memory Base from EEPROM */</i></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MEM_BASE_MASK" data-ref="_M/MEM_BASE_MASK">MEM_BASE_MASK</dfn>		0xFFF0</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/* Adpater Configuration from EEPROM */</i></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/ADPTR_CFG_MEDIA" data-ref="_M/ADPTR_CFG_MEDIA">ADPTR_CFG_MEDIA</dfn>		0x0060</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/ADPTR_CFG_10BASET" data-ref="_M/ADPTR_CFG_10BASET">ADPTR_CFG_10BASET</dfn>	0x0020</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/ADPTR_CFG_AUI" data-ref="_M/ADPTR_CFG_AUI">ADPTR_CFG_AUI</dfn>		0x0040</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/ADPTR_CFG_10BASE2" data-ref="_M/ADPTR_CFG_10BASE2">ADPTR_CFG_10BASE2</dfn>	0x0060</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/ADPTR_CFG_DCDC_POL" data-ref="_M/ADPTR_CFG_DCDC_POL">ADPTR_CFG_DCDC_POL</dfn>	0x0080</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i>/* Transmission Control from EEPROM */</i></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/XMIT_CTL_FDX" data-ref="_M/XMIT_CTL_FDX">XMIT_CTL_FDX</dfn>		0x8000</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* Miscellaneous definitions */</i></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MAXLOOP" data-ref="_M/MAXLOOP">MAXLOOP</dfn>			0x8888</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/RXBUFCOUNT" data-ref="_M/RXBUFCOUNT">RXBUFCOUNT</dfn>		16</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/MC_LOANED" data-ref="_M/MC_LOANED">MC_LOANED</dfn>		5</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#<span data-ppcond="57">endif</span> /* _DEV_IC_CS89X0REG_H_ */</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cs89x0.c.html'>netbsd/sys/dev/ic/cs89x0.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
