

Microchip MPLAB XC8 Assembler V2.10 build 88905656 
                                                                                                           Sat Sep 26 16:57:34 2020


     1                           	processor	18F46K20
     2                           	opt	pw 132
     3                           	psect	config,global,class=CONFIG,delta=1,noexec
     4                           	psect	idloc,global,class=IDLOC,delta=1,noexec
     5                           	psect	const,global,reloc=2,class=CONST,delta=1,noexec
     6                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     7                           	psect	mediumconst,global,reloc=2,class=MEDIUMCONST,delta=1,noexec
     8                           	psect	rbss,global,class=COMRAM,space=1,delta=1,noexec
     9                           	psect	bss,global,class=RAM,space=1,delta=1,noexec
    10                           	psect	rdata,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	irdata,global,reloc=2,class=CODE,delta=1,noexec
    12                           	psect	data,global,class=RAM,space=1,delta=1,noexec
    13                           	psect	idata,global,reloc=2,class=CODE,delta=1,noexec
    14                           	psect	nvrram,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	nvbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	temp,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	struct,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	rbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	bigbss,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	bigdata,global,class=BIGRAM,space=1,delta=1,noexec
    21                           	psect	ibigdata,global,reloc=2,class=CODE,delta=1,noexec
    22                           	psect	farbss,global,reloc=2,class=FARRAM,delta=1,noexec
    23                           	psect	nvFARRAM,global,reloc=2,class=FARRAM,delta=1,noexec
    24                           	psect	fardata,global,reloc=2,class=FARRAM,delta=1,noexec
    25                           	psect	ifardata,global,reloc=2,class=CODE,delta=1,noexec
    26                           	psect	reset_vec,global,reloc=2,class=CODE,delta=1
    27                           	psect	powerup,global,reloc=2,class=CODE,delta=1
    28                           	psect	init,global,reloc=2,class=CODE,delta=1
    29                           	psect	text,global,reloc=2,class=CODE,delta=1
    30                           	psect	clrtext,global,reloc=2,class=CODE,delta=1
    31                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    32                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    33                           	psect	intcodelo,global,reloc=2,class=CODE,delta=1
    34                           	psect	intret,global,reloc=2,class=CODE,delta=1
    35                           	psect	intentry,global,reloc=2,class=CODE,delta=1
    36                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1
    37                           	psect	eeprom_data,global,class=EEDATA,delta=1,noexec
    38                           	psect	ramtop,global,class=RAM,delta=1,noexec
    39                           	psect	stack,global,class=STACK,space=2,delta=1,noexec
    40                           	psect	comram,global,class=COMRAM,space=1,delta=1
    41                           	psect	abs1,global,class=ABS1,space=1,delta=1
    42                           	psect	bigram,global,class=BIGRAM,space=1,delta=1
    43                           	psect	ram,global,class=RAM,space=1,delta=1
    44                           	psect	bank0,global,class=BANK0,space=1,delta=1
    45                           	psect	bank1,global,class=BANK1,space=1,delta=1
    46                           	psect	bank2,global,class=BANK2,space=1,delta=1
    47                           	psect	bank3,global,class=BANK3,space=1,delta=1
    48                           	psect	bank4,global,class=BANK4,space=1,delta=1
    49                           	psect	bank5,global,class=BANK5,space=1,delta=1
    50                           	psect	bank6,global,class=BANK6,space=1,delta=1
    51                           	psect	bank7,global,class=BANK7,space=1,delta=1
    52                           	psect	bank8,global,class=BANK8,space=1,delta=1
    53                           	psect	bank9,global,class=BANK9,space=1,delta=1
    54                           	psect	bank10,global,class=BANK10,space=1,delta=1
    55                           	psect	bank11,global,class=BANK11,space=1,delta=1
    56                           	psect	bank12,global,class=BANK12,space=1,delta=1
    57                           	psect	bank13,global,class=BANK13,space=1,delta=1
    58                           	psect	bank14,global,class=BANK14,space=1,delta=1
    59                           	psect	bank15,global,class=BANK15,space=1,delta=1
    60                           	psect	sfr,global,class=SFR,space=1,delta=1
    61                           
    62                           ; Microchip MPLAB XC8 C Compiler V2.10
    63                           ; Copyright (C) 2019 Microchip Technology Inc.
    64                           ; Auto-generated runtime startup code for final link stage.
    65                           ;
    66                           ; Compiler options:
    67                           ;
    68                           ; -q --opt=none --chip=18f46k20 \
    69                           ; -Mdist/default/production/08_MPLAB_X_IDE_Internal_EEPROM.production.map \
    70                           ; -DXPRJ_default=default -L--defsym=__MPLAB_BUILD=1 --double=32 \
    71                           ; --float=32 --emi=wordwrite --opt=+asmfile --addrqual=ignore -P \
    72                           ; --warn=-3 --asmlist --summary=+psect,+class,+mem,+hex,+file \
    73                           ; --output=+inhx032 --runtime=+clear --runtime=+init --runtime=+keep \
    74                           ; --runtime=-download --runtime=+config --std=c99 --output=+mcoff \
    75                           ; --stack=compiled:auto:auto:auto --summary=+xml \
    76                           ; --summarydir=dist/default/production/memoryfile.xml \
    77                           ; -o08_MPLAB_X_IDE_Internal_EEPROM.production.elf \
    78                           ; --objdir=dist/default/production --outdir=dist/default/production \
    79                           ; build/default/production/mcc_generated_files/pin_manager.p1 \
    80                           ; build/default/production/mcc_generated_files/mcc.p1 \
    81                           ; build/default/production/mcc_generated_files/device_config.p1 \
    82                           ; build/default/production/main.p1 \
    83                           ; build/default/production/mcc_generated_files/memory.p1 \
    84                           ; --errformat=%f:%l:%c: error: (%n) %s \
    85                           ; --warnformat=%f:%l:%c: warning: (%n) %s \
    86                           ; --msgformat=%f:%l:%c: advisory: (%n) %s
    87                           ;
    88  0000                     
    89                           ; Version 2.10
    90                           ; Generated 31/07/2019 GMT
    91                           ; 
    92                           ; Copyright Â© 2019, Microchip Technology Inc. and its subsidiaries ("Microchip")
    93                           ; All rights reserved.
    94                           ; 
    95                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
    96                           ; 
    97                           ; Redistribution and use in source and binary forms, with or without modification, are
    98                           ; permitted provided that the following conditions are met:
    99                           ; 
   100                           ;     1. Redistributions of source code must retain the above copyright notice, this list of
   101                           ;        conditions and the following disclaimer.
   102                           ; 
   103                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this list
   104                           ;        of conditions and the following disclaimer in the documentation and/or other
   105                           ;        materials provided with the distribution.
   106                           ; 
   107                           ;     3. Microchip's name may not be used to endorse or promote products derived from this
   108                           ;        software without specific prior written permission.
   109                           ; 
   110                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
   111                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
   112                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
   113                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
   114                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
   115                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   116                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   117                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   118                           ; 
   119                           ; 
   120                           ; Code-generator required, PIC18F46K20 Definitions
   121                           ; 
   122                           ; SFR Addresses
   123  0000                     
   124                           ; Padding undefined space
   125                           
   126                           ; Config register CONFIG1H @ 0x300001
   127                           ;	Oscillator Selection bits
   128                           ;	FOSC = HS, HS oscillator
   129                           ;	Fail-Safe Clock Monitor Enable bit
   130                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   131                           ;	Internal/External Oscillator Switchover bit
   132                           ;	IESO = OFF, Oscillator Switchover mode disabled
   133                           
   134                           ; Config register CONFIG2L @ 0x300002
   135                           ;	Power-up Timer Enable bit
   136                           ;	PWRT = OFF, PWRT disabled
   137                           ;	Brown-out Reset Enable bits
   138                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   139                           ;	Brown Out Reset Voltage bits
   140                           ;	BORV = 18, VBOR set to 1.8 V nominal
   141                           
   142                           ; Config register CONFIG2H @ 0x300003
   143                           ;	Watchdog Timer Enable bit
   144                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   145                           ;	Watchdog Timer Postscale Select bits
   146                           ;	WDTPS = 32768, 1:32768
   147                           
   148                           ; Padding undefined space
   149                           
   150                           ; Config register CONFIG3H @ 0x300005
   151                           ;	CCP2 MUX bit
   152                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   153                           ;	PORTB A/D Enable bit
   154                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   155                           ;	Low-Power Timer1 Oscillator Enable bit
   156                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   157                           ;	HFINTOSC Fast Start-up
   158                           ;	HFOFST = ON, HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.
   159                           ;	MCLR Pin Enable bit
   160                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   161                           
   162                           ; Config register CONFIG4L @ 0x300006
   163                           ;	Stack Full/Underflow Reset Enable bit
   164                           ;	STVREN = ON, Stack full/underflow will cause Reset
   165                           ;	Single-Supply ICSP Enable bit
   166                           ;	LVP = ON, Single-Supply ICSP enabled
   167                           ;	Extended Instruction Set Enable bit
   168                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   169                           ;	Background Debugger Enable bit
   170                           ;	DEBUG = OFF, Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins
   171                           
   172                           ; Padding undefined space
   173                           
   174                           ; Config register CONFIG5L @ 0x300008
   175                           ;	Code Protection Block 0
   176                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   177                           ;	Code Protection Block 1
   178                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   179                           ;	Code Protection Block 2
   180                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   181                           ;	Code Protection Block 3
   182                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   183                           
   184                           ; Config register CONFIG5H @ 0x300009
   185                           ;	Boot Block Code Protection bit
   186                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   187                           ;	Data EEPROM Code Protection bit
   188                           ;	CPD = OFF, Data EEPROM not code-protected
   189                           
   190                           ; Config register CONFIG6L @ 0x30000A
   191                           ;	Write Protection Block 0
   192                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   193                           ;	Write Protection Block 1
   194                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   195                           ;	Write Protection Block 2
   196                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   197                           ;	Write Protection Block 3
   198                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   199                           
   200                           ; Config register CONFIG6H @ 0x30000B
   201                           ;	Configuration Register Write Protection bit
   202                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   203                           ;	Boot Block Write Protection bit
   204                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   205                           ;	Data EEPROM Write Protection bit
   206                           ;	WRTD = OFF, Data EEPROM not write-protected
   207                           
   208                           ; Config register CONFIG7L @ 0x30000C
   209                           ;	Table Read Protection Block 0
   210                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   211                           ;	Table Read Protection Block 1
   212                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   213                           ;	Table Read Protection Block 2
   214                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   215                           ;	Table Read Protection Block 3
   216                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   217                           
   218                           ; Config register CONFIG7H @ 0x30000D
   219                           ;	Boot Block Table Read Protection bit
   220                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   221                           
   222                           	psect	config
   223  300000                     	org	0
   224  300000  FF                 	db	255
   225  300001                     	org	1
   226  300001  02                 	db	2
   227  300002                     	org	2
   228  300002  1F                 	db	31
   229  300003                     	org	3
   230  300003  1E                 	db	30
   231  300004                     	org	4
   232  300004  FF                 	db	255
   233  300005                     	org	5
   234  300005  8B                 	db	139
   235  300006                     	org	6
   236  300006  85                 	db	133
   237  300007                     	org	7
   238  300007  FF                 	db	255
   239  300008                     	org	8
   240  300008  0F                 	db	15
   241  300009                     	org	9
   242  300009  C0                 	db	192
   243  30000A                     	org	10
   244  30000A  0F                 	db	15
   245  30000B                     	org	11
   246  30000B  E0                 	db	224
   247  30000C                     	org	12
   248  30000C  0F                 	db	15
   249  30000D                     	org	13
   250  30000D  40                 	db	64
   251                           
   252                           ; Config register IDLOC0 @ 0x200000
   253                           ;	unspecified using default value
   254                           
   255                           ; Config register IDLOC1 @ 0x200001
   256                           ;	unspecified using default value
   257                           
   258                           ; Config register IDLOC2 @ 0x200002
   259                           ;	unspecified using default value
   260                           
   261                           ; Config register IDLOC3 @ 0x200003
   262                           ;	unspecified using default value
   263                           
   264                           ; Config register IDLOC4 @ 0x200004
   265                           ;	unspecified using default value
   266                           
   267                           ; Config register IDLOC5 @ 0x200005
   268                           ;	unspecified using default value
   269                           
   270                           ; Config register IDLOC6 @ 0x200006
   271                           ;	unspecified using default value
   272                           
   273                           ; Config register IDLOC7 @ 0x200007
   274                           ;	unspecified using default value
   275                           
   276                           	psect	idloc
   277  200000                     	org	0
   278  200000  FF                 	db	255
   279  200001                     	org	1
   280  200001  FF                 	db	255
   281  200002                     	org	2
   282  200002  FF                 	db	255
   283  200003                     	org	3
   284  200003  FF                 	db	255
   285  200004                     	org	4
   286  200004  FF                 	db	255
   287  200005                     	org	5
   288  200005  FF                 	db	255
   289  200006                     	org	6
   290  200006  FF                 	db	255
   291  200007                     	org	7
   292  200007  FF                 	db	255
   293                           
   294                           	psect	smallconst
   295  000000                     __smallconst:
   296                           	opt callstack 0
   297                           
   298                           	psect	mediumconst
   299  000000                     __mediumconst:
   300                           	opt callstack 0	; top of RAM usage
   301                           
   302                           	psect	reset_vec
   303  000000                     
   304                           ; No powerup routine
   305                           ; No interrupt routine
   306  0000                     
   307                           ;Initialize the stack pointer (FSR1)
   308  0000                     
   309                           	psect	init
   310  000000                     start:
   311                           	opt callstack 0
   312  000000  EF87  F07F         	goto	start_initialization	;jump to C runtime clear & initialization
   313                           
   314                           	psect	text
   315  000000                     intlevel0:
   316                           	opt callstack 0
   317  000000                     intlevel1:
   318                           	opt callstack 0
   319  000000                     intlevel2:
   320                           	opt callstack 0
   321  000000                     intlevel3:
   322                           	opt callstack 0
   323                           
   324                           	psect	ramtop
   325  001000                     __ramtop:
   326                           	opt callstack 0
   327                           
   328                           	psect	stack
   329  000000                     ___sp:
   330                           	opt callstack 0
   331  000000                     ___inthi_sp:
   332                           	opt callstack 0
   333  000000                     ___intlo_sp:
   334                           	opt callstack 0
   335                           tosu	equ	0xFFF
   336                           tosh	equ	0xFFE
   337                           tosl	equ	0xFFD
   338                           stkptr	equ	0xFFC
   339                           pclatu	equ	0xFFB
   340                           pclath	equ	0xFFA
   341                           pcl	equ	0xFF9
   342                           tblptru	equ	0xFF8
   343                           tblptrh	equ	0xFF7
   344                           tblptrl	equ	0xFF6
   345                           tablat	equ	0xFF5
   346                           prodh	equ	0xFF4
   347                           prodl	equ	0xFF3
   348                           indf0	equ	0xFEF
   349                           postinc0	equ	0xFEE
   350                           postdec0	equ	0xFED
   351                           preinc0	equ	0xFEC
   352                           plusw0	equ	0xFEB
   353                           fsr0h	equ	0xFEA
   354                           fsr0l	equ	0xFE9
   355                           wreg	equ	0xFE8
   356                           indf1	equ	0xFE7
   357                           postinc1	equ	0xFE6
   358                           postdec1	equ	0xFE5
   359                           preinc1	equ	0xFE4
   360                           plusw1	equ	0xFE3
   361                           fsr1h	equ	0xFE2
   362                           fsr1l	equ	0xFE1
   363                           bsr	equ	0xFE0
   364                           indf2	equ	0xFDF
   365                           postinc2	equ	0xFDE
   366                           postdec2	equ	0xFDD
   367                           preinc2	equ	0xFDC
   368                           plusw2	equ	0xFDB
   369                           fsr2h	equ	0xFDA
   370                           fsr2l	equ	0xFD9
   371                           status	equ	0xFD8


Microchip Technology PIC18 Macro Assembler V2.10 build 88905656 
Symbol Table                                                                                               Sat Sep 26 16:57:34 2020

                __S1 0009                 ___sp 0000                 _main FFA4                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 000F5F  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FF0E          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
