OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 674455 674455 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23554
Number of terminals:      771
Number of snets:          2
Number of nets:           18492

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 393.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 785381.
[INFO DRT-0033] mcon shape region query size = 503896.
[INFO DRT-0033] met1 shape region query size = 140800.
[INFO DRT-0033] via shape region query size = 30260.
[INFO DRT-0033] met2 shape region query size = 18568.
[INFO DRT-0033] via2 shape region query size = 24208.
[INFO DRT-0033] met3 shape region query size = 18515.
[INFO DRT-0033] via3 shape region query size = 24208.
[INFO DRT-0033] met4 shape region query size = 7302.
[INFO DRT-0033] via4 shape region query size = 1201.
[INFO DRT-0033] met5 shape region query size = 1250.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3196 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 393 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11026 groups.
#scanned instances     = 23554
#unique  instances     = 393
#stdCellGenAp          = 14607
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9534
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69220
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:25, elapsed time = 00:01:24, memory = 437.38 (MB), peak = 449.56 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193174

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 97 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57789.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45016.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25081.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7489.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2016.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 282.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 497.71 (MB), peak = 497.71 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84886 vertical wires in 2 frboxes and 52787 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12160 vertical wires in 2 frboxes and 16879 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 870.56 (MB), peak = 870.56 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 870.56 (MB), peak = 870.56 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 1406.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 1749.61 (MB).
    Completing 30% with 3369 violations.
    elapsed time = 00:00:40, memory = 1797.88 (MB).
    Completing 40% with 3369 violations.
    elapsed time = 00:00:55, memory = 1901.51 (MB).
    Completing 50% with 3369 violations.
    elapsed time = 00:01:08, memory = 1812.37 (MB).
    Completing 60% with 6303 violations.
    elapsed time = 00:01:26, memory = 1898.24 (MB).
    Completing 70% with 6303 violations.
    elapsed time = 00:01:35, memory = 2003.50 (MB).
    Completing 80% with 9535 violations.
    elapsed time = 00:01:56, memory = 2016.78 (MB).
    Completing 90% with 9535 violations.
    elapsed time = 00:02:10, memory = 2053.25 (MB).
    Completing 100% with 12516 violations.
    elapsed time = 00:02:17, memory = 1969.91 (MB).
[INFO DRT-0199]   Number of violations = 14649.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     32      0      0      0      0      0      3      0
Metal Spacing       16      0   2092      0    960    269     40      0     37
Min Hole             0      0      9      0      1      0      0      0      0
Recheck             62      0   1136      0    620    160     99      0     56
Short               12     12   5876     17   2678    343     27      1     91
[INFO DRT-0267] cpu time = 00:21:54, elapsed time = 00:02:18, memory = 2218.74 (MB), peak = 2218.74 (MB)
Total wire length = 1035722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 282912 um.
Total wire length on LAYER met2 = 426443 um.
Total wire length on LAYER met3 = 214653 um.
Total wire length on LAYER met4 = 96499 um.
Total wire length on LAYER met5 = 15213 um.
Total number of vias = 176211.
Up-via summary (total 176211):

-------------------------
 FR_MASTERSLICE         0
            li1     68994
           met1     85999
           met2     16705
           met3      4053
           met4       460
-------------------------
                   176211


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14649 violations.
    elapsed time = 00:00:12, memory = 2218.99 (MB).
    Completing 20% with 14649 violations.
    elapsed time = 00:00:24, memory = 2257.73 (MB).
    Completing 30% with 12819 violations.
    elapsed time = 00:00:28, memory = 2224.77 (MB).
    Completing 40% with 12819 violations.
    elapsed time = 00:00:46, memory = 2265.00 (MB).
    Completing 50% with 12819 violations.
    elapsed time = 00:00:54, memory = 2266.06 (MB).
    Completing 60% with 11355 violations.
    elapsed time = 00:01:09, memory = 2259.42 (MB).
    Completing 70% with 11355 violations.
    elapsed time = 00:01:23, memory = 2339.25 (MB).
    Completing 80% with 9310 violations.
    elapsed time = 00:01:49, memory = 2272.13 (MB).
    Completing 90% with 9310 violations.
    elapsed time = 00:02:07, memory = 2340.02 (MB).
    Completing 100% with 7476 violations.
    elapsed time = 00:02:20, memory = 2274.67 (MB).
[INFO DRT-0199]   Number of violations = 7476.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         14      0      0      0      0      0      0
Metal Spacing        0   1427      0    555     88      6     12
Min Hole             0      0      0      1      0      0      0
Short                0   4212      2   1081     70      5      3
[INFO DRT-0267] cpu time = 00:21:21, elapsed time = 00:02:20, memory = 2274.67 (MB), peak = 2409.29 (MB)
Total wire length = 1025813 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279500 um.
Total wire length on LAYER met2 = 422027 um.
Total wire length on LAYER met3 = 214070 um.
Total wire length on LAYER met4 = 96084 um.
Total wire length on LAYER met5 = 14131 um.
Total number of vias = 174514.
Up-via summary (total 174514):

-------------------------
 FR_MASTERSLICE         0
            li1     69050
           met1     84461
           met2     16611
           met3      4006
           met4       386
-------------------------
                   174514


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7476 violations.
    elapsed time = 00:00:06, memory = 2274.67 (MB).
    Completing 20% with 7476 violations.
    elapsed time = 00:00:23, memory = 2306.71 (MB).
    Completing 30% with 7643 violations.
    elapsed time = 00:00:28, memory = 2274.74 (MB).
    Completing 40% with 7643 violations.
    elapsed time = 00:00:47, memory = 2307.30 (MB).
    Completing 50% with 7643 violations.
    elapsed time = 00:00:56, memory = 2332.55 (MB).
    Completing 60% with 7419 violations.
    elapsed time = 00:01:08, memory = 2311.29 (MB).
    Completing 70% with 7419 violations.
    elapsed time = 00:01:20, memory = 2410.82 (MB).
    Completing 80% with 7334 violations.
    elapsed time = 00:01:37, memory = 2298.68 (MB).
    Completing 90% with 7334 violations.
    elapsed time = 00:01:57, memory = 2382.43 (MB).
    Completing 100% with 7135 violations.
    elapsed time = 00:02:16, memory = 2302.66 (MB).
[INFO DRT-0199]   Number of violations = 7135.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          4      0      1      0      0      0
Metal Spacing        0   1372      0    510    100      6
Short                0   4143      2    961     32      4
[INFO DRT-0267] cpu time = 00:22:01, elapsed time = 00:02:17, memory = 2302.66 (MB), peak = 2487.88 (MB)
Total wire length = 1023983 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279762 um.
Total wire length on LAYER met2 = 421151 um.
Total wire length on LAYER met3 = 213803 um.
Total wire length on LAYER met4 = 95854 um.
Total wire length on LAYER met5 = 13412 um.
Total number of vias = 173356.
Up-via summary (total 173356):

-------------------------
 FR_MASTERSLICE         0
            li1     69058
           met1     83736
           met2     16285
           met3      3937
           met4       340
-------------------------
                   173356


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7135 violations.
    elapsed time = 00:00:08, memory = 2304.95 (MB).
    Completing 20% with 7135 violations.
    elapsed time = 00:00:25, memory = 2468.38 (MB).
    Completing 30% with 5588 violations.
    elapsed time = 00:00:42, memory = 2373.22 (MB).
    Completing 40% with 5588 violations.
    elapsed time = 00:00:59, memory = 2453.14 (MB).
    Completing 50% with 5588 violations.
    elapsed time = 00:01:11, memory = 2382.37 (MB).
    Completing 60% with 4221 violations.
    elapsed time = 00:01:29, memory = 2418.96 (MB).
    Completing 70% with 4221 violations.
    elapsed time = 00:01:41, memory = 2591.23 (MB).
    Completing 80% with 2667 violations.
    elapsed time = 00:02:00, memory = 2424.87 (MB).
    Completing 90% with 2667 violations.
    elapsed time = 00:02:13, memory = 2457.59 (MB).
    Completing 100% with 1351 violations.
    elapsed time = 00:02:25, memory = 2443.92 (MB).
[INFO DRT-0199]   Number of violations = 1351.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      1      0      0
Metal Spacing        0    361      0    121     24
Min Hole             0      1      0      0      0
Short                0    622      1    211      8
[INFO DRT-0267] cpu time = 00:22:29, elapsed time = 00:02:26, memory = 2443.92 (MB), peak = 2620.91 (MB)
Total wire length = 1023537 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274060 um.
Total wire length on LAYER met2 = 415641 um.
Total wire length on LAYER met3 = 218809 um.
Total wire length on LAYER met4 = 101807 um.
Total wire length on LAYER met5 = 13218 um.
Total number of vias = 176843.
Up-via summary (total 176843):

-------------------------
 FR_MASTERSLICE         0
            li1     69074
           met1     84735
           met2     18139
           met3      4568
           met4       327
-------------------------
                   176843


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1351 violations.
    elapsed time = 00:00:00, memory = 2451.84 (MB).
    Completing 20% with 1351 violations.
    elapsed time = 00:00:02, memory = 2522.23 (MB).
    Completing 30% with 1157 violations.
    elapsed time = 00:00:10, memory = 2452.07 (MB).
    Completing 40% with 1157 violations.
    elapsed time = 00:00:11, memory = 2456.32 (MB).
    Completing 50% with 1157 violations.
    elapsed time = 00:00:16, memory = 2456.32 (MB).
    Completing 60% with 1030 violations.
    elapsed time = 00:00:18, memory = 2419.50 (MB).
    Completing 70% with 1030 violations.
    elapsed time = 00:00:20, memory = 2451.97 (MB).
    Completing 80% with 751 violations.
    elapsed time = 00:00:32, memory = 2485.80 (MB).
    Completing 90% with 751 violations.
    elapsed time = 00:00:33, memory = 2466.35 (MB).
    Completing 100% with 281 violations.
    elapsed time = 00:00:44, memory = 2394.56 (MB).
[INFO DRT-0199]   Number of violations = 281.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     65     27      3
Short                0    147     38      0
[INFO DRT-0267] cpu time = 00:03:43, elapsed time = 00:00:44, memory = 2360.69 (MB), peak = 2620.91 (MB)
Total wire length = 1023524 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273776 um.
Total wire length on LAYER met2 = 415400 um.
Total wire length on LAYER met3 = 219000 um.
Total wire length on LAYER met4 = 102128 um.
Total wire length on LAYER met5 = 13218 um.
Total number of vias = 177054.
Up-via summary (total 177054):

-------------------------
 FR_MASTERSLICE         0
            li1     69085
           met1     84817
           met2     18214
           met3      4611
           met4       327
-------------------------
                   177054


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 281 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 20% with 281 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 30% with 274 violations.
    elapsed time = 00:00:01, memory = 2360.69 (MB).
    Completing 40% with 274 violations.
    elapsed time = 00:00:01, memory = 2360.69 (MB).
    Completing 50% with 274 violations.
    elapsed time = 00:00:01, memory = 2360.69 (MB).
    Completing 60% with 221 violations.
    elapsed time = 00:00:05, memory = 2360.69 (MB).
    Completing 70% with 221 violations.
    elapsed time = 00:00:05, memory = 2360.69 (MB).
    Completing 80% with 96 violations.
    elapsed time = 00:00:09, memory = 2360.69 (MB).
    Completing 90% with 96 violations.
    elapsed time = 00:00:09, memory = 2360.69 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:12, memory = 2360.69 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2
Metal Spacing       12      8
Short               14      2
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:12, memory = 2360.69 (MB), peak = 2620.91 (MB)
Total wire length = 1023530 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273877 um.
Total wire length on LAYER met2 = 415164 um.
Total wire length on LAYER met3 = 218963 um.
Total wire length on LAYER met4 = 102307 um.
Total wire length on LAYER met5 = 13218 um.
Total number of vias = 177082.
Up-via summary (total 177082):

-------------------------
 FR_MASTERSLICE         0
            li1     69084
           met1     84816
           met2     18228
           met3      4627
           met4       327
-------------------------
                   177082


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 2360.69 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 2360.69 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 2360.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 2360.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:10, memory = 2360.69 (MB), peak = 2620.91 (MB)
Total wire length = 1023475 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273820 um.
Total wire length on LAYER met2 = 415157 um.
Total wire length on LAYER met3 = 218946 um.
Total wire length on LAYER met4 = 102332 um.
Total wire length on LAYER met5 = 13218 um.
Total number of vias = 177084.
Up-via summary (total 177084):

-------------------------
 FR_MASTERSLICE         0
            li1     69086
           met1     84811
           met2     18229
           met3      4631
           met4       327
-------------------------
                   177084


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023475 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273820 um.
Total wire length on LAYER met2 = 415157 um.
Total wire length on LAYER met3 = 218946 um.
Total wire length on LAYER met4 = 102332 um.
Total wire length on LAYER met5 = 13218 um.
Total number of vias = 177084.
Up-via summary (total 177084):

-------------------------
 FR_MASTERSLICE         0
            li1     69086
           met1     84811
           met2     18229
           met3      4631
           met4       327
-------------------------
                   177084


[INFO DRT-0267] cpu time = 01:32:15, elapsed time = 00:10:30, memory = 2360.69 (MB), peak = 2620.91 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 17 antenna violations.
[INFO GRT-0015] Inserted 24 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3196 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 393 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11024 groups.
#scanned instances     = 23578
#unique  instances     = 393
#stdCellGenAp          = 14607
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9534
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69220
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:07, elapsed time = 00:01:36, memory = 2307.54 (MB), peak = 2620.91 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     201758

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 97 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57800.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45008.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25060.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7469.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2003.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 277.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2307.54 (MB), peak = 2620.91 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84863 vertical wires in 2 frboxes and 52754 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12140 vertical wires in 2 frboxes and 16978 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2244.76 (MB), peak = 2620.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2244.76 (MB), peak = 2620.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2244.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2344.01 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:05, memory = 2244.76 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:11, memory = 2319.56 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:12, memory = 2191.30 (MB).
    Completing 60% with 151 violations.
    elapsed time = 00:00:15, memory = 2299.54 (MB).
    Completing 70% with 151 violations.
    elapsed time = 00:00:17, memory = 2392.88 (MB).
    Completing 80% with 221 violations.
    elapsed time = 00:00:19, memory = 2329.47 (MB).
    Completing 90% with 221 violations.
    elapsed time = 00:00:22, memory = 2384.01 (MB).
    Completing 100% with 257 violations.
    elapsed time = 00:00:23, memory = 2279.00 (MB).
[INFO DRT-0199]   Number of violations = 303.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        9      7     28     18      7
Recheck              3      6     19      8     10
Short               37     40     82     15     14
[INFO DRT-0267] cpu time = 00:03:52, elapsed time = 00:00:23, memory = 2397.46 (MB), peak = 2620.91 (MB)
Total wire length = 1023719 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273833 um.
Total wire length on LAYER met2 = 414985 um.
Total wire length on LAYER met3 = 217863 um.
Total wire length on LAYER met4 = 102644 um.
Total wire length on LAYER met5 = 14391 um.
Total number of vias = 177127.
Up-via summary (total 177127):

-------------------------
 FR_MASTERSLICE         0
            li1     69113
           met1     84818
           met2     18210
           met3      4647
           met4       339
-------------------------
                   177127


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 303 violations.
    elapsed time = 00:00:01, memory = 2397.46 (MB).
    Completing 20% with 303 violations.
    elapsed time = 00:00:04, memory = 2465.06 (MB).
    Completing 30% with 274 violations.
    elapsed time = 00:00:05, memory = 2253.16 (MB).
    Completing 40% with 274 violations.
    elapsed time = 00:00:08, memory = 2318.18 (MB).
    Completing 50% with 274 violations.
    elapsed time = 00:00:09, memory = 2307.43 (MB).
    Completing 60% with 221 violations.
    elapsed time = 00:00:11, memory = 2363.12 (MB).
    Completing 70% with 221 violations.
    elapsed time = 00:00:13, memory = 2385.41 (MB).
    Completing 80% with 154 violations.
    elapsed time = 00:00:15, memory = 2252.76 (MB).
    Completing 90% with 154 violations.
    elapsed time = 00:00:18, memory = 2349.95 (MB).
    Completing 100% with 94 violations.
    elapsed time = 00:00:23, memory = 2253.43 (MB).
[INFO DRT-0199]   Number of violations = 94.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        4      0     16      1      0
Short               11     11     42      3      6
[INFO DRT-0267] cpu time = 00:03:54, elapsed time = 00:00:23, memory = 2397.91 (MB), peak = 2620.91 (MB)
Total wire length = 1023673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273839 um.
Total wire length on LAYER met2 = 414961 um.
Total wire length on LAYER met3 = 217961 um.
Total wire length on LAYER met4 = 102677 um.
Total wire length on LAYER met5 = 14232 um.
Total number of vias = 177136.
Up-via summary (total 177136):

-------------------------
 FR_MASTERSLICE         0
            li1     69115
           met1     84811
           met2     18221
           met3      4646
           met4       343
-------------------------
                   177136


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 94 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 20% with 94 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 30% with 102 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 40% with 102 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 50% with 102 violations.
    elapsed time = 00:00:01, memory = 2429.91 (MB).
    Completing 60% with 94 violations.
    elapsed time = 00:00:02, memory = 2397.91 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:02, memory = 2397.91 (MB).
    Completing 80% with 95 violations.
    elapsed time = 00:00:03, memory = 2397.91 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:00:03, memory = 2397.91 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:00:04, memory = 2397.91 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      5      4      0
Short               12     20     54      2
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:04, memory = 2397.91 (MB), peak = 2620.91 (MB)
Total wire length = 1023644 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 273833 um.
Total wire length on LAYER met2 = 414974 um.
Total wire length on LAYER met3 = 217984 um.
Total wire length on LAYER met4 = 102647 um.
Total wire length on LAYER met5 = 14204 um.
Total number of vias = 177127.
Up-via summary (total 177127):

-------------------------
 FR_MASTERSLICE         0
            li1     69115
           met1     84805
           met2     18225
           met3      4643
           met4       339
-------------------------
                   177127


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 30% with 86 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 40% with 86 violations.
    elapsed time = 00:00:00, memory = 2397.91 (MB).
    Completing 50% with 86 violations.
    elapsed time = 00:00:01, memory = 2397.91 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:01, memory = 2397.91 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:01, memory = 2397.91 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:03, memory = 2397.91 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:03, memory = 2397.91 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 2397.91 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:03, memory = 2397.91 (MB), peak = 2620.91 (MB)
Total wire length = 1023653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274011 um.
Total wire length on LAYER met2 = 414996 um.
Total wire length on LAYER met3 = 217755 um.
Total wire length on LAYER met4 = 102670 um.
Total wire length on LAYER met5 = 14219 um.
Total number of vias = 177183.
Up-via summary (total 177183):

-------------------------
 FR_MASTERSLICE         0
            li1     69114
           met1     84838
           met2     18246
           met3      4646
           met4       339
-------------------------
                   177183


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274011 um.
Total wire length on LAYER met2 = 414996 um.
Total wire length on LAYER met3 = 217755 um.
Total wire length on LAYER met4 = 102670 um.
Total wire length on LAYER met5 = 14219 um.
Total number of vias = 177183.
Up-via summary (total 177183):

-------------------------
 FR_MASTERSLICE         0
            li1     69114
           met1     84838
           met2     18246
           met3      4646
           met4       339
-------------------------
                   177183


[INFO DRT-0267] cpu time = 00:08:35, elapsed time = 00:00:55, memory = 2397.91 (MB), peak = 2620.91 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 3 net violations.
[INFO ANT-0001] Found 3 pin violations.
[INFO GRT-0012] Found 3 antenna violations.
[INFO GRT-0015] Inserted 15 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3196 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 393 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11020 groups.
#scanned instances     = 23593
#unique  instances     = 393
#stdCellGenAp          = 14607
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9534
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69220
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:54, elapsed time = 00:01:36, memory = 2398.11 (MB), peak = 2620.91 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     201777

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 97 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57807.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45009.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25061.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7470.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2003.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 276.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2398.11 (MB), peak = 2620.91 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84871 vertical wires in 2 frboxes and 52755 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12090 vertical wires in 2 frboxes and 16953 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2398.23 (MB), peak = 2620.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2398.23 (MB), peak = 2620.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2398.23 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 2464.38 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:05, memory = 2398.49 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:06, memory = 2441.24 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:08, memory = 2398.49 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:11, memory = 2432.02 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:12, memory = 2497.02 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:15, memory = 2432.14 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:17, memory = 2464.34 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:18, memory = 2432.15 (MB).
[INFO DRT-0199]   Number of violations = 34.
Viol/Layer        met1   met3   met5
Metal Spacing        5      1      5
Recheck              1      5      3
Short               13      0      1
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:18, memory = 2432.15 (MB), peak = 2620.91 (MB)
Total wire length = 1023670 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274052 um.
Total wire length on LAYER met2 = 414999 um.
Total wire length on LAYER met3 = 217990 um.
Total wire length on LAYER met4 = 102667 um.
Total wire length on LAYER met5 = 13961 um.
Total number of vias = 177201.
Up-via summary (total 177201):

-------------------------
 FR_MASTERSLICE         0
            li1     69133
           met1     84839
           met2     18244
           met3      4648
           met4       337
-------------------------
                   177201


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:01, memory = 2449.39 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:03, memory = 2482.90 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:04, memory = 2449.39 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:07, memory = 2489.89 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:08, memory = 2449.39 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:13, memory = 2481.63 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:15, memory = 2528.38 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:17, memory = 2449.53 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:19, memory = 2492.08 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:21, memory = 2453.83 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met3
Short                1      1
[INFO DRT-0267] cpu time = 00:03:34, elapsed time = 00:00:22, memory = 2377.18 (MB), peak = 2620.91 (MB)
Total wire length = 1023668 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274044 um.
Total wire length on LAYER met2 = 415000 um.
Total wire length on LAYER met3 = 218002 um.
Total wire length on LAYER met4 = 102663 um.
Total wire length on LAYER met5 = 13958 um.
Total number of vias = 177203.
Up-via summary (total 177203):

-------------------------
 FR_MASTERSLICE         0
            li1     69131
           met1     84841
           met2     18246
           met3      4648
           met4       337
-------------------------
                   177203


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 2377.18 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 2377.18 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met3
Short                1      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2423.45 (MB), peak = 2620.91 (MB)
Total wire length = 1023670 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274044 um.
Total wire length on LAYER met2 = 415000 um.
Total wire length on LAYER met3 = 218004 um.
Total wire length on LAYER met4 = 102663 um.
Total wire length on LAYER met5 = 13958 um.
Total number of vias = 177203.
Up-via summary (total 177203):

-------------------------
 FR_MASTERSLICE         0
            li1     69131
           met1     84841
           met2     18246
           met3      4648
           met4       337
-------------------------
                   177203


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:01, memory = 2475.45 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:02, memory = 2528.88 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:03, memory = 2528.88 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:04, memory = 2570.40 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:05, memory = 2423.17 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:07, memory = 2668.25 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:08, memory = 2529.50 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:09, memory = 2493.62 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:09, memory = 2538.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:11, memory = 2376.81 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:06, elapsed time = 00:00:11, memory = 2423.31 (MB), peak = 2758.90 (MB)
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177210.
Up-via summary (total 177210):

-------------------------
 FR_MASTERSLICE         0
            li1     69132
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177210


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177210.
Up-via summary (total 177210):

-------------------------
 FR_MASTERSLICE         0
            li1     69132
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177210


[INFO DRT-0267] cpu time = 00:09:11, elapsed time = 00:00:53, memory = 2423.31 (MB), peak = 2758.90 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3196 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 393 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11020 groups.
#scanned instances     = 23594
#unique  instances     = 393
#stdCellGenAp          = 14607
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9534
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69220
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:56, elapsed time = 00:01:36, memory = 2423.32 (MB), peak = 2758.90 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     201777

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 97 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57807.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45009.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25061.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7470.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2003.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 276.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2423.32 (MB), peak = 2758.90 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84871 vertical wires in 2 frboxes and 52755 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12115 vertical wires in 2 frboxes and 16998 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2423.62 (MB), peak = 2758.90 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:03, memory = 2423.62 (MB), peak = 2758.90 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2423.62 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2552.66 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 2453.30 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:07, memory = 2519.60 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:09, memory = 2423.76 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:12, memory = 2508.28 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:13, memory = 2575.51 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:15, memory = 2532.25 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:18, memory = 2535.40 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:19, memory = 2447.25 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:03:37, elapsed time = 00:00:19, memory = 2449.82 (MB), peak = 2758.90 (MB)
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177211.
Up-via summary (total 177211):

-------------------------
 FR_MASTERSLICE         0
            li1     69133
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177211


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:01, memory = 2497.02 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:03, memory = 2660.48 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 2472.21 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:07, memory = 2540.70 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:08, memory = 2556.55 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:11, memory = 2556.55 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:16, memory = 2602.64 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:17, memory = 2447.12 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:20, memory = 2573.10 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:22, memory = 2448.42 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:22, memory = 2451.25 (MB), peak = 2758.90 (MB)
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177211.
Up-via summary (total 177211):

-------------------------
 FR_MASTERSLICE         0
            li1     69133
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177211


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177211.
Up-via summary (total 177211):

-------------------------
 FR_MASTERSLICE         0
            li1     69133
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177211


[INFO DRT-0267] cpu time = 00:07:18, elapsed time = 00:00:42, memory = 2451.25 (MB), peak = 2758.90 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3196 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 393 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11019 groups.
#scanned instances     = 23595
#unique  instances     = 393
#stdCellGenAp          = 14607
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9534
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69220
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:58, elapsed time = 00:01:39, memory = 2450.29 (MB), peak = 2758.90 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     201777

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 97 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57807.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45009.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25061.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7470.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2003.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 276.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2450.29 (MB), peak = 2758.90 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84871 vertical wires in 2 frboxes and 52755 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12128 vertical wires in 2 frboxes and 16860 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2450.28 (MB), peak = 2758.90 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2450.28 (MB), peak = 2758.90 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2478.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 2512.56 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 2506.26 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:06, memory = 2548.99 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:08, memory = 2510.05 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:11, memory = 2555.02 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:12, memory = 2547.46 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:15, memory = 2504.31 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:20, memory = 2591.54 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:21, memory = 2559.29 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:03:28, elapsed time = 00:00:21, memory = 2559.29 (MB), peak = 2758.90 (MB)
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177212.
Up-via summary (total 177212):

-------------------------
 FR_MASTERSLICE         0
            li1     69134
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177212


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:01, memory = 2521.96 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:03, memory = 2539.01 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 2470.41 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:07, memory = 2570.17 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:08, memory = 2529.68 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:10, memory = 2507.21 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:12, memory = 2542.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:14, memory = 2496.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:16, memory = 2623.21 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:19, memory = 2506.85 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:35, elapsed time = 00:00:19, memory = 2506.85 (MB), peak = 2758.90 (MB)
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177212.
Up-via summary (total 177212):

-------------------------
 FR_MASTERSLICE         0
            li1     69134
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177212


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415003 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177212.
Up-via summary (total 177212):

-------------------------
 FR_MASTERSLICE         0
            li1     69134
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177212


[INFO DRT-0267] cpu time = 00:07:04, elapsed time = 00:00:40, memory = 2506.85 (MB), peak = 2758.90 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3196 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 393 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11019 groups.
#scanned instances     = 23596
#unique  instances     = 393
#stdCellGenAp          = 14607
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9534
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69220
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:57, elapsed time = 00:01:36, memory = 2506.85 (MB), peak = 2758.90 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     201777

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 97 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57807.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 45009.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25061.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7470.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2003.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 276.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2506.85 (MB), peak = 2758.90 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84871 vertical wires in 2 frboxes and 52755 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12090 vertical wires in 2 frboxes and 16878 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2506.93 (MB), peak = 2758.90 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:03, memory = 2506.93 (MB), peak = 2758.90 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2525.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 2654.99 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:05, memory = 2555.55 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:06, memory = 2585.36 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:08, memory = 2586.64 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:11, memory = 2639.67 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:12, memory = 2622.85 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:15, memory = 2572.66 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:17, memory = 2645.41 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:18, memory = 2613.15 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Recheck              1
Short                2
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:18, memory = 2613.15 (MB), peak = 2758.90 (MB)
Total wire length = 1023675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415001 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177214.
Up-via summary (total 177214):

-------------------------
 FR_MASTERSLICE         0
            li1     69136
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177214


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:02, memory = 2628.91 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:05, memory = 2782.92 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:07, memory = 2552.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:09, memory = 2652.35 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:11, memory = 2635.71 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:13, memory = 2587.59 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:18, memory = 2652.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:19, memory = 2558.84 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:22, memory = 2697.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:24, memory = 2557.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:08, elapsed time = 00:00:24, memory = 2557.95 (MB), peak = 2782.92 (MB)
Total wire length = 1023675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415001 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177214.
Up-via summary (total 177214):

-------------------------
 FR_MASTERSLICE         0
            li1     69136
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177214


[INFO DRT-0198] Complete detail routing.
Total wire length = 1023675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 274042 um.
Total wire length on LAYER met2 = 415001 um.
Total wire length on LAYER met3 = 218007 um.
Total wire length on LAYER met4 = 102659 um.
Total wire length on LAYER met5 = 13964 um.
Total number of vias = 177214.
Up-via summary (total 177214):

-------------------------
 FR_MASTERSLICE         0
            li1     69136
           met1     84843
           met2     18250
           met3      4648
           met4       337
-------------------------
                   177214


[INFO DRT-0267] cpu time = 00:07:35, elapsed time = 00:00:43, memory = 2557.95 (MB), peak = 2782.92 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 25:42.41[h:]min:sec. CPU time: user 15239.42 sys 10.13 (988%). Peak memory: 2849712KB.
