--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3366 paths analyzed, 361 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.535ns.
--------------------------------------------------------------------------------

Paths for end point counter/sec_r_3 (SLICE_X15Y5.D1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_26 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.480ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_26 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_26
    SLICE_X22Y33.A2      net (fanout=3)        1.687   clkdiv/out1<26>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X17Y5.B5       net (fanout=7)        0.849   counter/GND_4_o_paused_AND_18_o
    SLICE_X17Y5.B        Tilo                  0.259   counter/_n0156_inv1
                                                       counter/_n0156_inv11
    SLICE_X15Y5.D1       net (fanout=5)        0.671   counter/_n0156_inv1
    SLICE_X15Y5.CLK      Tas                   0.322   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.480ns (1.451ns logic, 5.029ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_25 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_25 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_25
    SLICE_X22Y33.A5      net (fanout=3)        1.408   clkdiv/out1<25>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X17Y5.B5       net (fanout=7)        0.849   counter/GND_4_o_paused_AND_18_o
    SLICE_X17Y5.B        Tilo                  0.259   counter/_n0156_inv1
                                                       counter/_n0156_inv11
    SLICE_X15Y5.D1       net (fanout=5)        0.671   counter/_n0156_inv1
    SLICE_X15Y5.CLK      Tas                   0.322   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (1.451ns logic, 4.750ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_24 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_24 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_24
    SLICE_X22Y33.A4      net (fanout=3)        1.323   clkdiv/out1<24>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X17Y5.B5       net (fanout=7)        0.849   counter/GND_4_o_paused_AND_18_o
    SLICE_X17Y5.B        Tilo                  0.259   counter/_n0156_inv1
                                                       counter/_n0156_inv11
    SLICE_X15Y5.D1       net (fanout=5)        0.671   counter/_n0156_inv1
    SLICE_X15Y5.CLK      Tas                   0.322   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (1.451ns logic, 4.665ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_l_4 (SLICE_X15Y9.C4), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_26 (FF)
  Destination:          counter/sec_l_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_26 to counter/sec_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_26
    SLICE_X22Y33.A2      net (fanout=3)        1.687   clkdiv/out1<26>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X15Y6.B5       net (fanout=7)        0.805   counter/GND_4_o_paused_AND_18_o
    SLICE_X15Y6.B        Tilo                  0.259   counter/sec_r<4>
                                                       counter/Reset_OR_DriverANDClockEnable101
    SLICE_X15Y9.C4       net (fanout=10)       0.700   counter/Reset_OR_DriverANDClockEnable10
    SLICE_X15Y9.CLK      Tas                   0.322   counter/sec_l<4>
                                                       counter/sec_l_4_rstpot
                                                       counter/sec_l_4
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (1.451ns logic, 5.014ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_25 (FF)
  Destination:          counter/sec_l_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_25 to counter/sec_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_25
    SLICE_X22Y33.A5      net (fanout=3)        1.408   clkdiv/out1<25>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X15Y6.B5       net (fanout=7)        0.805   counter/GND_4_o_paused_AND_18_o
    SLICE_X15Y6.B        Tilo                  0.259   counter/sec_r<4>
                                                       counter/Reset_OR_DriverANDClockEnable101
    SLICE_X15Y9.C4       net (fanout=10)       0.700   counter/Reset_OR_DriverANDClockEnable10
    SLICE_X15Y9.CLK      Tas                   0.322   counter/sec_l<4>
                                                       counter/sec_l_4_rstpot
                                                       counter/sec_l_4
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (1.451ns logic, 4.735ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_24 (FF)
  Destination:          counter/sec_l_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.101ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_24 to counter/sec_l_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_24
    SLICE_X22Y33.A4      net (fanout=3)        1.323   clkdiv/out1<24>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X15Y6.B5       net (fanout=7)        0.805   counter/GND_4_o_paused_AND_18_o
    SLICE_X15Y6.B        Tilo                  0.259   counter/sec_r<4>
                                                       counter/Reset_OR_DriverANDClockEnable101
    SLICE_X15Y9.C4       net (fanout=10)       0.700   counter/Reset_OR_DriverANDClockEnable10
    SLICE_X15Y9.CLK      Tas                   0.322   counter/sec_l<4>
                                                       counter/sec_l_4_rstpot
                                                       counter/sec_l_4
    -------------------------------------------------  ---------------------------
    Total                                      6.101ns (1.451ns logic, 4.650ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_4 (SLICE_X15Y6.A4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_26 (FF)
  Destination:          counter/sec_r_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.433ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_26 to counter/sec_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_26
    SLICE_X22Y33.A2      net (fanout=3)        1.687   clkdiv/out1<26>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X17Y5.B5       net (fanout=7)        0.849   counter/GND_4_o_paused_AND_18_o
    SLICE_X17Y5.B        Tilo                  0.259   counter/_n0156_inv1
                                                       counter/_n0156_inv11
    SLICE_X15Y6.A4       net (fanout=5)        0.624   counter/_n0156_inv1
    SLICE_X15Y6.CLK      Tas                   0.322   counter/sec_r<4>
                                                       counter/sec_r_4_rstpot
                                                       counter/sec_r_4
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (1.451ns logic, 4.982ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_25 (FF)
  Destination:          counter/sec_r_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_25 to counter/sec_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_25
    SLICE_X22Y33.A5      net (fanout=3)        1.408   clkdiv/out1<25>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X17Y5.B5       net (fanout=7)        0.849   counter/GND_4_o_paused_AND_18_o
    SLICE_X17Y5.B        Tilo                  0.259   counter/_n0156_inv1
                                                       counter/_n0156_inv11
    SLICE_X15Y6.A4       net (fanout=5)        0.624   counter/_n0156_inv1
    SLICE_X15Y6.CLK      Tas                   0.322   counter/sec_r<4>
                                                       counter/sec_r_4_rstpot
                                                       counter/sec_r_4
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.451ns logic, 4.703ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_24 (FF)
  Destination:          counter/sec_r_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_24 to counter/sec_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.408   clkdiv/out1<26>
                                                       clkdiv/out1_24
    SLICE_X22Y33.A4      net (fanout=3)        1.323   clkdiv/out1<24>
    SLICE_X22Y33.A       Tilo                  0.203   db2/mydest
                                                       counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A5      net (fanout=1)        1.822   counter/GND_4_o_paused_AND_18_o4
    SLICE_X15Y13.A       Tilo                  0.259   counter/_n0143_inv1
                                                       counter/GND_4_o_paused_AND_18_o6
    SLICE_X17Y5.B5       net (fanout=7)        0.849   counter/GND_4_o_paused_AND_18_o
    SLICE_X17Y5.B        Tilo                  0.259   counter/_n0156_inv1
                                                       counter/_n0156_inv11
    SLICE_X15Y6.A4       net (fanout=5)        0.624   counter/_n0156_inv1
    SLICE_X15Y6.CLK      Tas                   0.322   counter/sec_r<4>
                                                       counter/sec_r_4_rstpot
                                                       counter/sec_r_4
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (1.451ns logic, 4.618ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point db2/state_1 (SLICE_X25Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db2/state_0 (FF)
  Destination:          db2/state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db2/state_0 to db2/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.198   db2/state<1>
                                                       db2/state_0
    SLICE_X25Y33.DX      net (fanout=4)        0.142   db2/state<0>
    SLICE_X25Y33.CLK     Tckdi       (-Th)    -0.059   db2/state<1>
                                                       db2/state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_l_2 (SLICE_X15Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/min_l_2 (FF)
  Destination:          counter/min_l_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/min_l_2 to counter/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.DQ      Tcko                  0.198   counter/min_l<2>
                                                       counter/min_l_2
    SLICE_X15Y11.D6      net (fanout=7)        0.025   counter/min_l<2>
    SLICE_X15Y11.CLK     Tah         (-Th)    -0.215   counter/min_l<2>
                                                       counter/min_l_2_dpot
                                                       counter/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_3 (SLICE_X15Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_r_3 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_r_3 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.DQ       Tcko                  0.198   counter/sec_r<3>
                                                       counter/sec_r_3
    SLICE_X15Y5.D6       net (fanout=4)        0.028   counter/sec_r<3>
    SLICE_X15Y5.CLK      Tah         (-Th)    -0.215   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: counter/display/Led_3_1/CLK0
  Logical resource: counter/display/Led_3_1/CK0
  Location pin: OLOGIC_X16Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: counter/display/Led_4_1/CLK0
  Logical resource: counter/display/Led_4_1/CK0
  Location pin: OLOGIC_X13Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.535|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3366 paths, 0 nets, and 421 connections

Design statistics:
   Minimum period:   6.535ns{1}   (Maximum frequency: 153.022MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 10:51:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



