0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.sim/sim_1/impl/func/xsim/Datapath_tb_func_impl.v,1635372292,verilog,,C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/ALU32Bit_tb.v,,ALU32Bit;ALUControl;Adder;CombLogicForBranching;Control;DataMemory;Datapath;EXMEMReg;HiLoRegisters;IDEXReg;IFIDReg;InstructionMemory;MEMWBReg;Mux32Bit2To1;Mux32Bit2To1__1;Mux32Bit2To1__2;Mux32Bit2To1__3;Mux32Bit2To1__4;PCAdder;ProgramCounter;RegisterFile;Shifter;SignExtension;glbl,,,,,,,,
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/ALU32Bit_tb.v,1634719124,verilog,,C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/Mux32Bit2To1_tb.v,,ALU32Bit_tb,,,,,,,,
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/DataMemory_tb.v,1634440671,verilog,,C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/SignExtension_tb.v,,DataMemory_tb,,,,,,,,
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/Datapath_tb.v,1635196482,verilog,,,,Datapath_tb,,,,,,,,
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/Mux32Bit2To1_tb.v,1634013463,verilog,,C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/DataMemory_tb.v,,Mux32Bit2To1_tb,,,,,,,,
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/RegisterFile_tb.v,1634013463,verilog,,C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/Datapath_tb.v,,RegisterFile_tb,,,,,,,,
C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/SignExtension_tb.v,1634013463,verilog,,C:/Users/Nathaniel/Documents/_nrod968/School/ECE-369A/lab9-15/lab9-15.srcs/sim_1/new/RegisterFile_tb.v,,SignExtension_tb,,,,,,,,
