

================================================================
== Vivado HLS Report for 'compute_layer_0_0'
================================================================
* Date:           Wed Aug 12 00:45:25 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     203|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|     16|      664|     196|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       9|
|Register             |        0|      -|      438|      32|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     16|     1102|     440|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |hls4ml_hcal_mul_3UhA_U350  |hls4ml_hcal_mul_3UhA  |        0|      4|  166|  49|
    |hls4ml_hcal_mul_3VhK_U349  |hls4ml_hcal_mul_3VhK  |        0|      4|  166|  49|
    |hls4ml_hcal_mul_3Yie_U351  |hls4ml_hcal_mul_3Yie  |        0|      4|  166|  49|
    |hls4ml_hcal_mul_3Zio_U348  |hls4ml_hcal_mul_3Zio  |        0|      4|  166|  49|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|     16|  664| 196|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |res_V_write_assign_fu_363_p2  |     +    |      0|  0|  29|          29|          29|
    |tmp1_fu_354_p2                |     +    |      0|  0|  29|          29|          29|
    |tmp2_fu_326_p2                |     +    |      0|  0|  30|          23|          23|
    |tmp3_fu_342_p2                |     +    |      0|  0|  29|          22|          22|
    |tmp4_fu_332_p2                |     +    |      0|  0|  28|          21|          17|
    |p_Val2_2_fu_253_p2            |     -    |      0|  0|  29|          38|          38|
    |p_neg_fu_247_p2               |     -    |      0|  0|  29|           1|          38|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 203|         163|         196|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   29|         58|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   29|         58|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_ce_reg                      |   1|   0|    1|          0|
    |ap_return_int_reg              |  29|   0|   29|          0|
    |data_0_V_read_int_reg          |  32|   0|   32|          0|
    |data_1_V_read_int_reg          |  32|   0|   32|          0|
    |data_2_V_read_int_reg          |  32|   0|   32|          0|
    |data_3_V_read_int_reg          |  32|   0|   32|          0|
    |data_4_V_read_int_reg          |  32|   0|   32|          0|
    |tmp2_reg_414                   |  23|   0|   23|          0|
    |tmp3_reg_419                   |  22|   0|   22|          0|
    |tmp_253_reg_394                |  28|   0|   28|          0|
    |tmp_253_reg_394_pp0_iter3_reg  |  28|   0|   28|          0|
    |tmp_254_reg_399                |  22|   0|   22|          0|
    |tmp_255_reg_404                |  21|   0|   21|          0|
    |tmp_256_reg_384                |  20|   0|   20|          0|
    |tmp_257_reg_409                |  20|   0|   20|          0|
    |tmp_256_reg_384                |  64|  32|   20|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 438|  32|  394|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | compute_layer.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | compute_layer.0.0 | return value |
|ap_return      | out |   29| ap_ctrl_hs | compute_layer.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | compute_layer.0.0 | return value |
|data_0_V_read  |  in |   32|   ap_none  |   data_0_V_read   |    scalar    |
|data_1_V_read  |  in |   32|   ap_none  |   data_1_V_read   |    scalar    |
|data_2_V_read  |  in |   32|   ap_none  |   data_2_V_read   |    scalar    |
|data_3_V_read  |  in |   32|   ap_none  |   data_3_V_read   |    scalar    |
|data_4_V_read  |  in |   32|   ap_none  |   data_4_V_read   |    scalar    |
+---------------+-----+-----+------------+-------------------+--------------+

