Determining the location of the ModelSim executable...

Using: c:/altera_lite/25.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Datapath -c Datapath --vector_source="C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Waveform.vwf" --testbench_file="C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/Waveform.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Wed Dec  3 16:59:57 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Datapath -c Datapath --vector_source=C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Waveform.vwf --testbench_file=C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

arning (201005): Ignoring output pin "Current_PC[10]" in vector source file when writing test bench files

201005): Ignoring output pin "SX[3]" in vector source file when writing test bench files

egister3Number[3]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/" Datapath -c Datapath

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Wed Dec  3 16:59:58 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/ Datapath -c Datapath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Datapath.vho in folder "C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Wed Dec  3 16:59:59 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/Datapath.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/altera_lite/25.1std/questa_fse/win64//vsim -c -do Datapath.do

Reading pref.tcl


# 2025.2


# do Datapath.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 17:00:00 on Dec 03,2025

# vcom -work work Datapath.vho 
# ** Note: (vcom-220) 'c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Loading package altera_lnsim_components

# -- Loading package cyclonev_atom_pack

# -- Loading package cyclonev_components

# -- Compiling entity Datapath

# -- Compiling architecture structure of Datapath

# End time: 17:00:00 on Dec 03,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025

# Start time: 17:00:00 on Dec 03,2025
# vcom -work work Waveform.vwf.vht 
# ** Note: (vcom-220) 'c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity Datapath_vhd_vec_tst

# -- Compiling architecture Datapath_arch of Datapath_vhd_vec_tst

# End time: 17:00:00 on Dec 03,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# ** Note: (vsim-220) 'c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.
# vsim -voptargs=""+acc"" -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Datapath_vhd_vec_tst 
# Start time: 17:00:01 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-220) 'c:/altera_lite/25.1std/questa_fse/win64/../modelsim.ini' is used as the ini file.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 win64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.datapath_vhd_vec_tst(datapath_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.datapath(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)#1
# Loading cyclonev.cyclonev_io_ibuf(arch)#1
# Loading cyclonev.cyclonev_clkena(behavior)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#2
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#4
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#5
# Loading altera.dffeas(vital_dffeas)#2
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#6
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#8
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#9
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#11
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#12
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#13
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#14
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#15
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#16
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#17
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#18
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#19
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#20
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#21
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#22
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#23
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#24
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#25
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#26
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#27
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#28
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#29
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#30
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#31
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#32
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#33
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#34
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#35
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#36
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#37
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#38
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#39
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#40
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#41
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#42
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#43
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#44
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#45
# Loading altera.dffeas(vital_dffeas)#3
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#46
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#47
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#48
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#49
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#50
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#51
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#52
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#53
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#54
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#55
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#56
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#57
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#58
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#59
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#60
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#61
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#62
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#63
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#65
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#66
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#67
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#68
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#69
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#70
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#71
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#72
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#73
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#74
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#75
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#76
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#77
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#78
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#79
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#80
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#81
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#82
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#83
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#84
# Loading cyclonev.cyclonev_ram_block(block_arch)#1
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k(fast)
# Loading altera_lnsim.altera_lnsim_functions(fast)
# Loading altera_lnsim.common_28nm_ram_block(fast)
# Loading altera_lnsim.common_28nm_ram_register(fast)
# Loading altera_lnsim.common_28nm_ram_register(fast__1)
# Loading altera_lnsim.common_28nm_ram_register(fast__2)
# Loading altera_lnsim.common_28nm_ram_pulse_generator(fast)
# Loading altera_lnsim.common_28nm_ram_pulse_generator(fast__1)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#86
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#87
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#88
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#90
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#92
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#93
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#94
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#95
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#96
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#97
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#98
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#99
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#100
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#101
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#102
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#103
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#104
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#105
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#106
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#107
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#108
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#109
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#110
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#111
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#112
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#113
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#114
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#115
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#116
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#117
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#118
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#119
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#120
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#121
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#122
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#123
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#125
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#126
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#127
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#128
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#129
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#130
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#131
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#132
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#133
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#134
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#135
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#136
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#137
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#138
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#139
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#140
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#141
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#142
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#143
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#144
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#145

# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#146
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#147
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#148
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#149
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#150
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#151
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#152
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#153
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#154
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#155
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#156
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#157
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#158
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#159
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#160
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#161
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#162
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#163
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#164
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#165
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#166
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#167
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#168
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#169
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#170
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#171
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#172
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#173
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#174
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#175
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#176
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#177
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#178
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#179
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#180

# after#39

# End time: 17:00:05 on Dec 03,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/Waveform.vwf...

Reading C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/Datapath.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/anish/Downloads/FINAL_PROJECT/Quartus/simulation/qsim/Datapath_20251203170006.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.