<h1 class="text-h2-lightblue">Schematic Design Of Transistor Level NAND &amp; NOR Gate.</h1>
<div class="content" id="lab-article-section-4-content">
<h2>NAND</h2>
<img src="http://cse14-iiith.vlabs.ac.in/final-build/nand_procedure.jpg" /><br />
<h2>NOR</h2>
<img src="http://cse14-iiith.vlabs.ac.in/final-build/nor_procedure.jpg" /></div>