<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_clk_wiz_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_v_axi4s_vid_out_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_v_tc_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_vdma_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_processing_system7_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_rst_clk_wiz_0_148M_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_rst_clk_wiz_0_148M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_zed_hdmi_out_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_zed_hdmi_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_xbar_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_d868_csc_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/bd_d868_csc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_v_proc_ss_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_v_proc_ss_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_d868_csc_0_synth_1"/>
	</Run>
	<Run Id="design_2_c_rsample_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_c_rsample_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_top_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_top_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_iic_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_4_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_3_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_1_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_2_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="design_2_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_2_v_tc_0_0_synth_1"/>
		<Parent Id="design_2_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_2_processing_system7_0_0_synth_1"/>
		<Parent Id="design_2_rst_clk_wiz_0_148M_0_synth_1"/>
		<Parent Id="design_2_zed_hdmi_out_0_0_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="design_2_v_proc_ss_0_0_synth_1"/>
		<Parent Id="design_2_c_rsample_0_0_synth_1"/>
		<Parent Id="design_2_top_0_0_synth_1"/>
		<Parent Id="design_2_axi_iic_0_0_synth_1"/>
		<Parent Id="design_2_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_2_auto_pc_4_synth_1"/>
		<Parent Id="design_2_auto_pc_3_synth_1"/>
		<Parent Id="design_2_auto_pc_1_synth_1"/>
		<Parent Id="design_2_auto_pc_2_synth_1"/>
		<Parent Id="design_2_auto_pc_0_synth_1"/>
		<Parent Id="design_2_axi_bram_ctrl_0_bram_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_2_v_tc_0_0_synth_1"/>
		<Parent Id="design_2_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_2_processing_system7_0_0_synth_1"/>
		<Parent Id="design_2_rst_clk_wiz_0_148M_0_synth_1"/>
		<Parent Id="design_2_zed_hdmi_out_0_0_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="bd_d868_csc_0_synth_1"/>
		<Parent Id="design_2_v_proc_ss_0_0_synth_1"/>
		<Parent Id="design_2_c_rsample_0_0_synth_1"/>
		<Parent Id="design_2_top_0_0_synth_1"/>
		<Parent Id="design_2_axi_iic_0_0_synth_1"/>
		<Parent Id="design_2_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_2_auto_pc_4_synth_1"/>
		<Parent Id="design_2_auto_pc_3_synth_1"/>
		<Parent Id="design_2_auto_pc_1_synth_1"/>
		<Parent Id="design_2_auto_pc_2_synth_1"/>
		<Parent Id="design_2_auto_pc_0_synth_1"/>
		<Parent Id="design_2_axi_bram_ctrl_0_bram_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

