TimeQuest Timing Analyzer report for lights
Sun May 31 19:17:17 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Slow 1100mV 85C Model Metastability Report
 20. Slow 1100mV 0C Model Fmax Summary
 21. Slow 1100mV 0C Model Setup Summary
 22. Slow 1100mV 0C Model Hold Summary
 23. Slow 1100mV 0C Model Recovery Summary
 24. Slow 1100mV 0C Model Removal Summary
 25. Slow 1100mV 0C Model Minimum Pulse Width Summary
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Slow 1100mV 0C Model Metastability Report
 33. Fast 1100mV 85C Model Setup Summary
 34. Fast 1100mV 85C Model Hold Summary
 35. Fast 1100mV 85C Model Recovery Summary
 36. Fast 1100mV 85C Model Removal Summary
 37. Fast 1100mV 85C Model Minimum Pulse Width Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Fast 1100mV 85C Model Metastability Report
 45. Fast 1100mV 0C Model Setup Summary
 46. Fast 1100mV 0C Model Hold Summary
 47. Fast 1100mV 0C Model Recovery Summary
 48. Fast 1100mV 0C Model Removal Summary
 49. Fast 1100mV 0C Model Minimum Pulse Width Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Fast 1100mV 0C Model Metastability Report
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1100mv 0c Model)
 67. Signal Integrity Metrics (Slow 1100mv 85c Model)
 68. Signal Integrity Metrics (Fast 1100mv 0c Model)
 69. Signal Integrity Metrics (Fast 1100mv 85c Model)
 70. Setup Transfers
 71. Hold Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; lights                                              ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CSEMA5F31C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc      ; OK     ; Sun May 31 19:17:14 2015 ;
; nios_system/synthesis/submodules/switchesqsys_nios2_processor.sdc ; OK     ; Sun May 31 19:17:14 2015 ;
+-------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 490.44 MHz ; 490.44 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.039 ; -8.308             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.673 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.394 ; -4.272                           ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.686 ; 0.846 ; Rise       ; clk             ;
; rst       ; clk        ; 0.528 ; 0.730 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.490 ; 0.287 ; Rise       ; clk             ;
; rst       ; clk        ; 0.640 ; 0.550 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 9.607 ; 9.671 ; Rise       ; clk             ;
; outputStream ; clk        ; 9.360 ; 9.596 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 7.646 ; 7.792 ; Rise       ; clk             ;
; outputStream ; clk        ; 7.434 ; 7.469 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 7.793 ; 7.848 ;       ;
; parallelIn[0] ; outputStream ; 7.770 ;       ;       ; 8.067 ;
; parallelIn[1] ; outputStream ; 7.173 ;       ;       ; 7.385 ;
; parallelIn[2] ; outputStream ; 7.543 ;       ;       ; 7.675 ;
; parallelIn[3] ; outputStream ; 7.688 ;       ;       ; 7.980 ;
; parallelIn[4] ; outputStream ; 7.290 ;       ;       ; 7.602 ;
; parallelIn[5] ; outputStream ; 7.425 ;       ;       ; 7.680 ;
; parallelIn[6] ; outputStream ; 7.780 ;       ;       ; 8.056 ;
; parallelIn[7] ; outputStream ; 7.758 ;       ;       ; 8.070 ;
; rst           ; outputStream ; 7.458 ;       ;       ; 7.671 ;
+---------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 7.036 ; 7.126 ;       ;
; parallelIn[0] ; outputStream ; 6.980 ;       ;       ; 7.244 ;
; parallelIn[1] ; outputStream ; 6.443 ;       ;       ; 6.672 ;
; parallelIn[2] ; outputStream ; 6.826 ;       ;       ; 7.006 ;
; parallelIn[3] ; outputStream ; 6.876 ;       ;       ; 7.137 ;
; parallelIn[4] ; outputStream ; 6.589 ;       ;       ; 6.860 ;
; parallelIn[5] ; outputStream ; 6.681 ;       ;       ; 6.948 ;
; parallelIn[6] ; outputStream ; 6.985 ;       ;       ; 7.235 ;
; parallelIn[7] ; outputStream ; 6.957 ;       ;       ; 7.230 ;
; rst           ; outputStream ; 6.773 ;       ;       ; 6.976 ;
+---------------+--------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 503.78 MHz ; 503.78 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.985 ; -7.877            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.711 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -0.394 ; -4.565                          ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.542 ; 0.704 ; Rise       ; clk             ;
; rst       ; clk        ; 0.361 ; 0.567 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.631 ; 0.420 ; Rise       ; clk             ;
; rst       ; clk        ; 0.802 ; 0.700 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 9.461 ; 9.526 ; Rise       ; clk             ;
; outputStream ; clk        ; 9.182 ; 9.441 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 7.445 ; 7.648 ; Rise       ; clk             ;
; outputStream ; clk        ; 7.264 ; 7.305 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 7.554 ; 7.621 ;       ;
; parallelIn[0] ; outputStream ; 7.561 ;       ;       ; 7.863 ;
; parallelIn[1] ; outputStream ; 6.909 ;       ;       ; 7.140 ;
; parallelIn[2] ; outputStream ; 7.313 ;       ;       ; 7.440 ;
; parallelIn[3] ; outputStream ; 7.446 ;       ;       ; 7.751 ;
; parallelIn[4] ; outputStream ; 7.027 ;       ;       ; 7.350 ;
; parallelIn[5] ; outputStream ; 7.154 ;       ;       ; 7.427 ;
; parallelIn[6] ; outputStream ; 7.561 ;       ;       ; 7.844 ;
; parallelIn[7] ; outputStream ; 7.518 ;       ;       ; 7.844 ;
; rst           ; outputStream ; 7.202 ;       ;       ; 7.416 ;
+---------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 6.805 ; 6.904 ;       ;
; parallelIn[0] ; outputStream ; 6.759 ;       ;       ; 7.022 ;
; parallelIn[1] ; outputStream ; 6.171 ;       ;       ; 6.404 ;
; parallelIn[2] ; outputStream ; 6.600 ;       ;       ; 6.789 ;
; parallelIn[3] ; outputStream ; 6.620 ;       ;       ; 6.889 ;
; parallelIn[4] ; outputStream ; 6.319 ;       ;       ; 6.588 ;
; parallelIn[5] ; outputStream ; 6.402 ;       ;       ; 6.674 ;
; parallelIn[6] ; outputStream ; 6.754 ;       ;       ; 7.004 ;
; parallelIn[7] ; outputStream ; 6.706 ;       ;       ; 6.980 ;
; rst           ; outputStream ; 6.522 ;       ;       ; 6.736 ;
+---------------+--------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -0.102 ; -0.806             ;
+-------+--------+--------------------+


+------------------------------------+
; Fast 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.300 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.081 ; -0.639                           ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.312 ; 0.743 ; Rise       ; clk             ;
; rst       ; clk        ; 0.205 ; 0.660 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; load      ; clk        ; 0.290 ; -0.142 ; Rise       ; clk             ;
; rst       ; clk        ; 0.327 ; -0.093 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 5.507 ; 5.708 ; Rise       ; clk             ;
; outputStream ; clk        ; 5.409 ; 5.639 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 4.593 ; 4.755 ; Rise       ; clk             ;
; outputStream ; clk        ; 4.437 ; 4.554 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 4.614 ; 4.899 ;       ;
; parallelIn[0] ; outputStream ; 4.468 ;       ;       ; 5.093 ;
; parallelIn[1] ; outputStream ; 4.178 ;       ;       ; 4.721 ;
; parallelIn[2] ; outputStream ; 4.353 ;       ;       ; 4.884 ;
; parallelIn[3] ; outputStream ; 4.428 ;       ;       ; 5.051 ;
; parallelIn[4] ; outputStream ; 4.278 ;       ;       ; 4.890 ;
; parallelIn[5] ; outputStream ; 4.354 ;       ;       ; 4.930 ;
; parallelIn[6] ; outputStream ; 4.476 ;       ;       ; 5.087 ;
; parallelIn[7] ; outputStream ; 4.513 ;       ;       ; 5.153 ;
; rst           ; outputStream ; 4.361 ;       ;       ; 4.948 ;
+---------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 4.249 ; 4.550 ;       ;
; parallelIn[0] ; outputStream ; 4.111 ;       ;       ; 4.685 ;
; parallelIn[1] ; outputStream ; 3.845 ;       ;       ; 4.372 ;
; parallelIn[2] ; outputStream ; 4.017 ;       ;       ; 4.552 ;
; parallelIn[3] ; outputStream ; 4.064 ;       ;       ; 4.636 ;
; parallelIn[4] ; outputStream ; 3.957 ;       ;       ; 4.522 ;
; parallelIn[5] ; outputStream ; 4.014 ;       ;       ; 4.570 ;
; parallelIn[6] ; outputStream ; 4.116 ;       ;       ; 4.682 ;
; parallelIn[7] ; outputStream ; 4.146 ;       ;       ; 4.727 ;
; rst           ; outputStream ; 4.036 ;       ;       ; 4.596 ;
+---------------+--------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.013 ; -0.099            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.293 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -0.083 ; -0.654                          ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.292 ; 0.729 ; Rise       ; clk             ;
; rst       ; clk        ; 0.179 ; 0.646 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; load      ; clk        ; 0.292 ; -0.144 ; Rise       ; clk             ;
; rst       ; clk        ; 0.342 ; -0.088 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 5.257 ; 5.386 ; Rise       ; clk             ;
; outputStream ; clk        ; 5.108 ; 5.305 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 4.367 ; 4.483 ; Rise       ; clk             ;
; outputStream ; clk        ; 4.187 ; 4.272 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 4.351 ; 4.682 ;       ;
; parallelIn[0] ; outputStream ; 4.231 ;       ;       ; 4.820 ;
; parallelIn[1] ; outputStream ; 3.935 ;       ;       ; 4.459 ;
; parallelIn[2] ; outputStream ; 4.109 ;       ;       ; 4.616 ;
; parallelIn[3] ; outputStream ; 4.179 ;       ;       ; 4.771 ;
; parallelIn[4] ; outputStream ; 4.058 ;       ;       ; 4.643 ;
; parallelIn[5] ; outputStream ; 4.121 ;       ;       ; 4.674 ;
; parallelIn[6] ; outputStream ; 4.232 ;       ;       ; 4.817 ;
; parallelIn[7] ; outputStream ; 4.280 ;       ;       ; 4.879 ;
; rst           ; outputStream ; 4.132 ;       ;       ; 4.685 ;
+---------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 3.998 ; 4.345 ;       ;
; parallelIn[0] ; outputStream ; 3.877 ;       ;       ; 4.424 ;
; parallelIn[1] ; outputStream ; 3.604 ;       ;       ; 4.112 ;
; parallelIn[2] ; outputStream ; 3.783 ;       ;       ; 4.302 ;
; parallelIn[3] ; outputStream ; 3.818 ;       ;       ; 4.366 ;
; parallelIn[4] ; outputStream ; 3.739 ;       ;       ; 4.279 ;
; parallelIn[5] ; outputStream ; 3.785 ;       ;       ; 4.317 ;
; parallelIn[6] ; outputStream ; 3.878 ;       ;       ; 4.422 ;
; parallelIn[7] ; outputStream ; 3.917 ;       ;       ; 4.464 ;
; rst           ; outputStream ; 3.815 ;       ;       ; 4.349 ;
+---------------+--------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.039 ; 0.293 ; N/A      ; N/A     ; -0.394              ;
;  clk             ; -1.039 ; 0.293 ; N/A      ; N/A     ; -0.394              ;
; Design-wide TNS  ; -8.308 ; 0.0   ; 0.0      ; 0.0     ; -4.565              ;
;  clk             ; -8.308 ; 0.000 ; N/A      ; N/A     ; -4.565              ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.686 ; 0.846 ; Rise       ; clk             ;
; rst       ; clk        ; 0.528 ; 0.730 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 0.631 ; 0.420 ; Rise       ; clk             ;
; rst       ; clk        ; 0.802 ; 0.700 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 9.607 ; 9.671 ; Rise       ; clk             ;
; outputStream ; clk        ; 9.360 ; 9.596 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; empty        ; clk        ; 4.367 ; 4.483 ; Rise       ; clk             ;
; outputStream ; clk        ; 4.187 ; 4.272 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 7.793 ; 7.848 ;       ;
; parallelIn[0] ; outputStream ; 7.770 ;       ;       ; 8.067 ;
; parallelIn[1] ; outputStream ; 7.173 ;       ;       ; 7.385 ;
; parallelIn[2] ; outputStream ; 7.543 ;       ;       ; 7.675 ;
; parallelIn[3] ; outputStream ; 7.688 ;       ;       ; 7.980 ;
; parallelIn[4] ; outputStream ; 7.290 ;       ;       ; 7.602 ;
; parallelIn[5] ; outputStream ; 7.425 ;       ;       ; 7.680 ;
; parallelIn[6] ; outputStream ; 7.780 ;       ;       ; 8.056 ;
; parallelIn[7] ; outputStream ; 7.758 ;       ;       ; 8.070 ;
; rst           ; outputStream ; 7.458 ;       ;       ; 7.671 ;
+---------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+---------------+--------------+-------+-------+-------+-------+
; Input Port    ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+---------------+--------------+-------+-------+-------+-------+
; load          ; outputStream ;       ; 3.998 ; 4.345 ;       ;
; parallelIn[0] ; outputStream ; 3.877 ;       ;       ; 4.424 ;
; parallelIn[1] ; outputStream ; 3.604 ;       ;       ; 4.112 ;
; parallelIn[2] ; outputStream ; 3.783 ;       ;       ; 4.302 ;
; parallelIn[3] ; outputStream ; 3.818 ;       ;       ; 4.366 ;
; parallelIn[4] ; outputStream ; 3.739 ;       ;       ; 4.279 ;
; parallelIn[5] ; outputStream ; 3.785 ;       ;       ; 4.317 ;
; parallelIn[6] ; outputStream ; 3.878 ;       ;       ; 4.422 ;
; parallelIn[7] ; outputStream ; 3.917 ;       ;       ; 4.464 ;
; rst           ; outputStream ; 3.815 ;       ;       ; 4.349 ;
+---------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; empty        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputStream ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; rst           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; load          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[4] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[5] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[6] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[7] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parallelIn[2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; outputStream ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; outputStream ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; outputStream ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; outputStream ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 100      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 100      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Sun May 31 19:17:11 2015
Info: Command: quartus_sta lights -c lights
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX2F2YWxvbl9zY19maWZv -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uLVNUIFNpbmdsZSBDbG9jayBGSUZP -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity altera_avalon_sc_fifo -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfYWdlbnQ=" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIE1hc3RlciBBZ2VudA==" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION VHJhbnNsYXRlcyBBdmFsb24tTU0gbWFzdGVyIHRyYW5zYWN0aW9ucyBpbnRvIFFzeXMgY29tbWFuZCBwYWNrZXRzIGFuZCB0cmFuc2xhdGVzIHRoZSBRc3lzIEF2YWxvbi1NTSBzbGF2ZSByZXNwb25zZSBwYWNrZXRzIGludG8gQXZhbG9uLU1NIHJlc3BvbnNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgYW4gZXhwbGFuYXRpb24gb2YgYnVyc3RpbmcgYmVoYXZpb3Iu -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9tYXN0ZXJfdHJhbnNsYXRvcg==" -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIE1hc3RlciBUcmFuc2xhdG9y -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBtYXN0ZXIgaW50ZXJmYWNlIHRvIGEgc2ltcGxlciByZXByZXNlbnRhdGlvbiB0aGF0IHRoZSBRc3lzIG5ldHdvcmsgdXNlcy4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZGVmaW5pdGlvbnMgb2YgdGhlIEF2YWxvbi1NTSBzaWduYWxzIGFuZCBleHBsYW5hdGlvbnMgb2YgdGhlIGJ1cnN0aW5nIHByb3BlcnRpZXMu -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity altera_merlin_master_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX21lcmxpbl9zbGF2ZV9hZ2VudA==" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME QXZhbG9uIE1NIFNsYXZlIEFnZW50 -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWNjZXB0cyBjb21tYW5kIHBhY2tldHMgYW5kIGlzc3VlcyB0aGUgcmVzdWx0aW5nIHRyYW5zYWN0aW9ucyB0byB0aGUgQXZhbG9uIGludGVyZmFjZS4gUmVmZXIgdG8gdGhlIEF2YWxvbiBJbnRlcmZhY2UgU3BlY2lmaWNhdGlvbnMgKGh0dHA6Ly93d3cuYWx0ZXJhLmNvbS9saXRlcmF0dXJlL21hbnVhbC9tbmxfYXZhbG9uX3NwZWMucGRmKSBmb3IgZXhwbGFuYXRpb25zIG9mIHRoZSBidXJzdGluZyBwcm9wZXJ0aWVzLg==" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "VVNFX1dSSVRFUkVTUE9OU0U=::MA==::VXNlIHdyaXRlcmVzcG9uc2U=" -entity altera_merlin_slave_agent -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME YWx0ZXJhX21lcmxpbl9zbGF2ZV90cmFuc2xhdG9y -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIE1NIFNsYXZlIFRyYW5zbGF0b3I=" -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgdGhlIEF2YWxvbi1NTSBzbGF2ZSBpbnRlcmZhY2UgdG8gYSBzaW1wbGlmaWVkIHJlcHJlc2VudGF0aW9uIHRoYXQgdGhlIFFzeXMgbmV0d29yayB1c2VzLiBSZWZlciB0byB0aGUgQXZhbG9uIEludGVyZmFjZSBTcGVjaWZpY2F0aW9ucyAoaHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvbWFudWFsL21ubF9hdmFsb25fc3BlYy5wZGYpIGZvciBkZWZpbml0aW9ucyBvZiB0aGUgQXZhbG9uLU1NIHNpZ25hbHMgYW5kIGV4cGxhbmF0aW9ucyBvZiB0aGUgYnVyc3RpbmcgcHJvcGVydGllcyBhbmQgYWRkcmVzcyBhbGlnbm1lbnQu -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVZfREFUQV9IT0xEX0NZQ0xFUw==::MA==::QVZfREFUQV9IT0xEX0NZQ0xFUw==" -entity altera_merlin_slave_translator -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "YWx0ZXJhX3Jlc2V0X2NvbnRyb2xsZXI=" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIFJlc2V0IENvbnRyb2xsZXI=" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "Rm9yIHN5c3RlbXMgd2l0aCBtdWx0aXBsZSByZXNldCBpbnB1dHMsIHRoZSBNZXJsaW4gUmVzZXQgQ29udHJvbGxlciBPUnMgYWxsIHJlc2V0IGlucHV0cyBhbmQgZ2VuZXJhdGVzIGEgc2luZ2xlIHJlc2V0IG91dHB1dC4=" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity altera_reset_controller -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lz -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME c3dpdGNoZXNxc3lz -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY ON -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION MS4w -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME switchesqsys HAS_SOPCINFO 1 GENERATION_ID 1432666579" -entity switchesqsys -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_LEDs" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX0xFRHM=" -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_LEDs -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2lycV9tYXBwZXI=" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIElSUSBNYXBwZXI=" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Q29udmVydHMgaW5kaXZpZHVhbCBpbnRlcnJ1cHQgd2lyZXMgdG8gYSBidXMuIEJ5IGRlZmF1bHQsIHRoZSBpbnRlcnJ1cHQgc2VuZGVyIGNvbm5lY3RlZCB0byB0aGUgcmVjZWl2ZXIwIGludGVyZmFjZSBvZiB0aGUgSVJRIG1hcHBlciBpcyB0aGUgaGlnaGVzdCBwcmlvcml0eSB3aXRoIHNlcXVlbnRpYWwgcmVjZWl2ZXJzIGJlaWluZyBzdWNjZXNzaXZlbHkgbG93ZXIgcHJpb3JpdHku -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_irq_mapper -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_jtag_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2p0YWdfdWFydA==" -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME SlRBRyBVQVJU -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=::ZmFsc2U=::ZW5hYmxlSW50ZXJhY3RpdmVPdXRwdXQ=" -entity switchesqsys_jtag_uart -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_load" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX2xvYWQ=" -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_load -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8w -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNUYzMUM2::QXV0byBERVZJQ0U=" -entity switchesqsys_mm_interconnect_0 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9kZW11eA==" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_demux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9kZW11eF8wMDE=" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_demux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9tdXg=" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX2NtZF9tdXhfMDAy -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_cmd_mux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcg==" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDE=" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDI=" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_router_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JvdXRlcl8wMDQ=" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBSb3V0ZXI=" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION Um91dGVzIGNvbW1hbmQgcGFja2V0cyBmcm9tIHRoZSBtYXN0ZXIgdG8gdGhlIHNsYXZlIGFuZCByZXNwb25zZSBwYWNrZXRzIGZyb20gdGhlIHNsYXZlIHRvIHRoZSBtYXN0ZXIu -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19DTEtfQ0xPQ0tfUkFURQ==::NTAwMDAwMDA=::QXV0byBDTE9DS19SQVRF" -entity switchesqsys_mm_interconnect_0_router_004 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9kZW11eF8wMDI=" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TWVtb3J5IE1hcHBlZCBEZW11bHRpcGxleGVy -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWNjZXB0cyBjaGFubmVsaXplZCBkYXRhIG9uIGl0cyBzaW5rIGludGVyZmFjZSBhbmQgdHJhbnNtaXRzIHRoZSBkYXRhIG9uIG9uZSBvZiBpdHMgc291cmNlIGludGVyZmFjZXMu -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_demux_002 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9tdXg=" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_mux -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX21tX2ludGVyY29ubmVjdF8wX3JzcF9tdXhfMDAx -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TWVtb3J5IE1hcHBlZCBNdWx0aXBsZXhlcg==" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QXJiaXRyYXRlcyBiZXR3ZWVuIHJlcXVlc3RpbmcgbWFzdGVycyB1c2luZyBhbiBlcXVhbCBzaGFyZSwgcm91bmQtcm9iaW4gYWxnb3JpdGhtLiBUaGUgYXJiaXRyYXRpb24gc2NoZW1lIGNhbiBiZSBjaGFuZ2VkIHRvIHdlaWdodGVkIHJvdW5kLXJvYmluIGJ5IHNwZWNpZnlpbmcgYSByZWxhdGl2ZSBudW1iZXIgb2YgYXJiaXRyYXRpb24gc2hhcmVzIHRvIHRoZSBtYXN0ZXJzIHRoYXQgYWNjZXNzIGEgcGFydGljdWxhciBzbGF2ZS4=" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ" -entity switchesqsys_mm_interconnect_0_rsp_mux_001 -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_nios2_processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX25pb3MyX3Byb2Nlc3Nvcg==" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "TmlvcyBJSSBQcm9jZXNzb3I=" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION QWx0ZXJhIE5pb3MgSUkgUHJvY2Vzc29y -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv::ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1::ZGV2aWNlRmVhdHVyZXNTeXN0ZW1JbmZv" -entity switchesqsys_nios2_processor -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_onchip_memory" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX29uY2hpcF9tZW1vcnk=" -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME T24tQ2hpcCBNZW1vcnkgKFJBTSBvciBST00p -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==::c3dpdGNoZXNxc3lzX29uY2hpcF9tZW1vcnkuaGV4::ZGVyaXZlZF9pbml0X2ZpbGVfbmFtZQ==" -entity switchesqsys_onchip_memory -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_outSignal" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX291dFNpZ25hbA==" -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_outSignal -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_readyToDownload" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "c3dpdGNoZXNxc3lzX3JlYWR5VG9Eb3dubG9hZA==" -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_readyToDownload -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Warning (20013): Ignored assignments for entity "switchesqsys_switches" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME c3dpdGNoZXNxc3lzX3N3aXRjaGVz -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME UElPIChQYXJhbGxlbCBJL08p -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "ZGVyaXZlZF9oYXNfaXJx::ZmFsc2U=::ZGVyaXZlZF9oYXNfaXJx" -entity switchesqsys_switches -qip nios_system/synthesis/switchesqsys.qip -library switchesqsys was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/switchesqsys_nios2_processor.sdc'
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(46): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(46): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$switchesqsys_nios2_processor_oci_break_path|break_readreg*] -to [get_keepers *$switchesqsys_nios2_processor_jtag_sr*]
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(46): Argument <to> is an empty collection
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(47): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(47): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$switchesqsys_nios2_processor_oci_debug_path|*resetlatch]     -to [get_keepers *$switchesqsys_nios2_processor_jtag_sr[33]]
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(47): Argument <to> is an empty collection
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(48): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(48): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(48): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$switchesqsys_nios2_processor_oci_debug_path|monitor_ready]  -to [get_keepers *$switchesqsys_nios2_processor_jtag_sr[0]]
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(48): Argument <to> is an empty collection
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(49): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(49): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$switchesqsys_nios2_processor_oci_debug_path|monitor_error]  -to [get_keepers *$switchesqsys_nios2_processor_jtag_sr[34]]
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(49): Argument <to> is an empty collection
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(50): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(50): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$switchesqsys_nios2_processor_ocimem_path|*MonDReg*] -to [get_keepers *$switchesqsys_nios2_processor_jtag_sr*]
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(50): Argument <to> is an empty collection
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(51): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(51): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(51): Argument <from> is not an object ID
    Info (332050): set_false_path -from *$switchesqsys_nios2_processor_jtag_sr*    -to *$switchesqsys_nios2_processor_jtag_sysclk_path|*jdo*
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(51): Argument <to> is not an object ID
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(52): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(52): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$switchesqsys_nios2_processor_jtag_sysclk_path|ir*
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(52): Argument <to> is not an object ID
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at switchesqsys_nios2_processor.sdc(53): *switchesqsys_nios2_processor:*|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(53): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$switchesqsys_nios2_processor_oci_debug_path|monitor_go
Warning (332049): Ignored set_false_path at switchesqsys_nios2_processor.sdc(53): Argument <to> is not an object ID
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.039              -8.308 clk 
Info (332146): Worst-case hold slack is 0.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.673               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -4.272 clk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.985              -7.877 clk 
Info (332146): Worst-case hold slack is 0.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.711               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -4.565 clk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.102              -0.806 clk 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.081              -0.639 clk 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.013              -0.099 clk 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.083              -0.654 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 365 warnings
    Info: Peak virtual memory: 913 megabytes
    Info: Processing ended: Sun May 31 19:17:17 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


