
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002675                       # Number of seconds simulated
sim_ticks                                  2675350000                       # Number of ticks simulated
final_tick                                 2675350000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167748                       # Simulator instruction rate (inst/s)
host_op_rate                                   336991                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36520891                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450060                       # Number of bytes of host memory used
host_seconds                                    73.26                       # Real time elapsed on the host
sim_insts                                    12288429                       # Number of instructions simulated
sim_ops                                      24686367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         300928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             402496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          507                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                507                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37964378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         112481731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150446110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37964378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37964378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12128507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12128507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12128507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37964378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        112481731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            162574616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002898145250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           93                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           93                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1580                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 397376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   97728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  402560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               101120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2675348000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.238806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.963115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.664405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          390     29.10%     29.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          329     24.55%     53.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          138     10.30%     63.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           78      5.82%     69.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      4.78%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      3.36%     77.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      5.82%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.79%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194     14.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           93                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.591398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.165677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.730101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             63     67.74%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12     12.90%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      9.68%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      2.15%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.08%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.15%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.08%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      2.15%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      1.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            93                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           93                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.419355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     81.72%     81.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.15%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     13.98%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.08%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            93                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       299776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        97728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 36481208.066234327853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 112051133.496551856399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36529052.273534305394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58389250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    153854000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  67944387250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36769.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32720.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43002776.74                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     95824500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               212243250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   31045000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15433.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34183.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       148.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1156                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     339942.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6290340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3316830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26418000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5272200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55333320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1972800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       200919870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24898080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        494285280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              867877920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            324.397899                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2548712500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2485000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2043416000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     64837500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     103197000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    440614500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3384360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1768470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2698740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             58106940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2603520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       170880870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        35089440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        502976160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              842128260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            314.773118                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2541145250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4069000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2075023000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     91370750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     110375750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    374751500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  581910                       # Number of BP lookups
system.cpu.branchPred.condPredicted            581910                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11235                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               280433                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90566                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                361                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          280433                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277054                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3379                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1558                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5158996                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      501633                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1862                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1101261                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           314                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5350701                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1144656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12625133                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      581910                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             367620                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4114052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22806                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1669                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          106                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          715                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1101055                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3477                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5272731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.799650                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.604405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1575934     29.89%     29.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    39369      0.75%     30.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   339711      6.44%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83375      1.58%     38.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   268021      5.08%     43.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    93486      1.77%     45.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    45040      0.85%     46.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93765      1.78%     48.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2734030     51.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5272731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.108754                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.359529                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1242608                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                358624                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3639469                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20627                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11403                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25204150                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11403                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1256237                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  144419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6539                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3644528                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                209605                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25149766                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3053                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10451                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9869                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 183288                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27809241                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52834066                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19029165                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24741286                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263853                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   545388                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                185                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    100859                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5047258                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              509900                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            142039                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44324                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25060264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 305                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24949209                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4310                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          374201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       545593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            241                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5272731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.731743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.479515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              373741      7.09%      7.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              253346      4.80%     11.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              571099     10.83%     22.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              446155      8.46%     31.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              764600     14.50%     45.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              553723     10.50%     56.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              690559     13.10%     69.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              711233     13.49%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              908275     17.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5272731                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30870      2.27%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69829      5.12%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 10135      0.74%      8.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      8.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            619760     45.47%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           369810     27.13%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1599      0.12%     80.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   782      0.06%     80.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            260002     19.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               47      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18016      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7591141     30.43%     30.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40083      0.16%     30.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1586      0.01%     30.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282681     17.17%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  731      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81979      0.33%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1993      0.01%     48.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961308     11.87%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                970      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310003      9.26%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30088      0.12%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      8.34%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               860578      3.45%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              352627      1.41%     82.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4184669     16.77%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150692      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24949209                       # Type of FU issued
system.cpu.iq.rate                           4.662793                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1362867                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054626                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17786555                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6714510                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6204292                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38751771                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18720346                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18692728                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6248535                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20045525                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427566                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54143                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15330                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           445                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11403                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98733                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4064                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25060569                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               509                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5047258                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               509900                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    652                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3031                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2213                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12705                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14918                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24924180                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5038832                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25029                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5540457                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   526930                       # Number of branches executed
system.cpu.iew.exec_stores                     501625                       # Number of stores executed
system.cpu.iew.exec_rate                     4.658115                       # Inst execution rate
system.cpu.iew.wb_sent                       24904099                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24897020                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14760689                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22890126                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.653039                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.644850                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          374247                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11343                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5214332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.734330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.802598                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       486915      9.34%      9.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       577587     11.08%     20.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       302148      5.79%     26.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       343564      6.59%     32.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       681387     13.07%     45.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       489887      9.40%     55.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       479583      9.20%     64.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       404777      7.76%     72.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1448484     27.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5214332                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288429                       # Number of instructions committed
system.cpu.commit.committedOps               24686367                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487685                       # Number of memory references committed
system.cpu.commit.loads                       4993115                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510547                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311057                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401505     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821877      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686367                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1448484                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28826462                       # The number of ROB reads
system.cpu.rob.rob_writes                    50180679                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288429                       # Number of Instructions Simulated
system.cpu.committedOps                      24686367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.435426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.435426                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.296602                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.296602                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18648893                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5358656                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24717531                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18541802                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2182678                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3602982                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6586174                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3152.826221                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              310846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               991                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.669021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3152.826221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.769733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.769733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3660                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.906006                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10432310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10432310                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4705712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4705712                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492150                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5197862                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5197862                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5197862                       # number of overall hits
system.cpu.dcache.overall_hits::total         5197862                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13519                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2423                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15942                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15942                       # number of overall misses
system.cpu.dcache.overall_misses::total         15942                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    730634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    730634000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    151105500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    151105500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    881739500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    881739500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    881739500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    881739500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4719231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4719231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5213804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5213804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5213804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5213804                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002865                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004899                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003058                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54044.973741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54044.973741                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62362.979777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62362.979777                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55309.214653                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55309.214653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55309.214653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55309.214653                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12563                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.467836                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          507                       # number of writebacks
system.cpu.dcache.writebacks::total               507                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11234                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11240                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2285                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2417                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4702                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4702                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154063500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154063500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    148437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    148437500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    302501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    302501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    302501000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    302501000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000902                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000902                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67423.851204                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67423.851204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61413.942904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61413.942904                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64334.538494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64334.538494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64334.538494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64334.538494                       # average overall mshr miss latency
system.cpu.dcache.replacements                    991                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.889032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               90486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1075                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.173023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.889032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2203695                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2203695                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1098766                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1098766                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1098766                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1098766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1098766                       # number of overall hits
system.cpu.icache.overall_hits::total         1098766                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2288                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2288                       # number of overall misses
system.cpu.icache.overall_misses::total          2288                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142298498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142298498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142298498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142298498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142298498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142298498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1101054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1101054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1101054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1101054                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1101054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1101054                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002078                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002078                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62193.399476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62193.399476                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62193.399476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62193.399476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62193.399476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62193.399476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2248                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1075                       # number of writebacks
system.cpu.icache.writebacks::total              1075                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          700                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1588                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1588                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1588                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1588                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1588                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109180998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109180998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109180998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109180998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109180998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109180998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001442                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001442                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001442                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001442                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68753.777078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68753.777078                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68753.777078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68753.777078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68753.777078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68753.777078                       # average overall mshr miss latency
system.cpu.icache.replacements                   1075                       # number of replacements
system.membus.snoop_filter.tot_requests          8356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2675350000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          507                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1075                       # Transaction distribution
system.membus.trans_dist::CleanEvict              484                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2417                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2417                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2285                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       170368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       170368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       333376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       333376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  503744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6290                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000954                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030873                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6284     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6290                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16022000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8411748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24820249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
