
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098483                       # Number of seconds simulated
sim_ticks                                 98483129775                       # Number of ticks simulated
final_tick                               611092332663                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158688                       # Simulator instruction rate (inst/s)
host_op_rate                                   199400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1829297                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369428                       # Number of bytes of host memory used
host_seconds                                 53836.60                       # Real time elapsed on the host
sim_insts                                  8543206116                       # Number of instructions simulated
sim_ops                                   10735042183                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3263616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2730368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1586304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       983296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2729216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       983552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       982656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14283648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4663808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4663808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21331                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12393                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        21322                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7684                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                111591                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36436                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36436                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33138833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27724220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16107368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        54588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9984411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27712523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        55888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9987010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        54588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9977912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        55888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9988310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145036495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        54588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        55888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        54588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        55888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             415909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47356415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47356415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47356415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33138833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27724220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16107368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        54588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9984411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27712523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        55888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9987010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        54588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9977912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        55888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9988310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192392911                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17543628                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15830617                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918811                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6642363                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277202                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969915                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40802                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186059343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110326999                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17543628                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247117                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21821686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2886057                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12172626                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10676805                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221997915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200176229     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778971      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595674      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671093      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628402      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229856      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626171      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306564      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984955      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221997915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074284                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467150                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184804635                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13438720                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21741617                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69170                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1943767                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539640                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129368544                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2736                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1943767                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185007955                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11797935                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       979150                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21624126                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       644976                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129300552                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          255                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        292458                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       226472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         6293                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151790188                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609004613                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609004613                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17067324                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15021                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7584                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1569320                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30517484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15439049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140258                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       749853                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129052600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124100945                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67847                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9901571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23724137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221997915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177736278     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13343335      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10903294      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4711449      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5936539      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5708274      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3242239      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256341      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160166      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221997915                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314093     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2424648     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70427      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77842154     62.72%     62.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083690      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763563     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404106     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124100945                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525472                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473076820                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138972457                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123048623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126910113                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223781                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1169441                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          483                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3230                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93713                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10971                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1943767                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11385086                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       186153                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129067739                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30517484                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15439049                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7586                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123836                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3230                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       536526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077714                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123237409                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29665297                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       863536                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45067931                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16148676                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402634                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521815                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123051996                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123048623                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66457978                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131005808                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.521016                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507290                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11565174                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938971                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220054148                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177387084     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15609869      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7308111      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7216748      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1971626      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8340572      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626519      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457397      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1136222      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220054148                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1136222                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           347999169                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260107052                       # The number of ROB writes
system.switch_cpus0.timesIdled                4047864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14172661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.361706                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.361706                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423423                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423423                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609279853                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142882200                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154074111                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus1.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18219835                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     14901356                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1782292                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7578424                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7190354                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1874300                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        78972                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    176887641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103378173                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18219835                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9064654                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21670358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5176842                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4849010                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10878313                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1794399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    206762663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       185092305     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1177521      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1858898      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2959160      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1219777      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1368195      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1454593      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          951254      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10680960      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    206762663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077147                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       175250182                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6499777                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21603041                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54446                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3355214                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2986495                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     126247006                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2844                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3355214                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       175519931                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1666136                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4058315                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21390911                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       772153                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     126169230                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20245                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        215136                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       290562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        37539                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    175174738                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    586921766                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    586921766                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149566924                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25607814                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32168                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17707                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2324982                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12028695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6460089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       195422                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1470949                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         125996326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119282649                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       148551                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15893102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35418356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3085                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    206762663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269207                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156453955     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20200430      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11043616      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7525756      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7034775      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2018746      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1581201      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       535789      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       368395      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    206762663                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          27674     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85211     38.61%     51.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       107836     48.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     99931982     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1884601      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14461      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11023859      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6427746      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119282649                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505070                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             220721                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    445697233                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141922978                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117361272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119503370                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       358487                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2157315                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       184935                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7451                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3355214                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1064012                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107480                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126028699                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12028695                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6460089                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17687                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         79227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1041596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1016555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2058151                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117579158                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10367197                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1703491                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16793302                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16550361                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6426105                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497857                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117362087                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117361272                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68624235                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        179283102                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496934                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382770                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     87856341                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107688516                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18340552                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1819857                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    203407449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    159689268     78.51%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21173259     10.41%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8243519      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4438299      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3326145      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1856315      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1146598      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1024789      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2509257      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    203407449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     87856341                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107688516                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16146534                       # Number of memory references committed
system.switch_cpus1.commit.loads              9871380                       # Number of loads committed
system.switch_cpus1.commit.membars              14552                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15458359                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97035107                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2187571                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2509257                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           326926675                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          255413571                       # The number of ROB writes
system.switch_cpus1.timesIdled                2858529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29407913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           87856341                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107688516                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     87856341                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.688145                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.688145                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372004                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372004                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       530218319                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      162688234                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      117745594                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29142                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus2.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18631962                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15279499                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1823322                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7882718                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7298169                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1914357                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82237                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177926024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             105839426                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18631962                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9212526                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23292984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5153887                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9408103                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10956921                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1810149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    213928187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.604964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       190635203     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2521364      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2917852      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1608410      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1867529      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1023513      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          692179      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1801221      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10860916      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    213928187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078892                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448148                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       176507013                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10854596                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23110381                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       172204                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3283990                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3023529                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17089                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     129208946                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84557                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3283990                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176777355                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3970405                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6119957                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23022379                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       754098                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129129000                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          192                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        200020                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       347720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179451307                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    601221490                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    601221490                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    153500617                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25950685                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34037                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19065                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2021033                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12333606                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6718545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       175980                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1485888                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128937822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        121948145                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       170852                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15936996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36745117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3961                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    213928187                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570042                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260590                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    162526577     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20688560      9.67%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11111627      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7677597      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6715052      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3447624      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       823746      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       536496      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       400908      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    213928187                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          32744     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        111552     42.50%     54.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       118176     45.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    102076831     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1905100      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14948      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11281075      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6670191      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     121948145                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516356                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             262472                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    458257801                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144910091                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    119938798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     122210617                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       308233                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2162574                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1166                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       137630                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7475                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1234                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3283990                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3524937                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       135762                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128972050                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49797                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12333606                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6718545                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19053                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         95247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1166                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1060498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1019898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2080396                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    120163541                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10596545                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1784604                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17265288                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16819188                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6668743                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508800                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             119940792                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            119938798                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71291187                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        186684833                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507848                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381880                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90140209                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110590358                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18383087                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1833760                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    210644197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.525010                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.343232                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165464844     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20950030      9.95%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8779433      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5278855      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3652675      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2362341      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1220618      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984424      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1950977      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    210644197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90140209                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110590358                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16751944                       # Number of memory references committed
system.switch_cpus2.commit.loads             10171029                       # Number of loads committed
system.switch_cpus2.commit.membars              15042                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15827068                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99701895                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2249943                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1950977                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           337666054                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          261230956                       # The number of ROB writes
system.switch_cpus2.timesIdled                2722925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22242389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90140209                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110590358                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90140209                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.620036                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.620036                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.381674                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.381674                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       542077720                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      166463871                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      120598367                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30122                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19195860                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15706171                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1872134                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7913522                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7553158                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1982056                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85304                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184780608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             107354345                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19195860                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9535214                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22402917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5108918                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4971456                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11303282                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1873753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    215367381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       192964464     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1040199      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1655981      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2248333      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2309100      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1958322      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1098017      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1628782      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10464183      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    215367381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081280                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454563                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       182887429                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6880634                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22362023                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25254                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3212038                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3160253                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     131727691                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1894                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3212038                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183386346                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1346102                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4375324                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21894188                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1153380                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     131683063                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        167952                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       496767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    183740371                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    612612119                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    612612119                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159337079                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        24403255                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32580                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16916                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3410565                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12319587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6680945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        78365                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1622892                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         131530754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        124915658                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17091                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14523442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     34779745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    215367381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580012                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270932                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162488967     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21758147     10.10%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11011841      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8305023      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6526127      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2645055      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1651565      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       865661      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       114995      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    215367381                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23954     11.55%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         76648     36.97%     48.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       106745     51.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    105059955     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1866953      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15661      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11312896      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6660193      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     124915658                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528921                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             207347                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465423133                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    146087405                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    123056407                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     125123005                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       255051                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1968730                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        96162                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3212038                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1071200                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       112047                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    131563580                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        18273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12319587                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6680945                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16919                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         94445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1088102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1054504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2142606                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    123205225                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10647690                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1710431                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17307622                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17508198                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6659932                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521679                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             123056630                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            123056407                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         70637455                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        190335520                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.521049                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92882934                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114291124                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17272455                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1895806                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    212155343                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    165245498     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23261752     10.96%     88.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8776094      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4189776      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3538388      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2024134      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1761646      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800682      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2557373      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    212155343                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92882934                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114291124                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16935640                       # Number of memory references committed
system.switch_cpus3.commit.loads             10350857                       # Number of loads committed
system.switch_cpus3.commit.membars              15758                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16480938                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102974929                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2353500                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2557373                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           341160912                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          266339265                       # The number of ROB writes
system.switch_cpus3.timesIdled                2796995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20803195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92882934                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114291124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92882934                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.542669                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.542669                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393287                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393287                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       554507052                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      171414727                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      122120994                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31558                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus4.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18255772                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     14930244                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1784828                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7613568                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7205798                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1878262                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        79222                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177243869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103569377                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18255772                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9084060                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21709538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5179970                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4843341                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10898787                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1796852                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207152872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       185443334     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1177129      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1861558      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2964566      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1224171      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1374456      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1457455      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953060      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10697143      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207152872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077299                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438536                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       175604744                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6495699                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21642251                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        54492                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3355683                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2992894                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          443                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     126476643                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2848                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3355683                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       175873232                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1653019                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4066671                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21431427                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       772837                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     126400921                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        21870                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        214752                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       290577                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        39076                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    175495593                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    587985522                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    587985522                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    149901861                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25593732                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32224                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17731                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2323747                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12047428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6472671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       195096                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1470747                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         126231235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        119533391                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       148319                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15872259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35324771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3091                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207152872                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577030                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269368                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    156741360     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     20240326      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11068575      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7536534      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7050213      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2024995      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1584170      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       538126      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       368573      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207152872                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          27832     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         85161     38.56%     51.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       107870     48.84%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100144814     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1887937      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        14493      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11045815      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6440332      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     119533391                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506132                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             220863                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    446588836                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    142137117                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    117611362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     119754254                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       362264                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2153942                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1327                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       183462                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7448                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3355683                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1057226                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       107883                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    126263686                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        45491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12047428                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6472671                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17720                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         79625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1327                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1043019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1018041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2061060                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    117829197                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10390123                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1704194                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16828855                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16586399                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6438732                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.498916                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             117612143                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            117611362                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68766120                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        179642387                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.497993                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382795                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88053096                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    107929706                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18334302                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        29232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1822517                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    203797189                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529594                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382698                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    159981183     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21219142     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8261433      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4452264      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3332219      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1860536      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1149051      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1025844      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2515517      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    203797189                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88053096                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     107929706                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16182695                       # Number of memory references committed
system.switch_cpus4.commit.loads              9893486                       # Number of loads committed
system.switch_cpus4.commit.membars              14584                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15493008                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         97252398                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2192464                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2515517                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           327545095                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          255883897                       # The number of ROB writes
system.switch_cpus4.timesIdled                2863530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               29017704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88053096                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            107929706                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88053096                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.682138                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.682138                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372837                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372837                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       531355039                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163033443                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      117967421                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         29206                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19204683                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15713850                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1873779                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7872311                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7552708                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1981178                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        84975                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    184855447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             107416999                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19204683                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9533886                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22410187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5120225                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4989369                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11308720                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1875509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    215477543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       193067356     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1038530      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1653323      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2245751      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2311956      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1956361      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1098931      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1632524      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10472811      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    215477543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081317                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454828                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       182960152                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6901250                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22368950                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        25485                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3221703                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3161480                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          368                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     131814438                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1915                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3221703                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       183459045                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1347614                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4392740                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21901411                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1155027                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     131770721                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        167290                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       497913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    183847766                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    613034145                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    613034145                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    159358158                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        24489603                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32608                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        16942                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3416829                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12332646                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6684311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        78505                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1603240                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         131621447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        32724                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124968279                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17098                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     14601469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     34991771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    215477543                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579960                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271089                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    162601809     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21741065     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11002715      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8314349      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6537448      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2648019      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1651362      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       865530      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       115246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    215477543                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          23974     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         78529     37.52%     48.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       106782     51.02%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    105106306     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1868129      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15663      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11314880      9.05%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6663301      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124968279                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529144                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             209285                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465640484                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    146256154                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123104516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     125177564                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       254249                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1980430                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        98663                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3221703                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1072632                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       112265                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    131654303                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6888                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12332646                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6684311                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        16945                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         94666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1088336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1057201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2145537                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123253417                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10648064                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1714862                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            17311108                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17511826                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6663044                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521883                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123104737                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123104516                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         70667312                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        190455673                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521253                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371043                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     92895217                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    114306222                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     17348096                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1897446                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    212255840                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538530                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387024                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    165355677     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23252915     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8778935      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4183389      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3533282      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2020295      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1769609      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       800891      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2560847      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    212255840                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     92895217                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     114306222                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16937861                       # Number of memory references committed
system.switch_cpus5.commit.loads             10352213                       # Number of loads committed
system.switch_cpus5.commit.membars              15760                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16483115                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        102988527                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2353808                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2560847                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341348674                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          266530398                       # The number of ROB writes
system.switch_cpus5.timesIdled                2799798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               20693033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           92895217                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            114306222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     92895217                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.542333                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.542333                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393340                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393340                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       554705802                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      171473821                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      122186732                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31562                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               236170576                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19199944                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15710749                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1871677                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7906803                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7552672                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1980424                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85194                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184727177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             107387772                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19199944                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9533096                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22410877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5116895                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5013926                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11301014                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1873577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    215372826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.612296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.954219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       192961949     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1044664      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1658246      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2244498      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2311702      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1955371      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1096316      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1625001      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10475079      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    215372826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081297                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454704                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       182832180                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6925057                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         22369594                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        25511                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3220481                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3159938                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     131770645                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1917                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3220481                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183335872                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1344500                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4418614                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21897245                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1156111                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     131722252                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        167799                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       498248                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    183783533                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    612815822                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    612815822                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    159279795                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        24503727                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32544                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        16885                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3419670                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12328609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6680387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        78561                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1601996                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         131559556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        124895909                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17061                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     14609354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     35030981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1082                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    215372826                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579906                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.271000                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    162523677     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21731019     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11001904      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8307412      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6531886      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2644749      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1652043      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       865789      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       114347      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    215372826                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          24001     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         78529     37.56%     49.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       106569     50.97%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    105042521     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1867587      1.50%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15656      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11310112      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6660033      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     124895909                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528838                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             209099                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001674                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465390804                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    146202081                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    123031423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     125105008                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       255435                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1981495                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        97983                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3220481                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1069106                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       112170                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    131592346                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        44472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12328609                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6680387                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        16888                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         94576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          514                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1086024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1056985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2143009                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    123181440                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10644163                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1714469                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17303935                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17502637                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6659772                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521578                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             123031656                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            123031423                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         70629739                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        190349739                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520943                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371052                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     92849577                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    114249991                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     17342365                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1895341                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    212152345                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.538528                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.387036                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    165275400     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23242109     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8774124      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4180588      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3531587      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2019644      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1768985      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       799872      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2560036      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    212152345                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     92849577                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     114249991                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16929518                       # Number of memory references committed
system.switch_cpus6.commit.loads             10347114                       # Number of loads committed
system.switch_cpus6.commit.membars              15754                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16474983                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        102937902                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2352656                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2560036                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           341184028                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          266405244                       # The number of ROB writes
system.switch_cpus6.timesIdled                2796986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               20797750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           92849577                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            114249991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     92849577                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.543583                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.543583                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393146                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393146                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       554389244                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      171376958                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      122150431                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31550                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               236170559                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19206839                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15715165                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1874223                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7871731                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7552794                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1981939                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85132                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184853393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107431106                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19206839                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9534733                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22413673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5122309                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4990748                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11309527                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1876056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    215481960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193068287     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1039451      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1651860      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2247118      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2311861      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1957444      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1100765      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1631813      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10473361      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    215481960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081326                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454888                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       182959129                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6901487                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22372518                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        25484                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3223339                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3162266                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131832393                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1922                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3223339                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183457881                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1354594                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4385976                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21905262                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1154905                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131789210                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167571                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       497657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    183872246                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613115658                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613115658                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    159361775                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        24510338                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32586                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16919                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3415028                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12335136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6684269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        78547                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1601427                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131639698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        124982559                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17128                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14611984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35011513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    215481960                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580014                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271228                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    162605227     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21739395     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11003650      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8311349      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6540776      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2648485      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1651271      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       865794      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       116013      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    215481960                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23973     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         78400     37.48%     48.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       106791     51.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    105118354     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1868235      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15664      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11316885      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6663421      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     124982559                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529205                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             209164                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001674                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465673370                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    146284900                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    123116875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     125191723                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       256191                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1982675                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        98445                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3223339                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1079885                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       112252                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131672532                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12335136                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6684269                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16922                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         94612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1087702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1057770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2145472                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    123265840                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10649496                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1716719                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17312657                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17513125                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6663161                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521936                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             123117088                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            123116875                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         70673869                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        190474776                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521305                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371041                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     92897393                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    114308836                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     17363613                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31594                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1897894                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212258621                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538536                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387001                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    165357073     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23253148     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8778305      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4185574      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3532850      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2020278      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1770891      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       799796      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2560706      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212258621                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     92897393                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     114308836                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16938269                       # Number of memory references committed
system.switch_cpus7.commit.loads             10352453                       # Number of loads committed
system.switch_cpus7.commit.membars              15762                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16483465                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        102990920                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2353864                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2560706                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341369727                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266568392                       # The number of ROB writes
system.switch_cpus7.timesIdled                2799265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20688599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           92897393                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            114308836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     92897393                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.542273                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.542273                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393349                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393349                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554761781                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      171490407                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      122202297                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31566                       # number of misc regfile writes
system.l20.replacements                         25536                       # number of replacements
system.l20.tagsinuse                      4095.909816                       # Cycle average of tags in use
system.l20.total_refs                          375494                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29632                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.671909                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.105367                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.713640                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3349.980543                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           731.110266                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817866                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178494                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46548                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46549                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18899                       # number of Writeback hits
system.l20.Writeback_hits::total                18899                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           68                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46616                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46617                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46616                       # number of overall hits
system.l20.overall_hits::total                  46617                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25496                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25535                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25497                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25497                       # number of overall misses
system.l20.overall_misses::total                25536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37577878                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13258002205                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13295580083                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37577878                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13258440210                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13296018088                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37577878                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13258440210                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13296018088                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72044                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72084                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18899                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18899                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72113                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72153                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72113                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72153                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354239                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014493                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353570                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353915                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353570                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353915                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 963535.333333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520003.224231                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520680.637674                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 963535.333333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520000.008236                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520677.400063                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 963535.333333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520000.008236                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520677.400063                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4668                       # number of writebacks
system.l20.writebacks::total                     4668                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25496                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25535                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25497                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25497                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34777138                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11426683185                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11461460323                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34777138                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11427049390                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11461826528                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34777138                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11427049390                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11461826528                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354239                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353570                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353915                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353570                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353915                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 891721.487179                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448175.524984                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 448852.959585                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 891721.487179                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448172.310076                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 448849.723058                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 891721.487179                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448172.310076                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 448849.723058                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21371                       # number of replacements
system.l21.tagsinuse                      4095.567789                       # Cycle average of tags in use
system.l21.total_refs                          399603                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25467                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.691012                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.331817                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.118003                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2560.157279                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1485.960690                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009114                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002958                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.625038                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362783                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999894                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        42606                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42607                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13655                       # number of Writeback hits
system.l21.Writeback_hits::total                13655                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          119                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        42725                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42726                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        42725                       # number of overall hits
system.l21.overall_hits::total                  42726                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21330                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21369                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21331                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21370                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21331                       # number of overall misses
system.l21.overall_misses::total                21370                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     32316431                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11347951798                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11380268229                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       255272                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       255272                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     32316431                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11348207070                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11380523501                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     32316431                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11348207070                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11380523501                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        63936                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              63976                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13655                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13655                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          120                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64056                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64096                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64056                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64096                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.333615                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.334016                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.008333                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.333005                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.333406                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.333005                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.333406                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 828626.435897                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 532018.368401                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 532559.699986                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       255272                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       255272                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 828626.435897                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 532005.394496                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 532546.724427                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 828626.435897                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 532005.394496                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 532546.724427                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4112                       # number of writebacks
system.l21.writebacks::total                     4112                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21330                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21369                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21331                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21370                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21331                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21370                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29502719                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9813390219                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9842892938                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       182722                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       182722                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29502719                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9813572941                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9843075660                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29502719                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9813572941                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9843075660                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.333615                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.334016                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.333005                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.333406                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.333005                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.333406                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 756479.974359                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 460074.553165                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 460615.514905                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       182722                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       182722                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 756479.974359                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 460061.550841                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 460602.510997                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 756479.974359                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 460061.550841                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 460602.510997                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12429                       # number of replacements
system.l22.tagsinuse                      4095.455721                       # Cycle average of tags in use
system.l22.total_refs                          390793                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16525                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.648593                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           88.891342                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.844105                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2712.834380                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1285.885895                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001915                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.662313                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.313937                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999867                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        37674                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37675                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21327                       # number of Writeback hits
system.l22.Writeback_hits::total                21327                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          141                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        37815                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37816                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        37815                       # number of overall hits
system.l22.overall_hits::total                  37816                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12382                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12416                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           11                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12393                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12427                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12393                       # number of overall misses
system.l22.overall_misses::total                12427                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30120227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6106986012                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6137106239                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      5358711                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      5358711                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30120227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6112344723                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6142464950                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30120227                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6112344723                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6142464950                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50056                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50091                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21327                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21327                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          152                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              152                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50208                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50243                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50208                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50243                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.247363                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247869                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.072368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.072368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.246833                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.247338                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.246833                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.247338                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 493214.828945                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 494290.128785                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 487155.545455                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 487155.545455                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 493209.450738                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 494283.813471                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 493209.450738                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 494283.813471                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                7524                       # number of writebacks
system.l22.writebacks::total                     7524                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12382                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12416                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           11                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12393                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12427                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12393                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12427                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5217706322                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5245385349                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4567998                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4567998                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5222274320                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5249953347                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5222274320                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5249953347                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.247363                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247869                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.072368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.072368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.246833                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.247338                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.246833                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.247338                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 421394.469553                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 422469.825145                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 415272.545455                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 415272.545455                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 421389.035746                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 422463.454333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 421389.035746                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 422463.454333                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7726                       # number of replacements
system.l23.tagsinuse                      4095.368872                       # Cycle average of tags in use
system.l23.total_refs                          292720                       # Total number of references to valid blocks.
system.l23.sampled_refs                         11822                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.760616                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.922377                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.539119                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2401.283719                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1600.623658                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019268                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003550                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.586251                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.390777                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29889                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29891                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l23.Writeback_hits::total                 9209                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          142                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  142                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        30031                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30033                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        30031                       # number of overall hits
system.l23.overall_hits::total                  30033                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7682                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7724                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7682                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7724                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7682                       # number of overall misses
system.l23.overall_misses::total                 7724                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35996383                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3500604184                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3536600567                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35996383                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3500604184                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3536600567                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35996383                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3500604184                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3536600567                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        37571                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              37615                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          142                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              142                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        37713                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               37757                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        37713                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              37757                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.204466                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.205344                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.203696                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.204571                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.203696                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.204571                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 857056.738095                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455689.167404                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 457871.642543                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 857056.738095                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455689.167404                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 457871.642543                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 857056.738095                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455689.167404                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 457871.642543                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4003                       # number of writebacks
system.l23.writebacks::total                     4003                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7682                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7724                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7682                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7724                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7682                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7724                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32979513                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2948613541                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2981593054                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32979513                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2948613541                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2981593054                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32979513                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2948613541                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2981593054                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.204466                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.205344                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.203696                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.204571                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.203696                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.204571                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 785226.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 383834.098021                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 386016.708182                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 785226.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 383834.098021                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 386016.708182                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 785226.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 383834.098021                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 386016.708182                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         21361                       # number of replacements
system.l24.tagsinuse                      4095.570486                       # Cycle average of tags in use
system.l24.total_refs                          399786                       # Total number of references to valid blocks.
system.l24.sampled_refs                         25457                       # Sample count of references to valid blocks.
system.l24.avg_refs                         15.704364                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.355317                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.686795                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2556.211299                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1490.317075                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009120                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002853                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.624075                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.363847                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        42742                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  42743                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           13703                       # number of Writeback hits
system.l24.Writeback_hits::total                13703                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          118                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  118                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        42860                       # number of demand (read+write) hits
system.l24.demand_hits::total                   42861                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        42860                       # number of overall hits
system.l24.overall_hits::total                  42861                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        21320                       # number of ReadReq misses
system.l24.ReadReq_misses::total                21358                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        21322                       # number of demand (read+write) misses
system.l24.demand_misses::total                 21360                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        21322                       # number of overall misses
system.l24.overall_misses::total                21360                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29326110                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  11042009599                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    11071335709                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       836496                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       836496                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29326110                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  11042846095                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     11072172205                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29326110                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  11042846095                       # number of overall miss cycles
system.l24.overall_miss_latency::total    11072172205                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        64062                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              64101                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        13703                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            13703                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          120                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        64182                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               64221                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        64182                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              64221                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.332803                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.333193                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.016667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.016667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.332212                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.332601                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.332212                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.332601                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 771739.736842                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 517917.898640                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 518369.496629                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       418248                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       418248                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 771739.736842                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 517908.549620                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 518360.121957                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 771739.736842                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 517908.549620                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 518360.121957                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4119                       # number of writebacks
system.l24.writebacks::total                     4119                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        21320                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           21358                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        21322                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            21360                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        21322                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           21360                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26597065                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   9510600709                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   9537197774                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       692538                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       692538                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26597065                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   9511293247                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   9537890312                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26597065                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   9511293247                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   9537890312                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.332803                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.333193                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.016667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.332212                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.332601                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.332212                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.332601                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 699922.763158                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 446088.213368                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 446539.833973                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       346269                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       346269                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 699922.763158                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 446078.850342                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 446530.445318                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 699922.763158                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 446078.850342                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 446530.445318                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          7729                       # number of replacements
system.l25.tagsinuse                      4095.371881                       # Cycle average of tags in use
system.l25.total_refs                          292729                       # Total number of references to valid blocks.
system.l25.sampled_refs                         11825                       # Sample count of references to valid blocks.
system.l25.avg_refs                         24.755095                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.925205                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.028357                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2402.238511                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1599.179807                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019269                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003669                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.586484                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.390425                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29898                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29900                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l25.Writeback_hits::total                 9209                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          141                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        30039                       # number of demand (read+write) hits
system.l25.demand_hits::total                   30041                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        30039                       # number of overall hits
system.l25.overall_hits::total                  30041                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         7685                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 7728                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         7685                       # number of demand (read+write) misses
system.l25.demand_misses::total                  7728                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         7685                       # number of overall misses
system.l25.overall_misses::total                 7728                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50149565                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3454754148                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3504903713                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50149565                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3454754148                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3504903713                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50149565                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3454754148                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3504903713                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           45                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        37583                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              37628                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          141                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              141                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           45                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        37724                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               37769                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           45                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        37724                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              37769                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.204481                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.205379                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.203716                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.204612                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.203716                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.204612                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1166268.953488                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449545.107092                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 453533.089156                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1166268.953488                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449545.107092                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 453533.089156                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1166268.953488                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449545.107092                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 453533.089156                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4003                       # number of writebacks
system.l25.writebacks::total                     4003                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         7684                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            7727                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         7684                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             7727                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         7684                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            7727                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47062165                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2902424350                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2949486515                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47062165                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2902424350                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2949486515                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47062165                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2902424350                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2949486515                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.204454                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.205352                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.203690                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.204586                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.203690                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.204586                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1094468.953488                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377723.106455                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 381711.727061                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1094468.953488                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377723.106455                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 381711.727061                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1094468.953488                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377723.106455                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 381711.727061                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          7721                       # number of replacements
system.l26.tagsinuse                      4095.356309                       # Cycle average of tags in use
system.l26.total_refs                          292706                       # Total number of references to valid blocks.
system.l26.sampled_refs                         11817                       # Sample count of references to valid blocks.
system.l26.avg_refs                         24.769908                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.913745                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.658558                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2400.530019                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1601.253986                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003579                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.586067                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.390931                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        29879                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  29881                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9205                       # number of Writeback hits
system.l26.Writeback_hits::total                 9205                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          143                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        30022                       # number of demand (read+write) hits
system.l26.demand_hits::total                   30024                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        30022                       # number of overall hits
system.l26.overall_hits::total                  30024                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         7677                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 7719                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         7677                       # number of demand (read+write) misses
system.l26.demand_misses::total                  7719                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         7677                       # number of overall misses
system.l26.overall_misses::total                 7719                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     37148857                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   3521281227                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     3558430084                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     37148857                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   3521281227                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      3558430084                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     37148857                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   3521281227                       # number of overall miss cycles
system.l26.overall_miss_latency::total     3558430084                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           44                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        37556                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              37600                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9205                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9205                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          143                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           44                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        37699                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               37743                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           44                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        37699                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              37743                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.204415                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.205293                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.203639                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.204515                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.203639                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.204515                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 884496.595238                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 458679.331379                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 460996.253919                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 884496.595238                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 458679.331379                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 460996.253919                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 884496.595238                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 458679.331379                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 460996.253919                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4003                       # number of writebacks
system.l26.writebacks::total                     4003                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         7677                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            7719                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         7677                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             7719                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         7677                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            7719                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     34132440                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2969648070                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   3003780510                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     34132440                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2969648070                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   3003780510                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     34132440                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2969648070                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   3003780510                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.204415                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.205293                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.203639                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.204515                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.203639                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.204515                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 812677.142857                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 386824.028918                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 389141.146522                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 812677.142857                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 386824.028918                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 389141.146522                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 812677.142857                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 386824.028918                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 389141.146522                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          7730                       # number of replacements
system.l27.tagsinuse                      4095.357894                       # Cycle average of tags in use
system.l27.total_refs                          292730                       # Total number of references to valid blocks.
system.l27.sampled_refs                         11826                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.753086                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.911083                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.027755                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2402.256438                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1599.162618                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019265                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003669                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.586488                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.390421                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        29898                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  29900                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9210                       # number of Writeback hits
system.l27.Writeback_hits::total                 9210                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          144                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  144                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        30042                       # number of demand (read+write) hits
system.l27.demand_hits::total                   30044                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        30042                       # number of overall hits
system.l27.overall_hits::total                  30044                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         7686                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 7729                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         7686                       # number of demand (read+write) misses
system.l27.demand_misses::total                  7729                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         7686                       # number of overall misses
system.l27.overall_misses::total                 7729                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     51668344                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3445277825                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3496946169                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     51668344                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3445277825                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3496946169                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     51668344                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3445277825                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3496946169                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37584                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37629                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9210                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9210                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          144                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              144                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37728                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37773                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37728                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37773                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.204502                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.205400                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.203721                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.204617                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.203721                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.204617                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1201589.395349                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448253.685272                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452444.840083                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1201589.395349                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448253.685272                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452444.840083                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1201589.395349                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448253.685272                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452444.840083                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4004                       # number of writebacks
system.l27.writebacks::total                     4004                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         7685                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         7685                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             7728                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         7685                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            7728                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     48580145                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2892922927                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2941503072                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     48580145                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2892922927                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2941503072                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     48580145                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2892922927                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2941503072                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.204475                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.205374                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.203695                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.204591                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.203695                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.204591                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1129770.813953                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376437.596226                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380629.279503                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1129770.813953                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376437.596226                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380629.279503                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1129770.813953                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376437.596226                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380629.279503                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344283                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010684642                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733592.867925                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213063                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131220                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061239                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10676752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10676752                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10676752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10676752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10676752                       # number of overall hits
system.cpu0.icache.overall_hits::total       10676752                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49250687                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49250687                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49250687                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49250687                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49250687                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49250687                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10676805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10676805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10676805                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10676805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10676805                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10676805                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 929258.245283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 929258.245283                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 929258.245283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 929258.245283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 929258.245283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 929258.245283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     37982857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37982857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     37982857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37982857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     37982857                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37982857                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 949571.425000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 949571.425000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72113                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432105318                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72369                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5970.862082                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879020                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120980                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27991209                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27991209                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329911                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329911                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7494                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43321120                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43321120                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43321120                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43321120                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259825                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          240                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       260065                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        260065                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       260065                       # number of overall misses
system.cpu0.dcache.overall_misses::total       260065                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64790890309                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64790890309                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     26134555                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     26134555                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64817024864                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64817024864                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64817024864                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64817024864                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28251034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28251034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43581185                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43581185                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43581185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43581185                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005967                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005967                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005967                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005967                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 249363.572824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 249363.572824                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108893.979167                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108893.979167                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249233.940992                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249233.940992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249233.940992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249233.940992                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18899                       # number of writebacks
system.cpu0.dcache.writebacks::total            18899                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187781                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187781                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187952                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72044                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72113                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72113                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72113                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72113                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16656458223                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16656458223                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5163411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5163411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16661621634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16661621634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16661621634                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16661621634                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 231198.409625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231198.409625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74832.043478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74832.043478                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 231048.793338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 231048.793338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 231048.793338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 231048.793338                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               528.475905                       # Cycle average of tags in use
system.cpu1.icache.total_refs               986981769                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1862229.752830                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.475905                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061660                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.846917                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10878254                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10878254                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10878254                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10878254                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10878254                       # number of overall hits
system.cpu1.icache.overall_hits::total       10878254                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42557690                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42557690                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42557690                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42557690                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42557690                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42557690                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10878313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10878313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10878313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10878313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10878313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10878313                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 721316.779661                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 721316.779661                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 721316.779661                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 721316.779661                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 721316.779661                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 721316.779661                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     32708900                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32708900                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     32708900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32708900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     32708900                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32708900                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 817722.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 817722.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 817722.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 817722.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 817722.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 817722.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64056                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175127757                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64312                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2723.096110                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.296054                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.703946                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7539053                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7539053                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6244981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6244981                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17527                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17527                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14571                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14571                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13784034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13784034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13784034                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13784034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164581                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          737                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          737                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165318                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38538075983                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38538075983                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     64100627                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     64100627                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38602176610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38602176610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38602176610                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38602176610                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7703634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7703634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6245718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6245718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14571                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14571                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13949352                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13949352                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13949352                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13949352                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021364                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011851                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234158.718096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234158.718096                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86975.070556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86975.070556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233502.562395                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233502.562395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233502.562395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233502.562395                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13655                       # number of writebacks
system.cpu1.dcache.writebacks::total            13655                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100645                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100645                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          617                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       101262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       101262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       101262                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       101262                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63936                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64056                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14324371480                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14324371480                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8015041                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8015041                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14332386521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14332386521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14332386521                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14332386521                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224042.346722                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 224042.346722                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66792.008333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66792.008333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223747.760101                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223747.760101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223747.760101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223747.760101                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.517371                       # Cycle average of tags in use
system.cpu2.icache.total_refs               982636214                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1900650.317215                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.517371                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055316                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827752                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10956873                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10956873                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10956873                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10956873                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10956873                       # number of overall hits
system.cpu2.icache.overall_hits::total       10956873                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37385594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37385594                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10956921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10956921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10956921                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10956921                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10956921                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10956921                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50208                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166704819                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50464                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3303.440453                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.020492                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.979508                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914143                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085857                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7734270                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7734270                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6543304                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6543304                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16290                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16290                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15061                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15061                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14277574                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14277574                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14277574                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14277574                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171824                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171824                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5391                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5391                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177215                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177215                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177215                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177215                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39665416806                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39665416806                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2183950188                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2183950188                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41849366994                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41849366994                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41849366994                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41849366994                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7906094                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7906094                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6548695                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6548695                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15061                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15061                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14454789                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14454789                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14454789                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14454789                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021733                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021733                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000823                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000823                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012260                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012260                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012260                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012260                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230849.106097                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230849.106097                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 405110.404007                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 405110.404007                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 236150.252484                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 236150.252484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 236150.252484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 236150.252484                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     14159759                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 183892.974026                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21327                       # number of writebacks
system.cpu2.dcache.writebacks::total            21327                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       121768                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121768                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5239                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5239                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       127007                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       127007                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       127007                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       127007                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50056                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50056                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          152                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50208                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50208                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8683436431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8683436431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     14588379                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14588379                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8698024810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8698024810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8698024810                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8698024810                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006331                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006331                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003473                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003473                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173474.437250                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173474.437250                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 95976.177632                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95976.177632                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 173239.818555                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 173239.818555                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 173239.818555                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 173239.818555                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.110133                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981753594                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1891625.421965                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.110133                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.069087                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830305                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11303232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11303232                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11303232                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11303232                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11303232                       # number of overall hits
system.cpu3.icache.overall_hits::total       11303232                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     42289808                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42289808                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     42289808                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42289808                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     42289808                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42289808                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11303282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11303282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11303282                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11303282                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11303282                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11303282                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 845796.160000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 845796.160000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 845796.160000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 845796.160000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 845796.160000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 845796.160000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36519215                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36519215                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36519215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36519215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36519215                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36519215                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 829982.159091                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 829982.159091                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 829982.159091                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 829982.159091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 829982.159091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 829982.159091                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 37713                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160983178                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37969                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4239.858253                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.789312                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.210688                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913239                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086761                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7785601                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7785601                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6553679                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6553679                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16802                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16802                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15779                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15779                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14339280                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14339280                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14339280                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14339280                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120708                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120708                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          838                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          838                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121546                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121546                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121546                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121546                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22402532121                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22402532121                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     70583546                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     70583546                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22473115667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22473115667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22473115667                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22473115667                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7906309                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7906309                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6554517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6554517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15779                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15779                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14460826                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14460826                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14460826                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14460826                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015267                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015267                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008405                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008405                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008405                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008405                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 185592.770330                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 185592.770330                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84228.575179                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84228.575179                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 184893.913967                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184893.913967                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 184893.913967                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 184893.913967                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu3.dcache.writebacks::total             9209                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        83137                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        83137                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          696                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          696                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        83833                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        83833                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        83833                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        83833                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        37571                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        37571                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          142                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        37713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        37713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        37713                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        37713                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5511337582                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5511337582                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9163807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9163807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5520501389                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5520501389                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5520501389                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5520501389                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146691.266722                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146691.266722                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64533.852113                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64533.852113                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146381.921062                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146381.921062                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146381.921062                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146381.921062                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               527.731528                       # Cycle average of tags in use
system.cpu4.icache.total_refs               987002243                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1865788.739130                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.731528                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060467                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.845724                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10898728                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10898728                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10898728                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10898728                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10898728                       # number of overall hits
system.cpu4.icache.overall_hits::total       10898728                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48545125                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48545125                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48545125                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48545125                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48545125                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48545125                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10898787                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10898787                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10898787                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10898787                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10898787                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10898787                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 822798.728814                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 822798.728814                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 822798.728814                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 822798.728814                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 822798.728814                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 822798.728814                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29755777                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29755777                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29755777                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29755777                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29755777                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29755777                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 762968.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 762968.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 762968.641026                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 762968.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 762968.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 762968.641026                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 64182                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               175155845                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 64438                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2718.207347                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.295928                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.704072                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915218                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084782                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7553099                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7553099                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6258969                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6258969                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17549                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17549                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14603                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14603                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13812068                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13812068                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13812068                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13812068                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       164560                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       164560                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          739                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          739                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       165299                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        165299                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       165299                       # number of overall misses
system.cpu4.dcache.overall_misses::total       165299                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  37696007624                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  37696007624                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     68262757                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     68262757                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  37764270381                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  37764270381                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  37764270381                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  37764270381                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7717659                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7717659                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6259708                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6259708                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        14603                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14603                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13977367                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13977367                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13977367                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13977367                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021323                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021323                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011826                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011826                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011826                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011826                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 229071.509626                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 229071.509626                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 92371.795670                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 92371.795670                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 228460.368066                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 228460.368066                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 228460.368066                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 228460.368066                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13703                       # number of writebacks
system.cpu4.dcache.writebacks::total            13703                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       100498                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       100498                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          619                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          619                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       101117                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       101117                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       101117                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       101117                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        64062                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        64062                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        64182                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        64182                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        64182                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        64182                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  14027825605                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  14027825605                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8523035                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8523035                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  14036348640                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14036348640                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  14036348640                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14036348640                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004592                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004592                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 218972.645328                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 218972.645328                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71025.291667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71025.291667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 218696.030663                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 218696.030663                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 218696.030663                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 218696.030663                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.008473                       # Cycle average of tags in use
system.cpu5.icache.total_refs               981759026                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1887998.126923                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    44.008473                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.070526                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831744                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11308664                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11308664                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11308664                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11308664                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11308664                       # number of overall hits
system.cpu5.icache.overall_hits::total       11308664                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     55340993                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     55340993                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     55340993                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     55340993                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     55340993                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     55340993                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11308719                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11308719                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11308719                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11308719                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11308719                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11308719                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1006199.872727                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1006199.872727                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1006199.872727                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1006199.872727                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1006199.872727                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1006199.872727                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       201031                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       201031                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           45                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           45                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50656183                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50656183                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50656183                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50656183                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50656183                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50656183                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1125692.955556                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1125692.955556                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1125692.955556                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1125692.955556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1125692.955556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1125692.955556                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 37724                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160985055                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 37980                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4238.679700                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.786175                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.213825                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913227                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086773                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7786579                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7786579                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6554548                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6554548                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16830                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16830                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15781                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15781                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14341127                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14341127                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14341127                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14341127                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       120551                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       120551                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          830                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          830                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       121381                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        121381                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       121381                       # number of overall misses
system.cpu5.dcache.overall_misses::total       121381                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  22156602779                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  22156602779                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     69786988                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     69786988                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  22226389767                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  22226389767                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  22226389767                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  22226389767                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7907130                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7907130                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6555378                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6555378                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14462508                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14462508                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14462508                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14462508                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015246                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015246                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008393                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008393                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008393                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008393                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 183794.433717                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 183794.433717                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84080.708434                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84080.708434                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183112.593956                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183112.593956                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183112.593956                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183112.593956                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu5.dcache.writebacks::total             9209                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        82968                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        82968                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          689                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          689                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        83657                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        83657                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        83657                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        83657                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        37583                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        37583                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          141                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        37724                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        37724                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        37724                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        37724                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5466160982                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5466160982                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9106013                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9106013                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5475266995                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5475266995                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5475266995                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5475266995                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002608                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002608                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 145442.380385                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 145442.380385                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64581.652482                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64581.652482                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 145140.149374                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 145140.149374                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 145140.149374                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 145140.149374                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.069498                       # Cycle average of tags in use
system.cpu6.icache.total_refs               981751326                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1891621.052023                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    43.069498                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.069022                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830240                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11300964                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11300964                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11300964                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11300964                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11300964                       # number of overall hits
system.cpu6.icache.overall_hits::total       11300964                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43617354                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43617354                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43617354                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43617354                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43617354                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43617354                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11301014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11301014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11301014                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11301014                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11301014                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11301014                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 872347.080000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 872347.080000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 872347.080000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 872347.080000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 872347.080000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 872347.080000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           44                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           44                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     37650409                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     37650409                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     37650409                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     37650409                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     37650409                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     37650409                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 855691.113636                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 855691.113636                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 855691.113636                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 855691.113636                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 855691.113636                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 855691.113636                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 37699                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               160977912                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 37955                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4241.283415                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.788776                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.211224                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913237                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086763                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7782756                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7782756                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6551302                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6551302                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16762                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16762                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15775                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15775                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14334058                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14334058                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14334058                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14334058                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       120590                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       120590                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          846                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       121436                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        121436                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       121436                       # number of overall misses
system.cpu6.dcache.overall_misses::total       121436                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  22411885322                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  22411885322                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     71252831                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     71252831                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  22483138153                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  22483138153                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  22483138153                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  22483138153                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      7903346                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7903346                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6552148                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6552148                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     14455494                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14455494                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     14455494                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14455494                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015258                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015258                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000129                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008401                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008401                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008401                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008401                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 185851.938983                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 185851.938983                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84223.204492                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84223.204492                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 185143.928926                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 185143.928926                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 185143.928926                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 185143.928926                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9205                       # number of writebacks
system.cpu6.dcache.writebacks::total             9205                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        83034                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        83034                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          703                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        83737                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        83737                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        83737                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        83737                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        37556                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        37556                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          143                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        37699                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        37699                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        37699                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        37699                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5531349747                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5531349747                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9213859                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9213859                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5540563606                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5540563606                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5540563606                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5540563606                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002608                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002608                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 147282.717728                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 147282.717728                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64432.580420                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64432.580420                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 146968.450251                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 146968.450251                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 146968.450251                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 146968.450251                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.008397                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981759833                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1887999.678846                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.008397                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.070526                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831744                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11309471                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11309471                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11309471                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11309471                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11309471                       # number of overall hits
system.cpu7.icache.overall_hits::total       11309471                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     56899498                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     56899498                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     56899498                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     56899498                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     56899498                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     56899498                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11309526                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11309526                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11309526                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11309526                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11309526                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11309526                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1034536.327273                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1034536.327273                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1034536.327273                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1034536.327273                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1034536.327273                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1034536.327273                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     52169755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     52169755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     52169755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     52169755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     52169755                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     52169755                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1159327.888889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1159327.888889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1159327.888889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37728                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160984619                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37984                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4238.221857                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.786382                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.213618                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913228                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086772                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7786019                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7786019                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6554689                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6554689                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16811                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16811                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15783                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15783                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14340708                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14340708                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14340708                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14340708                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       120594                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       120594                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          854                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       121448                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        121448                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       121448                       # number of overall misses
system.cpu7.dcache.overall_misses::total       121448                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  22142955297                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  22142955297                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     71860405                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     71860405                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  22214815702                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  22214815702                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  22214815702                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  22214815702                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7906613                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7906613                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6555543                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6555543                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14462156                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14462156                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14462156                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14462156                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015252                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015252                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008398                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008398                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183615.729613                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183615.729613                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84145.673302                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84145.673302                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182916.274471                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182916.274471                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182916.274471                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182916.274471                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9210                       # number of writebacks
system.cpu7.dcache.writebacks::total             9210                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        83010                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        83010                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        83720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        83720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        83720                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        83720                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37584                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37584                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37728                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37728                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37728                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37728                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5456640039                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5456640039                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9290615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9290615                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5465930654                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5465930654                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5465930654                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5465930654                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002609                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002609                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 145185.186223                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 145185.186223                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64518.159722                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64518.159722                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 144877.296809                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 144877.296809                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 144877.296809                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 144877.296809                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
