

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Sun Mar 30 18:09:27 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257  |Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_39_3                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    833|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   46|    6363|   5590|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    346|    -|
|Register         |        -|    -|    1790|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   46|    8153|   6769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|       7|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257  |Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |        0|  20|  3379|  2568|    0|
    |control_s_axi_U                                                                |control_s_axi                                                       |        0|   0|   551|   938|    0|
    |gmem_m_axi_U                                                                   |gmem_m_axi                                                          |        0|   0|   718|  1318|    0|
    |mul_32ns_32ns_62_2_1_U30                                                       |mul_32ns_32ns_62_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_62_2_1_U34                                                       |mul_32ns_32ns_62_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U28                                                       |mul_32ns_32ns_64_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_33ns_65_2_1_U31                                                       |mul_32ns_33ns_65_2_1                                                |        0|   3|   169|    52|    0|
    |mul_32ns_33s_64_2_1_U32                                                        |mul_32ns_33s_64_2_1                                                 |        0|   3|   169|    52|    0|
    |mul_32ns_64ns_96_5_1_U29                                                       |mul_32ns_64ns_96_5_1                                                |        0|   6|   441|   256|    0|
    |mul_64s_35s_64_5_1_U33                                                         |mul_64s_35s_64_5_1                                                  |        0|   5|   441|   256|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                          |                                                                    |        0|  46|  6363|  5590|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |acc_fu_587_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln1027_1_fu_431_p2     |         +|   0|  0|  72|          65|           1|
    |add_ln1027_fu_474_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln39_fu_393_p2         |         +|   0|  0|  39|          32|           3|
    |add_ln840_fu_448_p2        |         +|   0|  0|  39|          32|           1|
    |empty_43_fu_527_p2         |         +|   0|  0|  71|          64|          64|
    |sub_i_i438_fu_354_p2       |         +|   0|  0|  40|          33|           3|
    |sub_i_i468_fu_321_p2       |         +|   0|  0|  40|          33|           3|
    |tmp2_fu_383_p2             |         +|   0|  0|  42|          35|           5|
    |tmp_fu_510_p2              |         +|   0|  0|  71|          64|          64|
    |x_V_1_fu_560_p2            |         +|   0|  0|  39|          32|           1|
    |y_V_3_fu_566_p2            |         +|   0|  0|  39|          32|           1|
    |and_ln56_fu_600_p2         |       and|   0|  0|   2|           1|           1|
    |cmp_i4151137_fu_363_p2     |      icmp|   0|  0|  18|          33|           1|
    |icmp_ln1027_1_fu_421_p2    |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_2_fu_555_p2    |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_3_fu_426_p2    |      icmp|   0|  0|  29|          65|          65|
    |icmp_ln1027_fu_406_p2      |      icmp|   0|  0|  18|          32|           1|
    |acc_2_fu_605_p3            |    select|   0|  0|  32|           1|           1|
    |empty_fu_398_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln1027_1_fu_454_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_440_p3    |    select|   0|  0|  32|           1|          32|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 833|         719|         473|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  130|         29|    1|         29|
    |gmem_ARADDR              |   14|          3|   64|        192|
    |gmem_ARLEN               |   14|          3|   32|         96|
    |gmem_ARVALID             |   14|          3|    1|          3|
    |gmem_RREADY              |   14|          3|    1|          3|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_333_ce            |    9|          2|    1|          2|
    |grp_fu_333_p0            |   14|          3|   32|         96|
    |grp_fu_333_p1            |   14|          3|   32|         96|
    |grp_fu_522_ce            |   14|          3|    1|          3|
    |grp_fu_522_p0            |   14|          3|   32|         96|
    |grp_fu_522_p1            |   14|          3|   32|         96|
    |iFilter_V_fu_140         |    9|          2|   32|         64|
    |indvar_flatten91_fu_144  |    9|          2|   65|        130|
    |x_V_reg_245              |    9|          2|   32|         64|
    |y_V_fu_136               |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  346|         76|  395|       1044|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_2_reg_881                                                                               |  32|   0|   32|          0|
    |add_ln1027_1_reg_806                                                                        |  65|   0|   65|          0|
    |add_ln37_cast_reg_768                                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                   |  28|   0|   28|          0|
    |apply_relu_read_reg_634                                                                     |   1|   0|    1|          0|
    |biases_read_reg_679                                                                         |  64|   0|   64|          0|
    |coeffs_read_reg_684                                                                         |  64|   0|   64|          0|
    |convHeight_read_reg_639                                                                     |  32|   0|   32|          0|
    |convWidth_read_reg_645                                                                      |  32|   0|   32|          0|
    |empty_42_reg_847                                                                            |  64|   0|   64|          0|
    |empty_reg_778                                                                               |  32|   0|   32|          0|
    |gmem_addr_1_reg_857                                                                         |  64|   0|   64|          0|
    |gmem_addr_read_reg_868                                                                      |  32|   0|   32|          0|
    |gmem_addr_reg_826                                                                           |  64|   0|   64|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |iFilter_V_fu_140                                                                            |  32|   0|   32|          0|
    |icmp_ln1027_reg_798                                                                         |   1|   0|    1|          0|
    |indvar_flatten91_fu_144                                                                     |  65|   0|   65|          0|
    |inputHeight_read_reg_654                                                                    |  32|   0|   32|          0|
    |inputWidth_read_reg_660                                                                     |  32|   0|   32|          0|
    |input_r_read_reg_694                                                                        |  64|   0|   64|          0|
    |mul_ln1027_1_reg_863                                                                        |  62|   0|   62|          0|
    |mul_ln1027_reg_837                                                                          |  64|   0|   64|          0|
    |mul_ln16_1_reg_788                                                                          |  96|   0|   96|          0|
    |mul_ln16_2_reg_793                                                                          |  65|   0|   65|          0|
    |mul_ln16_reg_715                                                                            |  64|   0|   64|          0|
    |numChannels_cast_reg_763                                                                    |  32|   0|   62|         30|
    |numChannels_read_reg_673                                                                    |  32|   0|   32|          0|
    |numFilters_read_reg_668                                                                     |  32|   0|   32|          0|
    |output_r_read_reg_689                                                                       |  64|   0|   64|          0|
    |select_ln1027_1_reg_819                                                                     |  32|   0|   32|          0|
    |select_ln1027_reg_811                                                                       |  32|   0|   32|          0|
    |sext_ln39_1_reg_773                                                                         |  62|   0|   64|          2|
    |sub_i_i438_reg_758                                                                          |  33|   0|   33|          0|
    |sub_i_i468_reg_731                                                                          |  33|   0|   33|          0|
    |tmp1_reg_783                                                                                |  62|   0|   62|          0|
    |tmp_reg_842                                                                                 |  64|   0|   64|          0|
    |x_V_1_reg_876                                                                               |  32|   0|   32|          0|
    |x_V_reg_245                                                                                 |  32|   0|   32|          0|
    |y_V_fu_136                                                                                  |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |1790|   0| 1822|         32|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_V = alloca i32 1"   --->   Operation 29 'alloca' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 30 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten91 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 32 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 33 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 34 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 35 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 36 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 37 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 38 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 39 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 40 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 41 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 42 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 43 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln37 = store i65 0, i65 %indvar_flatten91" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 44 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 0, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 45 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 0, i32 %y_V" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 47 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 48 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln16 = mul i64 %zext_ln16, i64 %zext_ln16_1" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 49 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [1/2] (6.91ns)   --->   "%mul_ln16 = mul i64 %zext_ln16, i64 %zext_ln16_1" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 50 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 51 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i64 %mul_ln16" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 52 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [5/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 53 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 54 [4/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 54 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%inputHeight_cast = zext i32 %inputHeight_read"   --->   Operation 55 'zext' 'inputHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.55ns)   --->   "%sub_i_i468 = add i33 %inputHeight_cast, i33 8589934590"   --->   Operation 56 'add' 'sub_i_i468' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [3/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 57 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 58 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 59 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 60 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [2/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 61 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 62 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i33 %sub_i_i468" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 63 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln16_2 = mul i65 %zext_ln16_4, i65 %zext_ln16_5" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 64 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 200000, void @empty_7, void @empty_19, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_18, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_9, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 98 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.55ns)   --->   "%sub_i_i438 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 99 'add' 'sub_i_i438' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 100 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (2.48ns)   --->   "%cmp_i4151137 = icmp_sgt  i33 %sub_i_i438, i33 0"   --->   Operation 101 'icmp' 'cmp_i4151137' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%add_ln37_cast = sext i33 %sub_i_i468"   --->   Operation 102 'sext' 'add_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0"   --->   Operation 103 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast = zext i34 %tmp_1"   --->   Operation 104 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.63ns)   --->   "%tmp2 = add i35 %p_cast, i35 34359738360"   --->   Operation 105 'add' 'tmp2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i35 %tmp2" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 106 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %inputWidth_read, i32 4294967294" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 107 'add' 'add_ln39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.69ns)   --->   "%empty = select i1 %cmp_i4151137, i32 %add_ln39, i32 0" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 108 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 109 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 110 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln16_2 = mul i65 %zext_ln16_4, i65 %zext_ln16_5" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 111 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 112 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_39_3" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 113 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.77>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%y_V_2 = load i32 %y_V"   --->   Operation 114 'load' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten91_load = load i65 %indvar_flatten91"   --->   Operation 115 'load' 'indvar_flatten91_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %y_V_2"   --->   Operation 116 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (2.48ns)   --->   "%icmp_ln1027_1 = icmp_sgt  i33 %sub_i_i468, i33 %zext_ln1027"   --->   Operation 117 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (2.78ns)   --->   "%icmp_ln1027_3 = icmp_eq  i65 %indvar_flatten91_load, i65 %mul_ln16_2"   --->   Operation 118 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (3.54ns)   --->   "%add_ln1027_1 = add i65 %indvar_flatten91_load, i65 1"   --->   Operation 119 'add' 'add_ln1027_1' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_3, void %for.inc74.loopexit, void %for.end76.loopexit"   --->   Operation 120 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%iFilter_V_load = load i32 %iFilter_V"   --->   Operation 121 'load' 'iFilter_V_load' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i32 %y_V_2, i32 0"   --->   Operation 122 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_load, i32 1"   --->   Operation 123 'add' 'add_ln840' <Predicate = (!icmp_ln1027_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i32 %iFilter_V_load, i32 %add_ln840"   --->   Operation 124 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_cast7_cast_mid2_v_v_v_v_v = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln1027_1, i2 0"   --->   Operation 125 'bitconcatenate' 'p_cast7_cast_mid2_v_v_v_v_v' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i34 %p_cast7_cast_mid2_v_v_v_v_v"   --->   Operation 126 'zext' 'zext_ln1027_3' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (3.52ns)   --->   "%add_ln1027 = add i64 %zext_ln1027_3, i64 %biases_read"   --->   Operation 127 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast7_cast_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027, i32 2, i32 63"   --->   Operation 128 'partselect' 'p_cast7_cast_mid2_v' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %p_cast7_cast_mid2_v"   --->   Operation 129 'sext' 'sext_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1027"   --->   Operation 130 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [HLS_Optimized/conv2d.cpp:64]   --->   Operation 131 'ret' 'ret_ln64' <Predicate = (icmp_ln1027_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %select_ln1027_1"   --->   Operation 132 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [2/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln37_cast"   --->   Operation 133 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln37_cast"   --->   Operation 135 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%y_V_cast15 = zext i32 %select_ln1027"   --->   Operation 137 'zext' 'y_V_cast15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (3.52ns)   --->   "%tmp = add i64 %mul_ln1027, i64 %y_V_cast15"   --->   Operation 138 'add' 'tmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 140 [5/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 140 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 142 [4/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 142 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 144 [3/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 144 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 146 [2/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 146 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 148 [1/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 148 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %select_ln1027_1"   --->   Operation 149 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [2/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 150 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (3.52ns)   --->   "%empty_43 = add i64 %empty_42, i64 %output_r_read"   --->   Operation 151 'add' 'empty_43' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_43, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 152 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 153 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln39" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 154 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 156 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 157 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr"   --->   Operation 158 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 159 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %empty" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 159 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln39 = br void %VITIS_LOOP_42_4" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 160 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%x_V = phi i32 0, void %for.inc74.loopexit, i32 %x_V_1, void %VITIS_LOOP_42_4.split"   --->   Operation 161 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1027_4 = zext i32 %x_V"   --->   Operation 162 'zext' 'zext_ln1027_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_sgt  i33 %sub_i_i438, i33 %zext_ln1027_4"   --->   Operation 163 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (2.55ns)   --->   "%x_V_1 = add i32 %x_V, i32 1"   --->   Operation 164 'add' 'x_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln1027_2, void %for.inc71.loopexit, void %VITIS_LOOP_42_4.split" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 165 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln16_1, i64 %mul_ln16, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_2_loc"   --->   Operation 166 'call' 'call_ln1027' <Predicate = (icmp_ln1027_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 167 [1/1] (2.55ns)   --->   "%y_V_3 = add i32 %select_ln1027, i32 1"   --->   Operation 167 'add' 'y_V_3' <Predicate = (!icmp_ln1027_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln38 = store i65 %add_ln1027_1, i65 %indvar_flatten91" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 168 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %select_ln1027_1, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 169 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %y_V_3, i32 %y_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 170 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln16_1, i64 %mul_ln16, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_2_loc"   --->   Operation 171 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.53>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 172 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS_Optimized/conv2d.cpp:54]   --->   Operation 173 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 174 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln56 = and i1 %tmp_2, i1 %apply_relu_read" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 175 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln56, i32 0, i32 %acc" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 176 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 177 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (7.30ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_1, i32 %acc_2, i4 15" [HLS_Optimized/conv2d.cpp:60]   --->   Operation 178 'write' 'write_ln60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_42_4" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 179 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 180 [5/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1"   --->   Operation 180 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 181 [4/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1"   --->   Operation 181 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 182 [3/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1"   --->   Operation 182 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 183 [2/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1"   --->   Operation 183 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 184 [1/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1"   --->   Operation 184 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_39_3" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 185 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numChannels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numFilters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apply_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V                         (alloca        ) [ 01111111111111111111111111111]
iFilter_V                   (alloca        ) [ 01111111111111111111111111111]
indvar_flatten91            (alloca        ) [ 01111111111111111111111111111]
apply_relu_read             (read          ) [ 00111111111111111111111111111]
convHeight_read             (read          ) [ 00111111000000000000000000000]
convWidth_read              (read          ) [ 00111111111111111111111111111]
inputHeight_read            (read          ) [ 00111111111111111111111111111]
inputWidth_read             (read          ) [ 00111111111111111111111111111]
numFilters_read             (read          ) [ 00111111000000000000000000000]
numChannels_read            (read          ) [ 00111111100000000000000000000]
biases_read                 (read          ) [ 00111111111111111111111111111]
coeffs_read                 (read          ) [ 00111111111111111111111111111]
output_r_read               (read          ) [ 00111111111111111111111111111]
input_r_read                (read          ) [ 00111111111111111111111111111]
acc_2_loc                   (alloca        ) [ 00111111111111111111111111111]
store_ln37                  (store         ) [ 00000000000000000000000000000]
store_ln37                  (store         ) [ 00000000000000000000000000000]
store_ln37                  (store         ) [ 00000000000000000000000000000]
zext_ln16                   (zext          ) [ 00010000000000000000000000000]
zext_ln16_1                 (zext          ) [ 00010000000000000000000000000]
mul_ln16                    (mul           ) [ 00001111111111111111111111111]
zext_ln16_2                 (zext          ) [ 00000111100000000000000000000]
zext_ln16_3                 (zext          ) [ 00000111100000000000000000000]
inputHeight_cast            (zext          ) [ 00000000000000000000000000000]
sub_i_i468                  (add           ) [ 00000001111111111111111111111]
convHeight_cast             (zext          ) [ 00000000100000000000000000000]
convWidth_cast              (zext          ) [ 00000000100000000000000000000]
zext_ln16_4                 (zext          ) [ 00000000100000000000000000000]
zext_ln16_5                 (zext          ) [ 00000000100000000000000000000]
spectopmodule_ln16          (spectopmodule ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0             (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0           (specinterface ) [ 00000000000000000000000000000]
inputWidth_cast             (zext          ) [ 00000000000000000000000000000]
sub_i_i438                  (add           ) [ 00000000011111111111111111111]
numChannels_cast            (zext          ) [ 00000000011111111111111111111]
cmp_i4151137                (icmp          ) [ 00000000000000000000000000000]
add_ln37_cast               (sext          ) [ 00000000011111111111111111111]
tmp_1                       (bitconcatenate) [ 00000000000000000000000000000]
p_cast                      (zext          ) [ 00000000000000000000000000000]
tmp2                        (add           ) [ 00000000000000000000000000000]
sext_ln39_1                 (sext          ) [ 00000000011111111111111111111]
add_ln39                    (add           ) [ 00000000000000000000000000000]
empty                       (select        ) [ 00000000011111111111111111111]
tmp1                        (mul           ) [ 00000000011111111111111111111]
mul_ln16_1                  (mul           ) [ 00000000011111111111111111111]
mul_ln16_2                  (mul           ) [ 00000000011111111111111111111]
icmp_ln1027                 (icmp          ) [ 00000000011111111111111111111]
br_ln37                     (br            ) [ 00000000000000000000000000000]
y_V_2                       (load          ) [ 00000000000000000000000000000]
indvar_flatten91_load       (load          ) [ 00000000000000000000000000000]
zext_ln1027                 (zext          ) [ 00000000000000000000000000000]
icmp_ln1027_1               (icmp          ) [ 00000000000000000000000000000]
icmp_ln1027_3               (icmp          ) [ 00000000011111111111111111111]
add_ln1027_1                (add           ) [ 00000000001111111111111100000]
br_ln1027                   (br            ) [ 00000000000000000000000000000]
iFilter_V_load              (load          ) [ 00000000000000000000000000000]
select_ln1027               (select        ) [ 00000000001111111111111100000]
add_ln840                   (add           ) [ 00000000000000000000000000000]
select_ln1027_1             (select        ) [ 00000000001111111111111100000]
p_cast7_cast_mid2_v_v_v_v_v (bitconcatenate) [ 00000000000000000000000000000]
zext_ln1027_3               (zext          ) [ 00000000000000000000000000000]
add_ln1027                  (add           ) [ 00000000000000000000000000000]
p_cast7_cast_mid2_v         (partselect    ) [ 00000000000000000000000000000]
sext_ln1027                 (sext          ) [ 00000000000000000000000000000]
gmem_addr                   (getelementptr ) [ 00000000001111111111000000000]
ret_ln64                    (ret           ) [ 00000000000000000000000000000]
zext_ln1027_1               (zext          ) [ 00000000000100000000000000000]
mul_ln1027                  (mul           ) [ 00000000000010000000000000000]
y_V_cast15                  (zext          ) [ 00000000000000000000000000000]
tmp                         (add           ) [ 00000000000001111100000000000]
gmem_load_req               (readreq       ) [ 00000000000000000000000000000]
empty_42                    (mul           ) [ 00000000000000000010000000000]
zext_ln1027_2               (zext          ) [ 00000000000000000001000000000]
empty_43                    (add           ) [ 00000000000000000000000000000]
trunc_ln                    (partselect    ) [ 00000000000000000000000000000]
sext_ln39                   (sext          ) [ 00000000000000000000000000000]
gmem_addr_1                 (getelementptr ) [ 00000000000000000001111111111]
specloopname_ln0            (specloopname  ) [ 00000000000000000000000000000]
mul_ln1027_1                (mul           ) [ 00000000000000000000111100000]
specloopname_ln38           (specloopname  ) [ 00000000000000000000000000000]
gmem_addr_read              (read          ) [ 00000000000000000000111100000]
empty_44                    (writereq      ) [ 00000000000000000000000000000]
br_ln39                     (br            ) [ 00000000011111111111111111111]
x_V                         (phi           ) [ 00000000000000000000110000000]
zext_ln1027_4               (zext          ) [ 00000000000000000000000000000]
icmp_ln1027_2               (icmp          ) [ 00000000011111111111111111111]
x_V_1                       (add           ) [ 00000000011111111111111111111]
br_ln39                     (br            ) [ 00000000000000000000000000000]
y_V_3                       (add           ) [ 00000000000000000000000000000]
store_ln38                  (store         ) [ 00000000000000000000000000000]
store_ln38                  (store         ) [ 00000000000000000000000000000]
store_ln38                  (store         ) [ 00000000000000000000000000000]
call_ln1027                 (call          ) [ 00000000000000000000000000000]
acc_2_loc_load              (load          ) [ 00000000000000000000000000000]
acc                         (add           ) [ 00000000000000000000000000000]
tmp_2                       (bitselect     ) [ 00000000000000000000000000000]
and_ln56                    (and           ) [ 00000000000000000000000000000]
acc_2                       (select        ) [ 00000000000000000000000100000]
specloopname_ln39           (specloopname  ) [ 00000000000000000000000000000]
write_ln60                  (write         ) [ 00000000000000000000000000000]
br_ln39                     (br            ) [ 00000000011111111111111111111]
empty_41                    (writeresp     ) [ 00000000000000000000000000000]
br_ln38                     (br            ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numChannels">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numChannels"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="numFilters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numFilters"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputHeight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="convWidth">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="convHeight">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convHeight"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="apply_relu">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_relu"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="y_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="iFilter_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iFilter_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten91_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten91/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="acc_2_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="apply_relu_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apply_relu_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="convHeight_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convHeight_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="convWidth_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inputHeight_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputWidth_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="numFilters_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numFilters_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="numChannels_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numChannels_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="biases_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="coeffs_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_r_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_r_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem_addr_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="10"/>
<pin id="228" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/19 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_writeresp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="32" slack="11"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_44/19 empty_41/24 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln60_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="5"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/23 "/>
</bind>
</comp>

<comp id="245" class="1005" name="x_V_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="x_V_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_V/20 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="19"/>
<pin id="261" dir="0" index="3" bw="32" slack="11"/>
<pin id="262" dir="0" index="4" bw="32" slack="19"/>
<pin id="263" dir="0" index="5" bw="96" slack="12"/>
<pin id="264" dir="0" index="6" bw="64" slack="17"/>
<pin id="265" dir="0" index="7" bw="62" slack="1"/>
<pin id="266" dir="0" index="8" bw="62" slack="12"/>
<pin id="267" dir="0" index="9" bw="64" slack="19"/>
<pin id="268" dir="0" index="10" bw="32" slack="11"/>
<pin id="269" dir="0" index="11" bw="32" slack="19"/>
<pin id="270" dir="0" index="12" bw="1" slack="12"/>
<pin id="271" dir="0" index="13" bw="32" slack="19"/>
<pin id="272" dir="0" index="14" bw="32" slack="0"/>
<pin id="273" dir="0" index="15" bw="64" slack="19"/>
<pin id="274" dir="0" index="16" bw="32" slack="19"/>
<pin id="275" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1027/20 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln37_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="65" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln37_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln37_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln16_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln16_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln16_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln16_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="96" slack="12"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="inputHeight_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="5"/>
<pin id="320" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputHeight_cast/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sub_i_i468_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i468/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="convHeight_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="6"/>
<pin id="329" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convHeight_cast/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="convWidth_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="6"/>
<pin id="332" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convWidth_cast/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="62" slack="12"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/7 empty/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln16_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="6"/>
<pin id="341" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln16_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="33" slack="1"/>
<pin id="344" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="33" slack="0"/>
<pin id="348" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_2/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="inputWidth_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="7"/>
<pin id="353" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputWidth_cast/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_i_i438_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i438/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="numChannels_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="7"/>
<pin id="362" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numChannels_cast/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="cmp_i4151137_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="33" slack="0"/>
<pin id="365" dir="0" index="1" bw="33" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i4151137/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln37_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="33" slack="2"/>
<pin id="371" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln37_cast/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="34" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="7"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="34" slack="0"/>
<pin id="381" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="34" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln39_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="35" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln39_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="7"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="empty_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln1027_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="7"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="y_V_2_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="8"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_V_2/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="indvar_flatten91_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="65" slack="8"/>
<pin id="416" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten91_load/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln1027_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln1027_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="33" slack="3"/>
<pin id="423" dir="0" index="1" bw="33" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln1027_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="65" slack="0"/>
<pin id="428" dir="0" index="1" bw="65" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln1027_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="65" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="65" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="iFilter_V_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="8"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iFilter_V_load/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln1027_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="32" slack="0"/>
<pin id="444" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln840_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln1027_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_cast7_cast_mid2_v_v_v_v_v_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="34" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast7_cast_mid2_v_v_v_v_v/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln1027_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_3/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln1027_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="34" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="8"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_cast7_cast_mid2_v_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="62" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="7" slack="0"/>
<pin id="484" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast7_cast_mid2_v/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln1027_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="gmem_addr_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln1027_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="33" slack="2"/>
<pin id="505" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="y_V_cast15_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="3"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V_cast15/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="0" index="1" bw="35" slack="5"/>
<pin id="518" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_42/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln1027_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="9"/>
<pin id="521" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_2/18 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="10"/>
<pin id="525" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027_1/18 empty_40/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="empty_43_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="0" index="1" bw="64" slack="17"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_43/18 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="62" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="3" slack="0"/>
<pin id="535" dir="0" index="3" bw="7" slack="0"/>
<pin id="536" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/18 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln39_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="62" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/18 "/>
</bind>
</comp>

<comp id="545" class="1004" name="gmem_addr_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/18 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln1027_4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_4/20 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln1027_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="33" slack="12"/>
<pin id="557" dir="0" index="1" bw="33" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/20 "/>
</bind>
</comp>

<comp id="560" class="1004" name="x_V_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_1/20 "/>
</bind>
</comp>

<comp id="566" class="1004" name="y_V_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="11"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_3/20 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln38_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="65" slack="11"/>
<pin id="573" dir="0" index="1" bw="65" slack="19"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/20 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln38_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="11"/>
<pin id="577" dir="0" index="1" bw="32" slack="19"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/20 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln38_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="19"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/20 "/>
</bind>
</comp>

<comp id="584" class="1004" name="acc_2_loc_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="21"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_loc_load/22 "/>
</bind>
</comp>

<comp id="587" class="1004" name="acc_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="3"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/22 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln56_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="21"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/22 "/>
</bind>
</comp>

<comp id="605" class="1004" name="acc_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_2/22 "/>
</bind>
</comp>

<comp id="613" class="1005" name="y_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="620" class="1005" name="iFilter_V_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iFilter_V "/>
</bind>
</comp>

<comp id="627" class="1005" name="indvar_flatten91_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="65" slack="0"/>
<pin id="629" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten91 "/>
</bind>
</comp>

<comp id="634" class="1005" name="apply_relu_read_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="21"/>
<pin id="636" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="apply_relu_read "/>
</bind>
</comp>

<comp id="639" class="1005" name="convHeight_read_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="convWidth_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="inputHeight_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="5"/>
<pin id="656" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="inputHeight_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="inputWidth_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="7"/>
<pin id="662" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="inputWidth_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="numFilters_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="6"/>
<pin id="670" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numFilters_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="numChannels_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="3"/>
<pin id="675" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="numChannels_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="biases_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="8"/>
<pin id="681" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="biases_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="coeffs_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="19"/>
<pin id="686" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="output_r_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="17"/>
<pin id="691" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="input_r_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="19"/>
<pin id="696" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="acc_2_loc_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="19"/>
<pin id="701" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="acc_2_loc "/>
</bind>
</comp>

<comp id="705" class="1005" name="zext_ln16_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln16_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="1"/>
<pin id="712" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="mul_ln16_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="721" class="1005" name="zext_ln16_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="96" slack="1"/>
<pin id="723" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="zext_ln16_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="96" slack="1"/>
<pin id="728" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="sub_i_i468_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="33" slack="1"/>
<pin id="733" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i468 "/>
</bind>
</comp>

<comp id="738" class="1005" name="convHeight_cast_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="62" slack="1"/>
<pin id="740" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_cast "/>
</bind>
</comp>

<comp id="743" class="1005" name="convWidth_cast_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="62" slack="1"/>
<pin id="745" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln16_4_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="65" slack="1"/>
<pin id="750" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_4 "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln16_5_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="65" slack="1"/>
<pin id="755" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_5 "/>
</bind>
</comp>

<comp id="758" class="1005" name="sub_i_i438_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="33" slack="12"/>
<pin id="760" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opset="sub_i_i438 "/>
</bind>
</comp>

<comp id="763" class="1005" name="numChannels_cast_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="62" slack="10"/>
<pin id="765" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="numChannels_cast "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln37_cast_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="2"/>
<pin id="770" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln37_cast "/>
</bind>
</comp>

<comp id="773" class="1005" name="sext_ln39_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="5"/>
<pin id="775" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln39_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="empty_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="11"/>
<pin id="780" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="62" slack="12"/>
<pin id="785" dir="1" index="1" bw="62" slack="12"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="mul_ln16_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="96" slack="12"/>
<pin id="790" dir="1" index="1" bw="96" slack="12"/>
</pin_list>
<bind>
<opset="mul_ln16_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="mul_ln16_2_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="65" slack="1"/>
<pin id="795" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln1027_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="12"/>
<pin id="800" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="806" class="1005" name="add_ln1027_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="65" slack="11"/>
<pin id="808" dir="1" index="1" bw="65" slack="11"/>
</pin_list>
<bind>
<opset="add_ln1027_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln1027_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="3"/>
<pin id="813" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln1027 "/>
</bind>
</comp>

<comp id="819" class="1005" name="select_ln1027_1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="gmem_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln1027_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul_ln1027_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="847" class="1005" name="empty_42_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="852" class="1005" name="zext_ln1027_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="62" slack="1"/>
<pin id="854" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="gmem_addr_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="mul_ln1027_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="62" slack="1"/>
<pin id="865" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="gmem_addr_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="3"/>
<pin id="870" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="x_V_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_V_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="acc_2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="110" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="118" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="120" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="130" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="132" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="244"><net_src comp="134" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="276"><net_src comp="122" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="278"><net_src comp="249" pin="4"/><net_sink comp="257" pin=14"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="92" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="377"><net_src comp="94" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="96" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="98" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="100" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="363" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="414" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="414" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="102" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="445"><net_src comp="421" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="411" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="437" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="24" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="421" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="437" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="94" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="454" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="104" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="106" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="108" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="479" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="0" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="526"><net_src comp="519" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="106" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="108" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="544"><net_src comp="531" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="0" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="249" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="249" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="24" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="24" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="583"><net_src comp="566" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="124" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="126" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="36" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="587" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="136" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="623"><net_src comp="140" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="630"><net_src comp="144" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="637"><net_src comp="152" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="642"><net_src comp="158" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="648"><net_src comp="164" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="257" pin=11"/></net>

<net id="657"><net_src comp="170" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="663"><net_src comp="176" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="257" pin=13"/></net>

<net id="671"><net_src comp="182" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="676"><net_src comp="188" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="682"><net_src comp="194" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="687"><net_src comp="200" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="257" pin=9"/></net>

<net id="692"><net_src comp="206" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="697"><net_src comp="212" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="257" pin=15"/></net>

<net id="702"><net_src comp="148" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="257" pin=16"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="708"><net_src comp="294" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="713"><net_src comp="297" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="718"><net_src comp="300" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="257" pin=6"/></net>

<net id="724"><net_src comp="306" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="729"><net_src comp="309" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="734"><net_src comp="321" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="741"><net_src comp="327" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="746"><net_src comp="330" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="751"><net_src comp="339" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="756"><net_src comp="342" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="761"><net_src comp="354" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="766"><net_src comp="360" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="771"><net_src comp="369" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="776"><net_src comp="389" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="781"><net_src comp="398" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="786"><net_src comp="333" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="257" pin=8"/></net>

<net id="791"><net_src comp="312" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="257" pin=5"/></net>

<net id="796"><net_src comp="345" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="801"><net_src comp="406" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="257" pin=12"/></net>

<net id="809"><net_src comp="431" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="814"><net_src comp="440" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="257" pin=3"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="257" pin=10"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="822"><net_src comp="454" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="829"><net_src comp="493" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="835"><net_src comp="499" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="840"><net_src comp="502" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="845"><net_src comp="510" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="850"><net_src comp="515" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="855"><net_src comp="519" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="860"><net_src comp="545" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="866"><net_src comp="522" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="257" pin=7"/></net>

<net id="871"><net_src comp="225" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="879"><net_src comp="560" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="884"><net_src comp="605" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="236" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {19 23 24 25 26 27 28 }
 - Input state : 
	Port: Conv2D_HW : gmem | {10 11 12 13 14 15 16 19 20 21 }
	Port: Conv2D_HW : input_r | {1 }
	Port: Conv2D_HW : output_r | {1 }
	Port: Conv2D_HW : coeffs | {1 }
	Port: Conv2D_HW : biases | {1 }
	Port: Conv2D_HW : numChannels | {1 }
	Port: Conv2D_HW : numFilters | {1 }
	Port: Conv2D_HW : inputWidth | {1 }
	Port: Conv2D_HW : inputHeight | {1 }
	Port: Conv2D_HW : convWidth | {1 }
	Port: Conv2D_HW : convHeight | {1 }
	Port: Conv2D_HW : apply_relu | {1 }
  - Chain level:
	State 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
	State 2
		mul_ln16 : 1
	State 3
	State 4
		mul_ln16_1 : 1
	State 5
	State 6
		sub_i_i468 : 1
	State 7
		tmp1 : 1
		mul_ln16_2 : 1
	State 8
		sub_i_i438 : 1
		cmp_i4151137 : 2
		p_cast : 1
		tmp2 : 2
		sext_ln39_1 : 3
		empty : 3
	State 9
		zext_ln1027 : 1
		icmp_ln1027_1 : 2
		icmp_ln1027_3 : 1
		add_ln1027_1 : 1
		br_ln1027 : 2
		select_ln1027 : 3
		add_ln840 : 1
		select_ln1027_1 : 3
		p_cast7_cast_mid2_v_v_v_v_v : 4
		zext_ln1027_3 : 5
		add_ln1027 : 6
		p_cast7_cast_mid2_v : 7
		sext_ln1027 : 8
		gmem_addr : 9
	State 10
		mul_ln1027 : 1
	State 11
	State 12
		tmp : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul_ln1027_1 : 1
		trunc_ln : 1
		sext_ln39 : 2
		gmem_addr_1 : 3
	State 19
	State 20
		zext_ln1027_4 : 1
		icmp_ln1027_2 : 2
		x_V_1 : 1
		br_ln39 : 3
		call_ln1027 : 1
		store_ln38 : 1
	State 21
	State 22
		acc : 1
		tmp_2 : 2
		and_ln56 : 3
		acc_2 : 3
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257 |    26   |  9.528  |   4312  |   2486  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   grp_fu_300                                  |    3    |    0    |   165   |    50   |
|          |                                   grp_fu_312                                  |    6    |    0    |   441   |   256   |
|          |                                   grp_fu_333                                  |    3    |    0    |   165   |    50   |
|    mul   |                                   grp_fu_345                                  |    3    |    0    |   169   |    52   |
|          |                                   grp_fu_502                                  |    3    |    0    |   169   |    52   |
|          |                                   grp_fu_515                                  |    5    |    0    |   441   |   256   |
|          |                                   grp_fu_522                                  |    3    |    0    |   165   |    50   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               sub_i_i468_fu_321                               |    0    |    0    |    0    |    39   |
|          |                               sub_i_i438_fu_354                               |    0    |    0    |    0    |    39   |
|          |                                  tmp2_fu_383                                  |    0    |    0    |    0    |    41   |
|          |                                add_ln39_fu_393                                |    0    |    0    |    0    |    39   |
|          |                              add_ln1027_1_fu_431                              |    0    |    0    |    0    |    72   |
|    add   |                                add_ln840_fu_448                               |    0    |    0    |    0    |    39   |
|          |                               add_ln1027_fu_474                               |    0    |    0    |    0    |    71   |
|          |                                   tmp_fu_510                                  |    0    |    0    |    0    |    71   |
|          |                                empty_43_fu_527                                |    0    |    0    |    0    |    71   |
|          |                                  x_V_1_fu_560                                 |    0    |    0    |    0    |    39   |
|          |                                  y_V_3_fu_566                                 |    0    |    0    |    0    |    39   |
|          |                                   acc_fu_587                                  |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  empty_fu_398                                 |    0    |    0    |    0    |    32   |
|  select  |                              select_ln1027_fu_440                             |    0    |    0    |    0    |    32   |
|          |                             select_ln1027_1_fu_454                            |    0    |    0    |    0    |    32   |
|          |                                  acc_2_fu_605                                 |    0    |    0    |    0    |    32   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              cmp_i4151137_fu_363                              |    0    |    0    |    0    |    18   |
|          |                               icmp_ln1027_fu_406                              |    0    |    0    |    0    |    18   |
|   icmp   |                              icmp_ln1027_1_fu_421                             |    0    |    0    |    0    |    18   |
|          |                              icmp_ln1027_3_fu_426                             |    0    |    0    |    0    |    29   |
|          |                              icmp_ln1027_2_fu_555                             |    0    |    0    |    0    |    18   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                and_ln56_fu_600                                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          apply_relu_read_read_fu_152                          |    0    |    0    |    0    |    0    |
|          |                          convHeight_read_read_fu_158                          |    0    |    0    |    0    |    0    |
|          |                           convWidth_read_read_fu_164                          |    0    |    0    |    0    |    0    |
|          |                          inputHeight_read_read_fu_170                         |    0    |    0    |    0    |    0    |
|          |                          inputWidth_read_read_fu_176                          |    0    |    0    |    0    |    0    |
|   read   |                          numFilters_read_read_fu_182                          |    0    |    0    |    0    |    0    |
|          |                          numChannels_read_read_fu_188                         |    0    |    0    |    0    |    0    |
|          |                            biases_read_read_fu_194                            |    0    |    0    |    0    |    0    |
|          |                            coeffs_read_read_fu_200                            |    0    |    0    |    0    |    0    |
|          |                           output_r_read_read_fu_206                           |    0    |    0    |    0    |    0    |
|          |                            input_r_read_read_fu_212                           |    0    |    0    |    0    |    0    |
|          |                           gmem_addr_read_read_fu_225                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                               grp_readreq_fu_218                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                              grp_writeresp_fu_230                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            write_ln60_write_fu_236                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                zext_ln16_fu_294                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln16_1_fu_297                              |    0    |    0    |    0    |    0    |
|          |                               zext_ln16_2_fu_306                              |    0    |    0    |    0    |    0    |
|          |                               zext_ln16_3_fu_309                              |    0    |    0    |    0    |    0    |
|          |                            inputHeight_cast_fu_318                            |    0    |    0    |    0    |    0    |
|          |                             convHeight_cast_fu_327                            |    0    |    0    |    0    |    0    |
|          |                             convWidth_cast_fu_330                             |    0    |    0    |    0    |    0    |
|          |                               zext_ln16_4_fu_339                              |    0    |    0    |    0    |    0    |
|   zext   |                               zext_ln16_5_fu_342                              |    0    |    0    |    0    |    0    |
|          |                             inputWidth_cast_fu_351                            |    0    |    0    |    0    |    0    |
|          |                            numChannels_cast_fu_360                            |    0    |    0    |    0    |    0    |
|          |                                 p_cast_fu_379                                 |    0    |    0    |    0    |    0    |
|          |                               zext_ln1027_fu_417                              |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_3_fu_470                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_1_fu_499                             |    0    |    0    |    0    |    0    |
|          |                               y_V_cast15_fu_507                               |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_2_fu_519                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_4_fu_551                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln37_cast_fu_369                             |    0    |    0    |    0    |    0    |
|   sext   |                               sext_ln39_1_fu_389                              |    0    |    0    |    0    |    0    |
|          |                               sext_ln1027_fu_489                              |    0    |    0    |    0    |    0    |
|          |                                sext_ln39_fu_541                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                  tmp_1_fu_372                                 |    0    |    0    |    0    |    0    |
|          |                       p_cast7_cast_mid2_v_v_v_v_v_fu_462                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                           p_cast7_cast_mid2_v_fu_479                          |    0    |    0    |    0    |    0    |
|          |                                trunc_ln_fu_531                                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                  tmp_2_fu_592                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |    52   |  9.528  |   6027  |   4082  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    acc_2_loc_reg_699   |   32   |
|      acc_2_reg_881     |   32   |
|  add_ln1027_1_reg_806  |   65   |
|  add_ln37_cast_reg_768 |   64   |
| apply_relu_read_reg_634|    1   |
|   biases_read_reg_679  |   64   |
|   coeffs_read_reg_684  |   64   |
| convHeight_cast_reg_738|   62   |
| convHeight_read_reg_639|   32   |
| convWidth_cast_reg_743 |   62   |
| convWidth_read_reg_645 |   32   |
|    empty_42_reg_847    |   64   |
|      empty_reg_778     |   32   |
|   gmem_addr_1_reg_857  |   32   |
| gmem_addr_read_reg_868 |   32   |
|    gmem_addr_reg_826   |   32   |
|    iFilter_V_reg_620   |   32   |
|   icmp_ln1027_reg_798  |    1   |
|indvar_flatten91_reg_627|   65   |
|inputHeight_read_reg_654|   32   |
| inputWidth_read_reg_660|   32   |
|  input_r_read_reg_694  |   64   |
|  mul_ln1027_1_reg_863  |   62   |
|   mul_ln1027_reg_837   |   64   |
|   mul_ln16_1_reg_788   |   96   |
|   mul_ln16_2_reg_793   |   65   |
|    mul_ln16_reg_715    |   64   |
|numChannels_cast_reg_763|   62   |
|numChannels_read_reg_673|   32   |
| numFilters_read_reg_668|   32   |
|  output_r_read_reg_689 |   64   |
| select_ln1027_1_reg_819|   32   |
|  select_ln1027_reg_811 |   32   |
|   sext_ln39_1_reg_773  |   64   |
|   sub_i_i438_reg_758   |   33   |
|   sub_i_i468_reg_731   |   33   |
|      tmp1_reg_783      |   62   |
|       tmp_reg_842      |   64   |
|      x_V_1_reg_876     |   32   |
|       x_V_reg_245      |   32   |
|       y_V_reg_613      |   32   |
|  zext_ln1027_1_reg_832 |   64   |
|  zext_ln1027_2_reg_852 |   62   |
|   zext_ln16_1_reg_710  |   64   |
|   zext_ln16_2_reg_721  |   96   |
|   zext_ln16_3_reg_726  |   96   |
|   zext_ln16_4_reg_748  |   65   |
|   zext_ln16_5_reg_753  |   65   |
|    zext_ln16_reg_705   |   64   |
+------------------------+--------+
|          Total         |  2461  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_230 |  p0  |   2  |   1  |    2   |
|      x_V_reg_245     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_300      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_300      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_312      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_312      |  p1  |   2  |  64  |   128  ||    9    |
|      grp_fu_333      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_333      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_345      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_345      |  p1  |   2  |  33  |   66   ||    9    |
|      grp_fu_502      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_522      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   772  ||  19.056 ||    99   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   52   |    9   |  6027  |  4082  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |  2461  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   52   |   28   |  8488  |  4181  |
+-----------+--------+--------+--------+--------+
