<annotationInfo>
<annotationInfo>
<item  id="9" filename="pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="11" filename="pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="17" filename="pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="18" filename="pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_1_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="19" filename="pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="21" filename="pooling.cpp" linenumber="28" name="xor_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln28_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="22" filename="pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="24" filename="pooling.cpp" linenumber="28" name="tmp_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_44_fu_698_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="26" filename="pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="27" filename="pooling.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_4_fu_1153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="29" filename="pooling.cpp" linenumber="28" name="tmp_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_45_fu_307_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="31" filename="pooling.cpp" linenumber="28" name="sext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_fu_316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="32" filename="pooling.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_5_fu_319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="34" filename="pooling.cpp" linenumber="28" name="tmp_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_46_fu_707_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="36" filename="pooling.cpp" linenumber="28" name="sext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_1_fu_1157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="37" filename="pooling.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_6_fu_1160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="39" filename="pooling.cpp" linenumber="28" name="tmp_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_47_fu_379_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="41" filename="pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="42" filename="pooling.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_7_fu_394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="44" filename="pooling.cpp" linenumber="28" name="tmp_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_48_fu_866_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="46" filename="pooling.cpp" linenumber="28" name="sext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_2_fu_1345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="47" filename="pooling.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_8_fu_1348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="49" filename="pooling.cpp" linenumber="28" name="tmp_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_49_fu_539_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="51" filename="pooling.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="52" filename="pooling.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_9_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="54" filename="pooling.cpp" linenumber="28" name="tmp_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_50_fu_875_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="56" filename="pooling.cpp" linenumber="28" name="sext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_3_fu_1353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="57" filename="pooling.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_10_fu_1356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="64" filename="pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="65" filename="pooling.cpp" linenumber="28" name="tmp_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1_fu_328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="66" filename="pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="67" filename="pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="68" filename="pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="69" filename="pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="70" filename="pooling.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="71" filename="pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="72" filename="pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="74" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="75" filename="pooling.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_3_fu_403_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="76" filename="pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="77" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="78" filename="pooling.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_420_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="79" filename="pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="80" filename="pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="81" filename="pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="82" filename="pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="83" filename="pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="84" filename="pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="85" filename="pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="86" filename="pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="87" filename="pooling.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="88" filename="pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="89" filename="pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="91" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="92" filename="pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_6_fu_888_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="93" filename="pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="94" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_4_fu_902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="95" filename="pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_905_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="96" filename="pooling.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_4_fu_915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="97" filename="pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="98" filename="pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="99" filename="pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="100" filename="pooling.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_8_fu_937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="101" filename="pooling.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_9_fu_943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="102" filename="pooling.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_4_fu_949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="103" filename="pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="104" filename="pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="105" filename="pooling.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_4_fu_961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="106" filename="pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_967_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="108" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_5_fu_1361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="109" filename="pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_9_fu_1365_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="110" filename="pooling.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_5_fu_1375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="111" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_6_fu_1379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="112" filename="pooling.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_1382_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="113" filename="pooling.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_6_fu_1392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="114" filename="pooling.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_10_fu_1396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="115" filename="pooling.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_11_fu_1402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="116" filename="pooling.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_5_fu_1408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="117" filename="pooling.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_12_fu_1414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="118" filename="pooling.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_13_fu_1420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="119" filename="pooling.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_6_fu_1426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="120" filename="pooling.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_5_fu_1432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="121" filename="pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="122" filename="pooling.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_6_fu_1438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="123" filename="pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_3_fu_1444_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="126" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="127" filename="pooling.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_11_fu_492_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="128" filename="pooling.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="129" filename="pooling.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="130" filename="pooling.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="131" filename="pooling.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="132" filename="pooling.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="133" filename="pooling.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="134" filename="pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_530_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="136" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="137" filename="pooling.cpp" linenumber="28" name="tmp_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_13_fu_562_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="138" filename="pooling.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="139" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="140" filename="pooling.cpp" linenumber="28" name="tmp_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_14_fu_579_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="141" filename="pooling.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="142" filename="pooling.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="143" filename="pooling.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="144" filename="pooling.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="145" filename="pooling.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="146" filename="pooling.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="147" filename="pooling.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="148" filename="pooling.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="149" filename="pooling.cpp" linenumber="28" name="tmp_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="150" filename="pooling.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="151" filename="pooling.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="153" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="154" filename="pooling.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_16_fu_978_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="155" filename="pooling.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="156" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="157" filename="pooling.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_17_fu_995_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="158" filename="pooling.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_1005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="159" filename="pooling.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_1009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="160" filename="pooling.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_1015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="161" filename="pooling.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_1021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="162" filename="pooling.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_1027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="163" filename="pooling.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_1033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="164" filename="pooling.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_1039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="165" filename="pooling.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_1045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="166" filename="pooling.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="167" filename="pooling.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_1051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="168" filename="pooling.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_6_fu_1057_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="170" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_1452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="171" filename="pooling.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_19_fu_1456_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="172" filename="pooling.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_1466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="173" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_13_fu_1470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="174" filename="pooling.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_20_fu_1473_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="175" filename="pooling.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_1483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="176" filename="pooling.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_1487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="177" filename="pooling.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_1493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="178" filename="pooling.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_1499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="179" filename="pooling.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_1505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="180" filename="pooling.cpp" linenumber="28" name="icmp_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_27_fu_1511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="181" filename="pooling.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_1517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="182" filename="pooling.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_1523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="183" filename="pooling.cpp" linenumber="28" name="tmp_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="184" filename="pooling.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_1529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="185" filename="pooling.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_7_fu_1535_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="188" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_14_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="189" filename="pooling.cpp" linenumber="28" name="tmp_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_22_fu_651_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="190" filename="pooling.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="191" filename="pooling.cpp" linenumber="28" name="icmp_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_28_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="192" filename="pooling.cpp" linenumber="28" name="icmp_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_29_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="193" filename="pooling.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="194" filename="pooling.cpp" linenumber="28" name="tmp_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="195" filename="pooling.cpp" linenumber="28" name="and_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_14_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="196" filename="pooling.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_689_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="198" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_15_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="199" filename="pooling.cpp" linenumber="28" name="tmp_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_24_fu_720_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="200" filename="pooling.cpp" linenumber="28" name="trunc_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_15_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="201" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_16_fu_734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="202" filename="pooling.cpp" linenumber="28" name="tmp_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_25_fu_737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="203" filename="pooling.cpp" linenumber="28" name="trunc_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_16_fu_747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="204" filename="pooling.cpp" linenumber="28" name="icmp_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_30_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="205" filename="pooling.cpp" linenumber="28" name="icmp_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_31_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="206" filename="pooling.cpp" linenumber="28" name="or_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_15_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="207" filename="pooling.cpp" linenumber="28" name="icmp_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_32_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="208" filename="pooling.cpp" linenumber="28" name="icmp_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_33_fu_775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="209" filename="pooling.cpp" linenumber="28" name="or_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_16_fu_781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="210" filename="pooling.cpp" linenumber="28" name="and_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_15_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="211" filename="pooling.cpp" linenumber="28" name="tmp_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="212" filename="pooling.cpp" linenumber="28" name="and_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_16_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="213" filename="pooling.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="215" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_17_fu_1165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="216" filename="pooling.cpp" linenumber="28" name="tmp_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_27_fu_1169_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="217" filename="pooling.cpp" linenumber="28" name="trunc_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_17_fu_1179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="218" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_18_fu_1183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="219" filename="pooling.cpp" linenumber="28" name="tmp_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_28_fu_1186_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="220" filename="pooling.cpp" linenumber="28" name="trunc_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_18_fu_1196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="221" filename="pooling.cpp" linenumber="28" name="icmp_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_34_fu_1200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="222" filename="pooling.cpp" linenumber="28" name="icmp_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_35_fu_1206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="223" filename="pooling.cpp" linenumber="28" name="or_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_17_fu_1212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="224" filename="pooling.cpp" linenumber="28" name="icmp_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_36_fu_1218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="225" filename="pooling.cpp" linenumber="28" name="icmp_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_37_fu_1224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="226" filename="pooling.cpp" linenumber="28" name="or_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_18_fu_1230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="227" filename="pooling.cpp" linenumber="28" name="and_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_17_fu_1236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="228" filename="pooling.cpp" linenumber="28" name="tmp_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="229" filename="pooling.cpp" linenumber="28" name="and_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_18_fu_1242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="230" filename="pooling.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_1248_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="232" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_19_fu_1543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="233" filename="pooling.cpp" linenumber="28" name="tmp_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_30_fu_1547_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="234" filename="pooling.cpp" linenumber="28" name="trunc_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_19_fu_1557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="235" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_20_fu_1561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="236" filename="pooling.cpp" linenumber="28" name="tmp_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_31_fu_1564_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="237" filename="pooling.cpp" linenumber="28" name="trunc_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_20_fu_1574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="238" filename="pooling.cpp" linenumber="28" name="icmp_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_38_fu_1578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="239" filename="pooling.cpp" linenumber="28" name="icmp_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_39_fu_1584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="240" filename="pooling.cpp" linenumber="28" name="or_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_19_fu_1590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="241" filename="pooling.cpp" linenumber="28" name="icmp_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_40_fu_1596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="242" filename="pooling.cpp" linenumber="28" name="icmp_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_41_fu_1602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="243" filename="pooling.cpp" linenumber="28" name="or_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_20_fu_1608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="244" filename="pooling.cpp" linenumber="28" name="and_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_19_fu_1614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="245" filename="pooling.cpp" linenumber="28" name="tmp_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="246" filename="pooling.cpp" linenumber="28" name="and_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_20_fu_1620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="247" filename="pooling.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_11_fu_1626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="250" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_21_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="251" filename="pooling.cpp" linenumber="28" name="tmp_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_33_fu_809_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="252" filename="pooling.cpp" linenumber="28" name="trunc_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_21_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="253" filename="pooling.cpp" linenumber="28" name="icmp_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_42_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="254" filename="pooling.cpp" linenumber="28" name="icmp_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_43_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="255" filename="pooling.cpp" linenumber="28" name="or_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_21_fu_835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="256" filename="pooling.cpp" linenumber="28" name="tmp_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="257" filename="pooling.cpp" linenumber="28" name="and_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_21_fu_841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="258" filename="pooling.cpp" linenumber="28" name="select_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_12_fu_847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="260" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_22_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="261" filename="pooling.cpp" linenumber="28" name="tmp_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_35_fu_1068_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="262" filename="pooling.cpp" linenumber="28" name="trunc_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_22_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="263" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_23_fu_1082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="264" filename="pooling.cpp" linenumber="28" name="tmp_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_36_fu_1085_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="265" filename="pooling.cpp" linenumber="28" name="trunc_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_23_fu_1095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="266" filename="pooling.cpp" linenumber="28" name="icmp_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_44_fu_1099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="267" filename="pooling.cpp" linenumber="28" name="icmp_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_45_fu_1105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="268" filename="pooling.cpp" linenumber="28" name="or_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_22_fu_1111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="269" filename="pooling.cpp" linenumber="28" name="icmp_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_46_fu_1117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="270" filename="pooling.cpp" linenumber="28" name="icmp_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_47_fu_1123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="271" filename="pooling.cpp" linenumber="28" name="or_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_23_fu_1129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="272" filename="pooling.cpp" linenumber="28" name="and_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_22_fu_1135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="273" filename="pooling.cpp" linenumber="28" name="tmp_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="274" filename="pooling.cpp" linenumber="28" name="and_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_23_fu_1141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="275" filename="pooling.cpp" linenumber="28" name="select_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_13_fu_1146_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="277" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_24_fu_1255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="278" filename="pooling.cpp" linenumber="28" name="tmp_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_38_fu_1259_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="279" filename="pooling.cpp" linenumber="28" name="trunc_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_24_fu_1269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="280" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_25_fu_1273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="281" filename="pooling.cpp" linenumber="28" name="tmp_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_39_fu_1276_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="282" filename="pooling.cpp" linenumber="28" name="trunc_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_25_fu_1286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="283" filename="pooling.cpp" linenumber="28" name="icmp_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_48_fu_1290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="284" filename="pooling.cpp" linenumber="28" name="icmp_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_49_fu_1296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="285" filename="pooling.cpp" linenumber="28" name="or_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_24_fu_1302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="286" filename="pooling.cpp" linenumber="28" name="icmp_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_50_fu_1308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="287" filename="pooling.cpp" linenumber="28" name="icmp_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_51_fu_1314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="288" filename="pooling.cpp" linenumber="28" name="or_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_25_fu_1320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="289" filename="pooling.cpp" linenumber="28" name="and_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_24_fu_1326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="290" filename="pooling.cpp" linenumber="28" name="tmp_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="291" filename="pooling.cpp" linenumber="28" name="and_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_25_fu_1332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="292" filename="pooling.cpp" linenumber="28" name="select_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_14_fu_1338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="294" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_26_fu_1634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="295" filename="pooling.cpp" linenumber="28" name="tmp_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_41_fu_1638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="296" filename="pooling.cpp" linenumber="28" name="trunc_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_26_fu_1648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="297" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_27_fu_1652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="298" filename="pooling.cpp" linenumber="28" name="tmp_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_42_fu_1655_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="299" filename="pooling.cpp" linenumber="28" name="trunc_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_27_fu_1665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="300" filename="pooling.cpp" linenumber="28" name="icmp_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_52_fu_1669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="301" filename="pooling.cpp" linenumber="28" name="icmp_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_53_fu_1675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="302" filename="pooling.cpp" linenumber="28" name="or_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_26_fu_1681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="303" filename="pooling.cpp" linenumber="28" name="icmp_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_54_fu_1687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="304" filename="pooling.cpp" linenumber="28" name="icmp_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_55_fu_1693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="305" filename="pooling.cpp" linenumber="28" name="or_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_27_fu_1699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="306" filename="pooling.cpp" linenumber="28" name="and_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_26_fu_1705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="307" filename="pooling.cpp" linenumber="28" name="tmp_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="308" filename="pooling.cpp" linenumber="28" name="and_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_27_fu_1711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="309" filename="pooling.cpp" linenumber="28" name="select_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_15_fu_1717_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<\/annotationInfo>
</annotationInfo>
