// Seed: 3071274802
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1._id_3 = 0;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6 = id_2;
endprogram
program module_1 #(
    parameter id_3 = 32'd99
) (
    input  tri   id_0,
    input  tri   id_1,
    output wire  id_2,
    input  uwire _id_3,
    input  wor   id_4,
    output wor   id_5
);
  wire [1 : id_3] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endprogram
module module_2 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri1 id_3,
    output wire id_4
);
  assign id_3 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
