INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/100daysofrtl/DAY 1/ADDER/ADDER.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/100daysofrtl/DAY 1/ADDER/ADDER.srcs/sim_1/new/fulladder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/100daysofrtl/DAY 1/ADDER/ADDER.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
