#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c808deb2a0 .scope module, "test_counter" "test_counter" 2 3;
 .timescale -9 -12;
v000001c808e45120_0 .var "clk", 0 0;
v000001c808e44f40_0 .net "q", 3 0, L_000001c808e45800;  1 drivers
v000001c808e45260_0 .var "reset", 0 0;
S_000001c808deb430 .scope module, "uut" "TOP" 2 16, 3 2 0, S_000001c808deb2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 4 "OUT";
    .port_info 2 /INPUT 1 "reset";
L_000001c808defb40 .functor NOT 1, L_000001c808e44040, C4<0>, C4<0>, C4<0>;
v000001c808e44b80_0 .net "CLK", 0 0, v000001c808e45120_0;  1 drivers
v000001c808e459e0_0 .net "CLK_new", 0 0, v000001c808ddc9f0_0;  1 drivers
v000001c808e45a80_0 .net "OUT", 3 0, L_000001c808e45800;  alias, 1 drivers
v000001c808e440e0_0 .net *"_ivl_11", 0 0, L_000001c808e44040;  1 drivers
v000001c808e45760_0 .net "nine_yet_op", 1 0, v000001c808ddc8b0_0;  1 drivers
v000001c808e45bc0_0 .net "reset", 0 0, v000001c808e45260_0;  1 drivers
L_000001c808e45e40 .part v000001c808ddc8b0_0, 0, 1;
L_000001c808e44040 .part L_000001c808e45800, 1, 1;
L_000001c808e44c20 .part v000001c808ddc8b0_0, 1, 1;
L_000001c808e45800 .concat8 [ 1 1 1 1], v000001c808ddcf90_0, v000001c808ddc590_0, v000001c808ddcbd0_0, v000001c808ddce50_0;
S_000001c808de9e10 .scope module, "Q0" "T_FF" 3 30, 3 47 0, S_000001c808deb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /INPUT 1 "reset";
v000001c808ddc950_0 .net "CLK", 0 0, v000001c808ddc9f0_0;  alias, 1 drivers
v000001c808ddcf90_0 .var "OUT", 0 0;
L_000001c808e46008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c808ddd210_0 .net "T", 0 0, L_000001c808e46008;  1 drivers
v000001c808ddcb30_0 .net "reset", 0 0, v000001c808e45260_0;  alias, 1 drivers
E_000001c808dd9640 .event posedge, v000001c808ddcb30_0, v000001c808ddc950_0;
S_000001c808de9fa0 .scope module, "Q1" "T_FF" 3 31, 3 47 0, S_000001c808deb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /INPUT 1 "reset";
v000001c808ddc450_0 .net "CLK", 0 0, L_000001c808e45e40;  1 drivers
v000001c808ddc590_0 .var "OUT", 0 0;
L_000001c808e46050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c808ddd2b0_0 .net "T", 0 0, L_000001c808e46050;  1 drivers
v000001c808ddcd10_0 .net "reset", 0 0, v000001c808e45260_0;  alias, 1 drivers
E_000001c808dd8d80 .event posedge, v000001c808ddcb30_0, v000001c808ddc450_0;
S_000001c808ebe960 .scope module, "Q2" "T_FF" 3 32, 3 47 0, S_000001c808deb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /INPUT 1 "reset";
v000001c808ddc810_0 .net "CLK", 0 0, L_000001c808defb40;  1 drivers
v000001c808ddcbd0_0 .var "OUT", 0 0;
L_000001c808e46098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c808ddcdb0_0 .net "T", 0 0, L_000001c808e46098;  1 drivers
v000001c808ddd350_0 .net "reset", 0 0, v000001c808e45260_0;  alias, 1 drivers
E_000001c808dd9140 .event posedge, v000001c808ddcb30_0, v000001c808ddc810_0;
S_000001c808ebeaf0 .scope module, "Q3" "T_FF" 3 33, 3 47 0, S_000001c808deb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /OUTPUT 1 "OUT";
    .port_info 3 /INPUT 1 "reset";
v000001c808ddc630_0 .net "CLK", 0 0, L_000001c808e44c20;  1 drivers
v000001c808ddce50_0 .var "OUT", 0 0;
L_000001c808e460e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c808ddc6d0_0 .net "T", 0 0, L_000001c808e460e0;  1 drivers
v000001c808ddc4f0_0 .net "reset", 0 0, v000001c808e45260_0;  alias, 1 drivers
E_000001c808dd92c0 .event posedge, v000001c808ddcb30_0, v000001c808ddc630_0;
S_000001c808eb6450 .scope module, "m" "NINE_YET" 3 13, 3 36 0, S_000001c808deb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "IN";
    .port_info 1 /OUTPUT 2 "OUT";
v000001c808ddc770_0 .net "IN", 3 0, L_000001c808e45800;  alias, 1 drivers
v000001c808ddc8b0_0 .var "OUT", 1 0;
E_000001c808dd9300 .event anyedge, v000001c808ddc770_0;
S_000001c808eb65e0 .scope module, "uut" "counter_design" 3 5, 4 21 0, S_000001c808deb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /INPUT 1 "reset";
P_000001c808dd8e80 .param/l "W" 0 4 23, +C4<00000010111110101111000010000000>;
v000001c808ddd030_0 .net "clk", 0 0, v000001c808e45120_0;  alias, 1 drivers
v000001c808ddd0d0_0 .var "int_count", 31 0;
v000001c808ddc9f0_0 .var "out", 0 0;
v000001c808e45ee0_0 .net "reset", 0 0, v000001c808e45260_0;  alias, 1 drivers
E_000001c808dd8a40 .event posedge, v000001c808ddd030_0;
    .scope S_000001c808eb65e0;
T_0 ;
    %wait E_000001c808dd8a40;
    %load/vec4 v000001c808e45ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c808ddc9f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c808ddd0d0_0;
    %cmpi/e 50000000, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001c808ddc9f0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v000001c808ddc9f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c808ddc9f0_0;
    %assign/vec4 v000001c808ddc9f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c808eb65e0;
T_1 ;
    %wait E_000001c808dd8a40;
    %load/vec4 v000001c808e45ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c808ddd0d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c808ddd0d0_0;
    %cmpi/e 50000000, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c808ddd0d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001c808ddd0d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c808ddd0d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c808eb6450;
T_2 ;
    %wait E_000001c808dd9300;
    %load/vec4 v000001c808ddc770_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c808ddc8b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c808ddc770_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v000001c808ddc770_0;
    %parti/s 1, 0, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c808ddc8b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c808de9e10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c808ddcf90_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001c808de9e10;
T_4 ;
    %wait E_000001c808dd9640;
    %load/vec4 v000001c808ddcb30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001c808ddd210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c808ddcf90_0;
    %inv;
    %assign/vec4 v000001c808ddcf90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001c808ddcf90_0;
    %assign/vec4 v000001c808ddcf90_0, 0;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c808ddcf90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c808de9fa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c808ddc590_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001c808de9fa0;
T_6 ;
    %wait E_000001c808dd8d80;
    %load/vec4 v000001c808ddcd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001c808ddd2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001c808ddc590_0;
    %inv;
    %assign/vec4 v000001c808ddc590_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001c808ddc590_0;
    %assign/vec4 v000001c808ddc590_0, 0;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c808ddc590_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c808ebe960;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c808ddcbd0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001c808ebe960;
T_8 ;
    %wait E_000001c808dd9140;
    %load/vec4 v000001c808ddd350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001c808ddcdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001c808ddcbd0_0;
    %inv;
    %assign/vec4 v000001c808ddcbd0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001c808ddcbd0_0;
    %assign/vec4 v000001c808ddcbd0_0, 0;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c808ddcbd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c808ebeaf0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c808ddce50_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001c808ebeaf0;
T_10 ;
    %wait E_000001c808dd92c0;
    %load/vec4 v000001c808ddc4f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001c808ddc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001c808ddce50_0;
    %inv;
    %assign/vec4 v000001c808ddce50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001c808ddce50_0;
    %assign/vec4 v000001c808ddce50_0, 0;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c808ddce50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c808deb2a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c808e45120_0, 0;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v000001c808e45120_0;
    %inv;
    %assign/vec4 v000001c808e45120_0, 0;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001c808deb2a0;
T_12 ;
    %vpi_call 2 26 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c808deb2a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c808e45260_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c808e45260_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "count_tb.v";
    "./mod10_async_counter_copy.v";
    "./counter_design.v";
