
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_0_1/design_1_edge_detect_0_0.dcp' for cell 'design_1_i/edge_detect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_edge_detect_0_0_1/design_1_edge_detect_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1336.629 ; gain = 334.656 ; free physical = 769 ; free virtual = 11835
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1388.648 ; gain = 52.012 ; free physical = 752 ; free virtual = 11818
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ddb08485

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 23 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: da10b55d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1824.141 ; gain = 0.000 ; free physical = 359 ; free virtual = 11427

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 16 load pin(s).
INFO: [Opt 31-10] Eliminated 1632 cells.
Phase 2 Constant propagation | Checksum: 1d36b5f10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.141 ; gain = 0.000 ; free physical = 367 ; free virtual = 11434

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4350 unconnected nets.
INFO: [Opt 31-11] Eliminated 1128 unconnected cells.
Phase 3 Sweep | Checksum: 17c2d8b1e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1824.141 ; gain = 0.000 ; free physical = 368 ; free virtual = 11435

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1e5bd5b8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1824.141 ; gain = 0.000 ; free physical = 368 ; free virtual = 11436

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1824.141 ; gain = 0.000 ; free physical = 368 ; free virtual = 11436
Ending Logic Optimization Task | Checksum: 1e5bd5b8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1824.141 ; gain = 0.000 ; free physical = 368 ; free virtual = 11436

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 1a039dc60

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 124 ; free virtual = 11240
Ending Power Optimization Task | Checksum: 1a039dc60

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.672 ; gain = 316.531 ; free physical = 124 ; free virtual = 11240
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2140.672 ; gain = 804.035 ; free physical = 124 ; free virtual = 11240
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 121 ; free virtual = 11240
INFO: [Common 17-1381] The checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/edge_detect_0/inst/grp_convolution_fu_390/edge_detect_fadd_bkb_U1/edge_detect_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 150 ; free virtual = 11226
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 147 ; free virtual = 11223

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 406b80ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 145 ; free virtual = 11222

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1b51594af

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 140 ; free virtual = 11216

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b51594af

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 140 ; free virtual = 11216
Phase 1 Placer Initialization | Checksum: 1b51594af

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 140 ; free virtual = 11216

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24e0cfdc6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 132 ; free virtual = 11210

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24e0cfdc6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 132 ; free virtual = 11210

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 218372183

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 129 ; free virtual = 11207

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 212e0db0c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 129 ; free virtual = 11207

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 201f745b7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 129 ; free virtual = 11207

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 229b761cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 129 ; free virtual = 11207

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f0c442a8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 128 ; free virtual = 11206

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d0c0a03b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 128 ; free virtual = 11206

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d0c0a03b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 128 ; free virtual = 11206
Phase 3 Detail Placement | Checksum: 1d0c0a03b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 128 ; free virtual = 11206

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.634. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: eb73a6bf

Time (s): cpu = 00:01:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204
Phase 4.1 Post Commit Optimization | Checksum: eb73a6bf

Time (s): cpu = 00:01:19 ; elapsed = 00:00:43 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eb73a6bf

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: eb73a6bf

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bcb656f2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bcb656f2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204
Ending Placer Task | Checksum: 136d28edb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 126 ; free virtual = 11204
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 132 ; free virtual = 11203
INFO: [Common 17-1381] The checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 139 ; free virtual = 11198
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 137 ; free virtual = 11196
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 137 ; free virtual = 11197
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 547b8f74 ConstDB: 0 ShapeSum: e256ff67 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5145f737

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 146 ; free virtual = 11141

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5145f737

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 146 ; free virtual = 11141

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5145f737

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 145 ; free virtual = 11140

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5145f737

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 152 ; free virtual = 11139
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fc7ec812

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.681  | TNS=0.000  | WHS=-0.223 | THS=-134.500|

Phase 2 Router Initialization | Checksum: 214ffc46e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 205ff4444

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1285
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2029a8ca2

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.416  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b502d893

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 187059433

Time (s): cpu = 00:01:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.431  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14d696a08

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
Phase 4 Rip-up And Reroute | Checksum: 14d696a08

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d33d5e5a

Time (s): cpu = 00:01:33 ; elapsed = 00:00:50 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d33d5e5a

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d33d5e5a

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
Phase 5 Delay and Skew Optimization | Checksum: 1d33d5e5a

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178ae3f55

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11134
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.546  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12b389f40

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11134
Phase 6 Post Hold Fix | Checksum: 12b389f40

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11134

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.93083 %
  Global Horizontal Routing Utilization  = 2.57361 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11d86df19

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11d86df19

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8e7a77ee

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.546  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8e7a77ee

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 148 ; free virtual = 11135
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 128 ; free virtual = 11136
INFO: [Common 17-1381] The checkpoint '/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 160 ; free virtual = 11131
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2140.672 ; gain = 0.000 ; free physical = 151 ; free virtual = 11123
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 00:21:05 2017...
