The following files were generated for 'CSP_deser_cntrl' in directory
C:\Users\bylsma\Projects\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * CSP_deser_cntrl.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * CSP_deser_cntrl.constraints/CSP_deser_cntrl.ucf
   * CSP_deser_cntrl.constraints/CSP_deser_cntrl.xdc
   * CSP_deser_cntrl.ngc
   * CSP_deser_cntrl.ucf
   * CSP_deser_cntrl.v
   * CSP_deser_cntrl.veo
   * CSP_deser_cntrl.xdc
   * CSP_deser_cntrl_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * CSP_deser_cntrl.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * CSP_deser_cntrl.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * CSP_deser_cntrl.gise
   * CSP_deser_cntrl.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * CSP_deser_cntrl_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * CSP_deser_cntrl_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

