library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


-- Table de vérité d'une bascule JK :
-- J | K | Q(t) | Q(t+1)
-- 0 | 0 |   0  |   0
-- 0 | 0 |   1  |   1
-- 0 | 1 |   0  |   0
-- 0 | 1 |   1  |   0
-- 1 | 0 |   0  |   1
-- 1 | 0 |   1  |   1
-- 1 | 1 |   0  |   1
-- 1 | 1 |   1  |   0

entity flipflop_JK is
    port (
        J : in std_logic;
        K : in std_logic;
        CLK : in std_logic;
        Q : out std_logic;
        Qn : out std_logic
    );
end entity;

architecture behavioral of flipflop_JK is
    signal Q_int : std_logic := '0';
begin
    CLK <= CLOCK_50_B5B; -- Connecter l'horloge à l'entrée de la bascule
    process (CLK)
    begin
        if (CLK'event and CLK = '1') then

            if (J = '0' and K = '0') then
                Q_int <= Q_int; -- No change
            elsif (J = '0' and K = '1') then
                Q_int <= '0'; -- Reset
            elsif (J = '1' and K = '0') then
                Q_int <= '1'; -- Set
            else
                Q_int <= not Q_int; -- Toggle
            end if;
        end if;
    end process;

    Q <= Q_int;
    Qn <= not Q_int;
end behavioral;


