Analysis & Synthesis report for Lab7
Sun Apr 10 19:33:11 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition sld_hub:auto_hub
  9. Source assignments for FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated
 10. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 11. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated
 12. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_graycounter_rv6:rdptr_g1p
 13. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_graycounter_ndc:wrptr_g1p
 14. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|altsyncram_q8d1:fifo_ram
 15. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_3dc:rdaclr
 16. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 17. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe5
 18. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_3dc:wraclr
 19. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_se9:ws_brp
 20. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_se9:ws_bwp
 21. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 22. Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe8
 23. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 24. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 25. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 26. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 27. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 28. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 29. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 30. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 31. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 32. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 33. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0
 36. Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:rsp_demux
 39. Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 40. Source assignments for FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: video_pll:U0|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i
 43. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 44. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 45. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0
 46. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 47. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 48. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 49. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 50. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 51. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 52. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 53. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 54. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 55. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 56. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 57. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 60. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 61. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 62. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 63. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo
 64. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 65. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 66. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto
 67. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 68. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller
 69. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i
 72. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 73. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator
 74. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator
 75. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 76. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 77. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent
 78. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent
 79. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
 82. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
 85. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
 90. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
 91. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 92. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 93. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 94. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
 97. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
 99. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
100. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
101. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator
102. Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator
103. Parameter Settings for User Entity Instance: FrameBuffer:U3|altera_reset_controller:rst_controller
104. Parameter Settings for User Entity Instance: FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
105. Parameter Settings for User Entity Instance: FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
106. Parameter Settings for User Entity Instance: count:U1
107. Parameter Settings for User Entity Instance: PixelGenerator:U2
108. Partition Dependent Files
109. Partition "sld_hub:auto_hub" Resource Utilization by Entity
110. Multiplexer Restructuring Statistics (Restructuring Performed)
111. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
112. Port Connectivity Checks: "FrameBuffer:U3|altera_reset_controller:rst_controller"
113. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator"
114. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator"
115. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
116. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
117. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
118. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
119. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
120. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode"
121. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode"
122. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode"
123. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode"
124. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
125. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
126. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
127. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo"
128. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent"
129. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent"
130. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
131. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
132. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator"
133. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator"
134. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
135. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i"
136. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0|FrameBuffer_new_sdram_controller_0_input_efifo_module:the_FrameBuffer_new_sdram_controller_0_input_efifo_module"
137. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
138. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller"
139. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo"
140. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
141. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
142. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
143. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
144. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
145. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
146. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
147. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
148. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
149. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
150. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
151. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram"
152. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_read_data_mux:the_FrameBuffer_dma_0_read_data_mux"
153. Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_dma_0:dma_0"
154. Port Connectivity Checks: "FrameBuffer:U3"
155. Port Connectivity Checks: "video_pll:U0"
156. Elapsed Time Per Partition
157. Analysis & Synthesis Messages
158. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 10 19:33:11 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; Lab7                                            ;
; Top-level Entity Name           ; Lab7                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Lab7               ; Lab7               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; FrameBuffer/synthesis/FrameBuffer.v                                                                     ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v                                                                     ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v                                              ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v                                            ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v                                        ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv                                     ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v                                        ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v                  ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v                      ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv                           ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv                               ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv                         ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv                           ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv                               ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv                         ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv                             ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v                                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v                                       ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv                            ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv                            ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv                            ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv                                ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv                                          ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v                                                    ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v                                                    ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v                                   ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v                                                 ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v                                                 ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv                                    ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv                                    ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v                                      ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                    ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                    ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv                                     ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v                                      ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v                                             ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v                                             ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v                                                 ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v                                                 ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_jtag_streaming.v                                                ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v                                                ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v                                        ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v                                       ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v                                       ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v                                                   ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v                                                   ; FrameBuffer ;
; FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v                                                    ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v                                                    ; FrameBuffer ;
; ../source/reset.sv                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/reset.sv                                                                                                 ;             ;
; ../source/PixelGenerator.sv                                                                             ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/PixelGenerator.sv                                                                                        ;             ;
; ../source/Lab7.sv                                                                                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv                                                                                                  ;             ;
; ../source/count.sv                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/count.sv                                                                                                 ;             ;
; video_pll.v                                                                                             ; yes             ; User Wizard-Generated File         ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.v                                                                                             ; video_pll   ;
; video_pll/video_pll_0002.v                                                                              ; yes             ; User Verilog HDL File              ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v                                                                              ; video_pll   ;
; /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/parameters.svh                            ; yes             ; Auto-Found Unspecified File        ; /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/parameters.svh                                                                                             ;             ;
; altera_pll.v                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                           ;             ;
; lpm_ram_dp.tdf                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                                                                         ;             ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                           ;             ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                            ;             ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                         ;             ;
; aglobal201.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                         ;             ;
; altdpram.tdf                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                           ;             ;
; memmodes.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                         ;             ;
; a_hdffe.inc                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                            ;             ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                          ;             ;
; alt_le_rden_reg.inc                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                    ;             ;
; altsyncram.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                         ;             ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                         ;             ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                  ;             ;
; altrom.inc                                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                             ;             ;
; altram.inc                                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                             ;             ;
; db/altsyncram_1j02.tdf                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_1j02.tdf                                                                                  ;             ;
; dcfifo.tdf                                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                             ;             ;
; lpm_counter.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                        ;             ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                        ;             ;
; a_graycounter.inc                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                      ;             ;
; a_fefifo.inc                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                           ;             ;
; a_gray2bin.inc                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                         ;             ;
; dffpipe.inc                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                            ;             ;
; alt_sync_fifo.inc                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                      ;             ;
; lpm_compare.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                        ;             ;
; altsyncram_fifo.inc                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                    ;             ;
; db/dcfifo_4162.tdf                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf                                                                                      ;             ;
; db/a_gray2bin_sab.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_gray2bin_sab.tdf                                                                                   ;             ;
; db/a_graycounter_rv6.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_graycounter_rv6.tdf                                                                                ;             ;
; db/a_graycounter_ndc.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_graycounter_ndc.tdf                                                                                ;             ;
; db/altsyncram_q8d1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_q8d1.tdf                                                                                  ;             ;
; db/dffpipe_3dc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_3dc.tdf                                                                                      ;             ;
; db/alt_synch_pipe_gpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_gpl.tdf                                                                               ;             ;
; db/dffpipe_1f9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_1f9.tdf                                                                                      ;             ;
; db/dffpipe_se9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_se9.tdf                                                                                      ;             ;
; db/alt_synch_pipe_hpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_hpl.tdf                                                                               ;             ;
; db/dffpipe_2f9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_2f9.tdf                                                                                      ;             ;
; db/cmpr_d06.tdf                                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cmpr_d06.tdf                                                                                         ;             ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                      ;             ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                              ;             ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                            ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                         ; yes             ; Encrypted Altera IP File           ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/alt_sld_fab.v                                                                         ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Altera IP File           ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Altera IP File           ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Altera IP File           ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Altera IP File           ; C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                       ;             ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                         ;             ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File  ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |Lab7|video_pll:U0                                                                                                                                                                                                                                                        ; video_pll.v      ;
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3                                                                                                                                                                                                                                                      ; FrameBuffer.qsys ;
; Altera ; altera_avalon_dma                  ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_dma_0:dma_0                                                                                                                                                                                                                              ; FrameBuffer.qsys ;
; Altera ; altera_avalon_fifo                 ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0                                                                                                                                                                                                                            ; FrameBuffer.qsys ;
; Altera ; altera_jtag_avalon_master          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0                                                                                                                                                                                                                        ; FrameBuffer.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                           ; FrameBuffer.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                             ; FrameBuffer.qsys ;
; Altera ; altera_jtag_dc_streaming           ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                       ; FrameBuffer.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; channel_adapter                    ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                           ; FrameBuffer.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                 ; FrameBuffer.qsys ;
; Altera ; timing_adapter                     ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_timing_adt:timing_adt                                                                                                                                                                             ; FrameBuffer.qsys ;
; Altera ; altera_avalon_packets_to_master    ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                              ; FrameBuffer.qsys ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; FrameBuffer.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                    ; FrameBuffer.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; FrameBuffer.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                            ; FrameBuffer.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                        ; FrameBuffer.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                    ; FrameBuffer.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                            ; FrameBuffer.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                        ; FrameBuffer.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                ; FrameBuffer.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent                                                                                                                                             ; FrameBuffer.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo                                                                                                                                        ; FrameBuffer.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator                                                                                                                                   ; FrameBuffer.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent                                                                                                                                                   ; FrameBuffer.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator                                                                                                                                         ; FrameBuffer.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                     ; FrameBuffer.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                ; FrameBuffer.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                           ; FrameBuffer.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                            ; FrameBuffer.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                     ; FrameBuffer.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                       ; FrameBuffer.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                              ; FrameBuffer.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                              ; FrameBuffer.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router                                                                                                                                                          ; FrameBuffer.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001                                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002                                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003                                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                ; FrameBuffer.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                            ; FrameBuffer.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                        ; FrameBuffer.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                ; FrameBuffer.qsys ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                      ; FrameBuffer.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator                                                                                                                                        ; FrameBuffer.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator                                                                                                                                                  ; FrameBuffer.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                            ; FrameBuffer.qsys ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|FrameBuffer_pll_0:pll_0                                                                                                                                                                                                                              ; FrameBuffer.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |Lab7|FrameBuffer:U3|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; FrameBuffer.qsys ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+----------------------------------------------------------+
; Partition Status Summary                                 ;
+------------------+-------------+-------------------------+
; Partition Name   ; Synthesized ; Reason                  ;
+------------------+-------------+-------------------------+
; Top              ; no          ; No relevant changes     ;
; sld_hub:auto_hub ; yes         ; Dependent files changed ;
+------------------+-------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+------------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                                                                                                           ; File Name                                                          ; Relative Location     ; Change     ; Old                              ; New                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+------------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ; db/ip/sld7bb2859b/alt_sld_fab.v                                    ; Project Directory     ; Checksum   ; 30d6e6ea34e97a64c6ebeeb4a4668371 ; 037ff28b7aa73487f0b15ad8b94c8cc7 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ; db/sld_reserved_lab7_auto_signaltap_0_1_7392.v                     ; Project Directory     ; Dependency ; Dependent                        ; --                               ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ; libraries/megafunctions/altera_std_synchronizer.v                  ; Quartus Prime Install ; Dependency ; --                               ; Dependent                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ; db/sld_reserved_lab7_auto_signaltap_0_1_7392.v                     ; Project Directory     ; Dependency ; Dependent                        ; --                               ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; Project Directory     ; Checksum   ; 7728c85c448c8ff53ca5bc6f0dcbd534 ; 0c67059c56f281f9325c334d520efab0 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ; libraries/megafunctions/altera_std_synchronizer.v                  ; Quartus Prime Install ; Dependency ; --                               ; Dependent                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident         ; db/sld_reserved_lab7_auto_signaltap_0_1_7392.v                     ; Project Directory     ; Dependency ; Dependent                        ; --                               ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident         ; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; Project Directory     ; Checksum   ; 339bf40effe56caa5b71d3b591462d0a ; 52aac18af2cc2e92eefe3b5233fd9040 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident         ; libraries/megafunctions/altera_std_synchronizer.v                  ; Quartus Prime Install ; Dependency ; --                               ; Dependent                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; Project Directory     ; Checksum   ; 47d98254caec71b0d2ece8b07b4bf3f0 ; d0966425de5c08519b672bb35262e501 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ; db/sld_reserved_lab7_auto_signaltap_0_1_7392.v                     ; Project Directory     ; Dependency ; Dependent                        ; --                               ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ; libraries/megafunctions/altera_std_synchronizer.v                  ; Quartus Prime Install ; Dependency ; --                               ; Dependent                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; Project Directory     ; Checksum   ; a9cbcac469d49f90c072fcea7656d3b2 ; 5606aca76b293601acffdf8a092b174e ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; Project Directory     ; Checksum   ; fa5b4b7fc5958b22c5c01c37a2cd0677 ; cc9b410c8ca2cc72a6509914f5b9c6f9 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ; db/sld_reserved_lab7_auto_signaltap_0_1_7392.v                     ; Project Directory     ; Dependency ; Dependent                        ; --                               ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ; libraries/megafunctions/altera_std_synchronizer.v                  ; Quartus Prime Install ; Dependency ; --                               ; Dependent                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+------------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_graycounter_rv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_graycounter_ndc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|altsyncram_q8d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                           ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                          ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                 ;
+-----------------------------+-------+------+----------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                    ;
+-----------------------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:U0|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                                                          ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_WIDTHAD            ; 5            ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_NUMWORDS           ; 32           ; Untyped                                                                                                                                                                                                                          ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                                                          ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                                          ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                                          ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 8192        ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_4162 ; Untyped                                                                                                                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                   ;
; PLI_PORT       ; 50000 ; Signed Integer                                                   ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                              ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                              ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                              ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                      ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                      ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                              ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                         ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                         ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                      ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                      ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                      ;
; FAST_VER              ; 0     ; Signed Integer                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                        ;
+--------------------------------------+------------------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                      ;
; fractional_vco_multiplier            ; false                  ; String                                      ;
; pll_type                             ; General                ; String                                      ;
; pll_subtype                          ; General                ; String                                      ;
; number_of_clocks                     ; 2                      ; Signed Integer                              ;
; operation_mode                       ; direct                 ; String                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                              ;
; data_rate                            ; 0                      ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                              ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                      ;
; phase_shift0                         ; 0 ps                   ; String                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                      ;
; phase_shift1                         ; -2972 ps               ; String                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                      ;
; phase_shift2                         ; 0 ps                   ; String                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                      ;
; phase_shift3                         ; 0 ps                   ; String                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                      ;
; phase_shift4                         ; 0 ps                   ; String                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                      ;
; phase_shift5                         ; 0 ps                   ; String                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                      ;
; phase_shift6                         ; 0 ps                   ; String                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                      ;
; phase_shift7                         ; 0 ps                   ; String                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                      ;
; phase_shift8                         ; 0 ps                   ; String                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                      ;
; phase_shift9                         ; 0 ps                   ; String                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                      ;
; phase_shift10                        ; 0 ps                   ; String                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                      ;
; phase_shift11                        ; 0 ps                   ; String                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                      ;
; phase_shift12                        ; 0 ps                   ; String                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                      ;
; phase_shift13                        ; 0 ps                   ; String                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                      ;
; phase_shift14                        ; 0 ps                   ; String                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                      ;
; phase_shift15                        ; 0 ps                   ; String                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                      ;
; phase_shift16                        ; 0 ps                   ; String                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                      ;
; phase_shift17                        ; 0 ps                   ; String                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                              ;
; clock_name_0                         ;                        ; String                                      ;
; clock_name_1                         ;                        ; String                                      ;
; clock_name_2                         ;                        ; String                                      ;
; clock_name_3                         ;                        ; String                                      ;
; clock_name_4                         ;                        ; String                                      ;
; clock_name_5                         ;                        ; String                                      ;
; clock_name_6                         ;                        ; String                                      ;
; clock_name_7                         ;                        ; String                                      ;
; clock_name_8                         ;                        ; String                                      ;
; clock_name_global_0                  ; false                  ; String                                      ;
; clock_name_global_1                  ; false                  ; String                                      ;
; clock_name_global_2                  ; false                  ; String                                      ;
; clock_name_global_3                  ; false                  ; String                                      ;
; clock_name_global_4                  ; false                  ; String                                      ;
; clock_name_global_5                  ; false                  ; String                                      ;
; clock_name_global_6                  ; false                  ; String                                      ;
; clock_name_global_7                  ; false                  ; String                                      ;
; clock_name_global_8                  ; false                  ; String                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false                  ; String                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false                  ; String                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                              ;
; pll_slf_rst                          ; false                  ; String                                      ;
; pll_bw_sel                           ; low                    ; String                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
+--------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 30    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                              ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                              ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                              ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                              ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrameBuffer:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: count:U1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; horz_length    ; 799   ; Signed Integer               ;
; vert_length    ; 524   ; Signed Integer               ;
; h_act          ; 639   ; Signed Integer               ;
; v_act          ; 479   ; Signed Integer               ;
; h_sync         ; 96    ; Signed Integer               ;
; v_sync         ; 2     ; Signed Integer               ;
; HFP            ; 16    ; Signed Integer               ;
; HBP            ; 48    ; Signed Integer               ;
; VFP            ; 10    ; Signed Integer               ;
; VBP            ; 33    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PixelGenerator:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; horz_length    ; 799   ; Signed Integer                        ;
; vert_length    ; 524   ; Signed Integer                        ;
; h_act          ; 639   ; Signed Integer                        ;
; v_act          ; 479   ; Signed Integer                        ;
; h_sync         ; 96    ; Signed Integer                        ;
; v_sync         ; 2     ; Signed Integer                        ;
; HFP            ; 16    ; Signed Integer                        ;
; HBP            ; 48    ; Signed Integer                        ;
; VFP            ; 10    ; Signed Integer                        ;
; VBP            ; 33    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-----------------------+-------------+----------------------------------+
; File                                                                                                    ; Location              ; Library     ; Checksum                         ;
+---------------------------------------------------------------------------------------------------------+-----------------------+-------------+----------------------------------+
; FrameBuffer/synthesis/FrameBuffer.v                                                                     ; Project Directory     ; FrameBuffer ; 0ee344a781fb818b66b21d603e0f26cd ;
; FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v                                      ; Project Directory     ; FrameBuffer ; c32334249c92a2597671b99c7c3f3bd8 ;
; FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; Project Directory     ; FrameBuffer ; 7ca9ebf5ee0927cc581c8ed8ca74d204 ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                    ; Project Directory     ; FrameBuffer ; 7e36cf3a50f1cca2cbd36dce7f79c587 ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; Project Directory     ; FrameBuffer ; f9186c537d4047b7f7fa5fe921369556 ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v                                       ; Project Directory     ; FrameBuffer ; 586002fc8908303dcea307fd560394aa ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v                                        ; Project Directory     ; FrameBuffer ; daa46bc6a2893f8fc588cbcf9fdb5fd2 ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v                                      ; Project Directory     ; FrameBuffer ; d203c654dea1e3d20976253db8b0bd72 ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                    ; Project Directory     ; FrameBuffer ; 7b9eb0f8c0f27644392412937b53a4de ;
; FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v                                       ; Project Directory     ; FrameBuffer ; 41f0134f6f2486572069b207ef9ca716 ;
; FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v                                             ; Project Directory     ; FrameBuffer ; 045dc5009ae152cf5392ad63c6a870b0 ;
; FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v                                                 ; Project Directory     ; FrameBuffer ; 66ae52775037cd6b4b8e7dbd2ebc6fd8 ;
; FrameBuffer/synthesis/submodules/altera_jtag_streaming.v                                                ; Project Directory     ; FrameBuffer ; 9411dc28d763011be95a8d7a21b53514 ;
; FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; Project Directory     ; FrameBuffer ; 27778c88e969bd71059342be63df4f45 ;
; FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; Project Directory     ; FrameBuffer ; ffdf5e580a27d19ea2e686c85f0f4a35 ;
; FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; Project Directory     ; FrameBuffer ; 7e4a81efbf65a7c5748a1682ff06c73a ;
; FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; Project Directory     ; FrameBuffer ; 450b66964078b87e2bf0bb0173295c05 ;
; FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv                                          ; Project Directory     ; FrameBuffer ; 31aa0d470c2c7078e621a30f97524f99 ;
; FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv                                     ; Project Directory     ; FrameBuffer ; 78ac483125e61dd0a3db3ebcf6f9993e ;
; FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; Project Directory     ; FrameBuffer ; 4fdf017b3df544bc3e362fa0455d8c21 ;
; FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; Project Directory     ; FrameBuffer ; 59326befd824cc51d027acac30d667c3 ;
; FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; Project Directory     ; FrameBuffer ; 90e0a6d141b0ae31b19c86d634045e9e ;
; FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; Project Directory     ; FrameBuffer ; 6f7ab0d947305c367edcf7cd06a72ee1 ;
; FrameBuffer/synthesis/submodules/altera_reset_controller.v                                              ; Project Directory     ; FrameBuffer ; 1e445edb5509137b37a3323d14181c13 ;
; FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v                                            ; Project Directory     ; FrameBuffer ; 9f84ee1014ebb1a5ad6f4554a8bb00d9 ;
; FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; Project Directory     ; FrameBuffer ; 874fd701bc619bf9803894bb292e8a4a ;
; FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v                                                    ; Project Directory     ; FrameBuffer ; d483a3bbad18548935c9172654b385d9 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v                                                   ; Project Directory     ; FrameBuffer ; 9f2fd7134401cad0c7df2ccdbf60fbc0 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v                                                 ; Project Directory     ; FrameBuffer ; 3f7e489e2becb711a569432542040cf6 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv                                    ; Project Directory     ; FrameBuffer ; cb21f6f0e9a00785ec3b5e61871f131e ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv                                    ; Project Directory     ; FrameBuffer ; f5d2aed4344188b751fad2a4647bb729 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv                                     ; Project Directory     ; FrameBuffer ; 1764d3fdbcabbda65a3b606cabd6cfef ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v                                        ; Project Directory     ; FrameBuffer ; 045deacff747ce8fda94b5814ac7f421 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v                      ; Project Directory     ; FrameBuffer ; 19b2fbf98412852a9b4336d13c2bade3 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v                  ; Project Directory     ; FrameBuffer ; b42468073aca7e6a6f13b4f7d8a7f767 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; Project Directory     ; FrameBuffer ; 44a36dc99321cd4888e13276c86a12a7 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Project Directory     ; FrameBuffer ; 60968e7edf2653d1e96b113fc872166c ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv                             ; Project Directory     ; FrameBuffer ; bfa9c58e43a035287e3a06220182741a ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv                         ; Project Directory     ; FrameBuffer ; f8bd89c9d409e0fee0aa2e1da8572379 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv                               ; Project Directory     ; FrameBuffer ; 29fbb83a2e28fff9c49220e45ceea164 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv                           ; Project Directory     ; FrameBuffer ; 6262e82b8a0a805f688a9bc270536116 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv                                ; Project Directory     ; FrameBuffer ; e6630266d3c721e9acb3f167b566de3b ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv                            ; Project Directory     ; FrameBuffer ; c1b543f3bd6ef94acabdd305dee1d380 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv                            ; Project Directory     ; FrameBuffer ; 9878eb8381ff565320fa142d05a7dc73 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv                            ; Project Directory     ; FrameBuffer ; 458b09f9545e95494289d495219af6e1 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv                         ; Project Directory     ; FrameBuffer ; c77dabf4a8bcd18ed0d22773150fc889 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv                               ; Project Directory     ; FrameBuffer ; 6e7756c1999c06bd530ecef4e46c9bc6 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv                           ; Project Directory     ; FrameBuffer ; 232ba2345e16a2aace36f4d11ea8eda2 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v                                        ; Project Directory     ; FrameBuffer ; 75efd5aba1a286456c57869468bce361 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v                                   ; Project Directory     ; FrameBuffer ; 4d3cfab24cb034b8de87a9ca7583ed49 ;
; FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v                                                    ; Project Directory     ; FrameBuffer ; cfc016f742eaa7750327e581a7d56c04 ;
; video_pll.v                                                                                             ; Project Directory     ; video_pll   ; 3aa5975d3d2e8db42a469c478a7911f9 ;
; video_pll/video_pll_0002.v                                                                              ; Project Directory     ; video_pll   ; e8a5743beefacee237fcf68082f73c84 ;
; ../source/parameters.svh                                                                                ; Project Directory     ; work        ; 1e2949689ad6ed79ff7305a0ece76882 ;
; libraries/megafunctions/a_fefifo.inc                                                                    ; Quartus Prime Install ; work        ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc                                                                  ; Quartus Prime Install ; work        ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc                                                               ; Quartus Prime Install ; work        ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/a_hdffe.inc                                                                     ; Quartus Prime Install ; work        ; b1765167c1fe8323015da47f33c93935 ;
; libraries/megafunctions/a_rdenreg.inc                                                                   ; Quartus Prime Install ; work        ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal201.inc                                                                  ; Quartus Prime Install ; work        ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/alt_le_rden_reg.inc                                                             ; Quartus Prime Install ; work        ; 42a0eb7bfd84eec7ff497f30ed663954 ;
; libraries/megafunctions/alt_sync_fifo.inc                                                               ; Quartus Prime Install ; work        ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc                                                                    ; Quartus Prime Install ; work        ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altdpram.tdf                                                                    ; Quartus Prime Install ; work        ; 364613029162e76df18657a45257b19e ;
; libraries/megafunctions/altera_pll.v                                                                    ; Quartus Prime Install ; work        ; 81f19bd4e08d1fa95b179067210ed5aa ;
; libraries/megafunctions/altera_std_synchronizer.v                                                       ; Quartus Prime Install ; work        ; f6301d86b30cbc13103a65102d46e4e3 ;
; libraries/megafunctions/altram.inc                                                                      ; Quartus Prime Install ; work        ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                                                                      ; Quartus Prime Install ; work        ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.inc                                                                  ; Quartus Prime Install ; work        ; 5af4f5dcf275395698dfbc3f21640489 ;
; libraries/megafunctions/altsyncram.tdf                                                                  ; Quartus Prime Install ; work        ; 859f5e6561d1bacca25c406b15501ea6 ;
; libraries/megafunctions/altsyncram_fifo.inc                                                             ; Quartus Prime Install ; work        ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/dcfifo.tdf                                                                      ; Quartus Prime Install ; work        ; db89d3f80680b513111f66988039fcbc ;
; libraries/megafunctions/dffpipe.inc                                                                     ; Quartus Prime Install ; work        ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc                                                                 ; Quartus Prime Install ; work        ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc                                                                 ; Quartus Prime Install ; work        ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_counter.inc                                                                 ; Quartus Prime Install ; work        ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_decode.inc                                                                  ; Quartus Prime Install ; work        ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                                                                     ; Quartus Prime Install ; work        ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/lpm_ram_dp.tdf                                                                  ; Quartus Prime Install ; work        ; 024a50d03487df0a638a5882de9d712f ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ; Quartus Prime Install ; work        ; 34f8f8afa14cf93ce17e8878b1e02c9c ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ; Quartus Prime Install ; work        ; 5c888fd693c6d8dd940c5fb354eeafd0 ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ; Quartus Prime Install ; work        ; 6d94801789bbea24adfe8e68ac0fdd73 ;
; libraries/megafunctions/stratix_ram_block.inc                                                           ; Quartus Prime Install ; work        ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/others/maxplus2/memmodes.inc                                                                  ; Quartus Prime Install ; work        ; f1581a4e2fdd56d7ebf54625d8eff819 ;
; db/a_gray2bin_sab.tdf                                                                                   ; Project Directory     ; work        ; c1956073baca161a23fcb4da166711eb ;
; db/a_graycounter_ndc.tdf                                                                                ; Project Directory     ; work        ; de85d51bbb982a0feec9384b9bb5292d ;
; db/a_graycounter_rv6.tdf                                                                                ; Project Directory     ; work        ; 5b1db3e6603a6ce3cfc928572c235386 ;
; db/alt_synch_pipe_gpl.tdf                                                                               ; Project Directory     ; work        ; eed7b5ac43b00b82f7c73dab4eba22dd ;
; db/alt_synch_pipe_hpl.tdf                                                                               ; Project Directory     ; work        ; 4f8d9c7fe2a00ff71c8a80eec6c5d110 ;
; db/altsyncram_1j02.tdf                                                                                  ; Project Directory     ; work        ; 5d6840010750f4d70abeed6a67e3edb3 ;
; db/altsyncram_q8d1.tdf                                                                                  ; Project Directory     ; work        ; 2b1893026d7aaad6424de3adbb8ef5f5 ;
; db/cmpr_d06.tdf                                                                                         ; Project Directory     ; work        ; 7c830438f1d8aa4400b1c00bbbd53ca3 ;
; db/dcfifo_4162.tdf                                                                                      ; Project Directory     ; work        ; 8f4db6587fdda27028160b0988d7cc8a ;
; db/dffpipe_1f9.tdf                                                                                      ; Project Directory     ; work        ; eea740b448ed39e6318549949cc101c2 ;
; db/dffpipe_2f9.tdf                                                                                      ; Project Directory     ; work        ; 10df96acc18a4387e7e9cc98bc913916 ;
; db/dffpipe_3dc.tdf                                                                                      ; Project Directory     ; work        ; c6a9f69f6305b5c017989eabc8b4b3d2 ;
; db/dffpipe_se9.tdf                                                                                      ; Project Directory     ; work        ; 328430e8cb95624e37edec56ee563444 ;
; ../source/count.sv                                                                                      ; Project Directory     ; work        ; b3191552b24e0646e2745eb95f2a3c51 ;
; ../source/Lab7.sv                                                                                       ; Project Directory     ; work        ; 232906bc0af99c42b57fee41f6938f67 ;
; ../source/PixelGenerator.sv                                                                             ; Project Directory     ; work        ; 5d56c1b8d246cecd1cd8729dfb325dfb ;
; ../source/reset.sv                                                                                      ; Project Directory     ; work        ; e8e3804a99fc7339084d10e0fa8eac86 ;
+---------------------------------------------------------------------------------------------------------+-----------------------+-------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Lab7                                                                                                                                   ; 93 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7                                                                                                                                                                                                                                                                                                                                            ; Lab7                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 20                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 14                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 93                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.48                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0|FrameBuffer_new_sdram_controller_0_input_efifo_module:the_FrameBuffer_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                      ;
+-------------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_read_data_mux:the_FrameBuffer_dma_0_read_data_mux" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; readaddress_inc[4..3] ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3|FrameBuffer_dma_0:dma_0" ;
+-------------+--------+----------+----------------------------------+
; Port        ; Type   ; Severity ; Details                          ;
+-------------+--------+----------+----------------------------------+
; dma_ctl_irq ; Output ; Info     ; Explicitly unconnected           ;
+-------------+--------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:U3"                                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; colors_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_0_locked_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "video_pll:U0" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; rst  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 10 19:32:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/framebuffer.v
    Info (12023): Found entity 1: FrameBuffer File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_1.v
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_1 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0.v
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_rsp_mux_001 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_rsp_mux File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_rsp_demux_001 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_cmd_mux_001 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_cmd_mux File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_cmd_demux_001 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_cmd_demux File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_router_003_default_decode File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: FrameBuffer_mm_interconnect_0_router_003 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_router_002_default_decode File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: FrameBuffer_mm_interconnect_0_router_002 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_router_001_default_decode File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: FrameBuffer_mm_interconnect_0_router_001 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: FrameBuffer_mm_interconnect_0_router_default_decode File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: FrameBuffer_mm_interconnect_0_router File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_pll_0.v
    Info (12023): Found entity 1: FrameBuffer_pll_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file framebuffer/synthesis/submodules/framebuffer_new_sdram_controller_0.v
    Info (12023): Found entity 1: FrameBuffer_new_sdram_controller_0_input_efifo_module File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: FrameBuffer_new_sdram_controller_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0.v
    Info (12023): Found entity 1: FrameBuffer_master_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: FrameBuffer_master_0_p2b_adapter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: FrameBuffer_master_0_b2p_adapter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file framebuffer/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/framebuffer_master_0_timing_adt.sv
    Info (12023): Found entity 1: FrameBuffer_master_0_timing_adt File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file framebuffer/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 4 design units, including 4 entities, in source file framebuffer/synthesis/submodules/framebuffer_fifo_0.v
    Info (12023): Found entity 1: FrameBuffer_fifo_0_dual_clock_fifo File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 21
    Info (12023): Found entity 2: FrameBuffer_fifo_0_dcfifo_with_controls File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 97
    Info (12023): Found entity 3: FrameBuffer_fifo_0_map_avalonmm_to_avalonst File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 157
    Info (12023): Found entity 4: FrameBuffer_fifo_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 184
Info (12021): Found 7 design units, including 7 entities, in source file framebuffer/synthesis/submodules/framebuffer_dma_0.v
    Info (12023): Found entity 1: FrameBuffer_dma_0_read_data_mux File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 21
    Info (12023): Found entity 2: FrameBuffer_dma_0_byteenables File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 106
    Info (12023): Found entity 3: FrameBuffer_dma_0_fifo_module_fifo_ram_module File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 154
    Info (12023): Found entity 4: FrameBuffer_dma_0_fifo_module File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 253
    Info (12023): Found entity 5: FrameBuffer_dma_0_mem_read File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 417
    Info (12023): Found entity 6: FrameBuffer_dma_0_mem_write File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 505
    Info (12023): Found entity 7: FrameBuffer_dma_0 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 555
Info (12021): Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/reset.sv
    Info (12023): Found entity 1: reset File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/reset.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/pixelgenerator.sv
    Info (12023): Found entity 1: PixelGenerator File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/PixelGenerator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/lab7.sv
    Info (12023): Found entity 1: Lab7 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/count.sv
    Info (12023): Found entity 1: count File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/count.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_pll_0002 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v Line: 2
Warning (10037): Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at FrameBuffer_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "Lab7" for the top level hierarchy
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:U0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 71
Info (12128): Elaborating entity "video_pll_0002" for hierarchy "video_pll:U0|video_pll_0002:video_pll_inst" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_pll:U0|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_pll:U0|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "video_pll:U0|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FrameBuffer" for hierarchy "FrameBuffer:U3" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 93
Info (12128): Elaborating entity "FrameBuffer_dma_0" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 90
Info (12128): Elaborating entity "FrameBuffer_dma_0_read_data_mux" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_read_data_mux:the_FrameBuffer_dma_0_read_data_mux" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 707
Info (12128): Elaborating entity "FrameBuffer_dma_0_byteenables" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_byteenables:the_FrameBuffer_dma_0_byteenables" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 717
Info (12128): Elaborating entity "FrameBuffer_dma_0_fifo_module" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 940
Info (12128): Elaborating entity "FrameBuffer_dma_0_fifo_module_fifo_ram_module" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 403
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 228
Info (12130): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 228
Info (12133): Instantiated megafunction "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 228
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "5"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12131): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12131): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf
    Info (12023): Found entity 1: altsyncram_1j02 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_1j02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1j02" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "FrameBuffer_dma_0_mem_read" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_mem_read:the_FrameBuffer_dma_0_mem_read" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 954
Info (12128): Elaborating entity "FrameBuffer_dma_0_mem_write" for hierarchy "FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_mem_write:the_FrameBuffer_dma_0_mem_write" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v Line: 976
Info (12128): Elaborating entity "FrameBuffer_fifo_0" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 104
Info (12128): Elaborating entity "FrameBuffer_fifo_0_dcfifo_with_controls" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 242
Info (12128): Elaborating entity "FrameBuffer_fifo_0_dual_clock_fifo" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 142
Info (12128): Elaborating entity "dcfifo" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 66
Info (12133): Instantiated megafunction "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 66
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4162.tdf
    Info (12023): Found entity 1: dcfifo_4162 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_4162" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sab.tdf
    Info (12023): Found entity 1: a_gray2bin_sab File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_gray2bin_sab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_sab" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_gray2bin_sab:wrptr_g_gray2bin" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rv6.tdf
    Info (12023): Found entity 1: a_graycounter_rv6 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_graycounter_rv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rv6" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_graycounter_rv6:rdptr_g1p" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ndc.tdf
    Info (12023): Found entity 1: a_graycounter_ndc File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/a_graycounter_ndc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ndc" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|a_graycounter_ndc:wrptr_g1p" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8d1.tdf
    Info (12023): Found entity 1: altsyncram_q8d1 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/altsyncram_q8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q8d1" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|altsyncram_q8d1:fifo_ram" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_gpl:rs_dgwp" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe5" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|dffpipe_se9:ws_brp" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe8" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/alt_synch_pipe_hpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d06.tdf
    Info (12023): Found entity 1: cmpr_d06 File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/cmpr_d06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_d06" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|cmpr_d06:rdempty_eq_comp" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/dcfifo_4162.tdf Line: 77
Info (12128): Elaborating entity "FrameBuffer_fifo_0_map_avalonmm_to_avalonst" for hierarchy "FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v Line: 251
Info (12128): Elaborating entity "FrameBuffer_master_0" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 122
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "FrameBuffer_master_0_timing_adt" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_timing_adt:timing_adt" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at FrameBuffer_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "FrameBuffer_master_0_b2p_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_b2p_adapter:b2p_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at FrameBuffer_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at FrameBuffer_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "FrameBuffer_master_0_p2b_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|FrameBuffer_master_0_p2b_adapter:p2b_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "FrameBuffer_new_sdram_controller_0" for hierarchy "FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 145
Info (12128): Elaborating entity "FrameBuffer_new_sdram_controller_0_input_efifo_module" for hierarchy "FrameBuffer:U3|FrameBuffer_new_sdram_controller_0:new_sdram_controller_0|FrameBuffer_new_sdram_controller_0_input_efifo_module:the_FrameBuffer_new_sdram_controller_0_input_efifo_module" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "FrameBuffer_pll_0" for hierarchy "FrameBuffer:U3|FrameBuffer_pll_0:pll_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 153
Info (12128): Elaborating entity "altera_pll" for hierarchy "FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v Line: 88
Info (12133): Instantiated megafunction "FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-2972 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 187
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 317
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 377
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_0_control_port_slave_translator" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 441
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 505
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 586
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_agent" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 667
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 751
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_0_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 792
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 876
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 917
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 958
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 974
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_default_decode" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router:router|FrameBuffer_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv Line: 180
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_001" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 990
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_001_default_decode" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_001:router_001|FrameBuffer_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_002" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1006
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_002_default_decode" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_002:router_002|FrameBuffer_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_003" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1022
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_router_003_default_decode" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_router_003:router_003|FrameBuffer_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1072
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1122
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_cmd_demux" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1145
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_cmd_demux_001" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1162
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_cmd_mux" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_cmd_mux_001" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1202
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_rsp_demux_001" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1242
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_rsp_mux" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1265
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_rsp_mux_001" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1282
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1348
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1414
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_avalon_st_adapter" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1443
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v Line: 1472
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "FrameBuffer_mm_interconnect_1" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v Line: 202
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_0_write_master_translator" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v Line: 94
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "FrameBuffer:U3|FrameBuffer_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_in_translator" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v Line: 158
Info (12128): Elaborating entity "count" for hierarchy "count:U1" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 96
Info (12128): Elaborating entity "reset" for hierarchy "count:U1|reset:U0" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/count.sv Line: 22
Info (12128): Elaborating entity "PixelGenerator" for hierarchy "PixelGenerator:U2" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 102
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.10.19:32:58 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (21057): Implemented 208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 115 logic cells
Info (144001): Generated suppressed messages file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Sun Apr 10 19:33:12 2022
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.map.smsg.


