// Seed: 4048682762
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12,
    input id_13,
    input id_14,
    input logic id_15,
    output id_16,
    input logic id_17,
    output id_18
    , id_35,
    input logic id_19,
    input id_20,
    input id_21,
    output logic id_22,
    input logic id_23,
    output id_24,
    output id_25,
    output reg id_26,
    input id_27,
    input id_28,
    output id_29,
    output logic id_30,
    input logic id_31
    , id_36,
    input id_32,
    output id_33,
    output id_34
);
  assign id_18[1'd0] = 1;
  logic id_37 = 1;
  always @(*) id_26 <= 1;
  always @(posedge id_17) id_34 <= id_32;
  logic id_38;
  always @(id_7 or 1 ^ id_4 ^ id_14 ^ 1 ^ (id_5) ^ 1 ^ id_27 > 1);
  type_54(
      1'b0, 1, 1, 1
  );
endmodule
