
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Drive_I/Projects/Annamalai/IN_Phipps_peak/Azure/IN-PhippsPeak_FPGA/src/dspba/mdl/duc/../../rtl/duc_model_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/duc_model_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">duc_model</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="duc_model_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"duc_model/DUT"</param>
      <param name="simulinkPortData">(((5 BW_Config_CC1 false ^4 8 0 1) (2 DUC_Chan_l1 false ^4 8 0 1) (3 DUC_Data_l1 false true false true 16 14 1) (4 DUC_NCO_sync true false false false 1 0 4) (1 DUC_Valid_l1 true false false false 1 0 1)) ((2 DUC_Chan_Out false ^4 8 0 1) (3 DUC_Data_Out false true false true 16 14 4) (1 DUC_Valid_Out true false false false 1 0 1) (5 duc_l1_cout false ^4 8 0 1) (6 duc_l1_dout false true false true 16 14 4) (4 duc_l1_vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="ChanFilt_DUC">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (4 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 v_1)">[/duc_model_DUT/inputBlock/(1 DUC_Valid_l1)]</param>
        <param name="(2 c_1)">[/duc_model_DUT/inputBlock/(2 DUC_Chan_l1)]</param>
        <param name="(3 d_1)">[/duc_model_DUT/inputBlock/(3 DUC_Data_l1)]</param>
        <param name="(4 sync)">[/duc_model_DUT/inputBlock/(4 DUC_NCO_sync)]</param>
        <param name="(5 BWconfig_1)">[/duc_model_DUT/inputBlock/(5 BW_Config_CC1)]</param>
        <wire name="(1 cout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 duc_l1_dout)"/>
        <wire name="(5 duc_l1_vout)"/>
        <wire name="(6 duc_l1_cout)"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">Version_Output</param>
        <param name="AMMregisterInitValue">2</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"DUC_LINEUP_param.reg_version.mem_offset"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">808</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (4 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 DUC_Valid_l1)"/>
        <wire name="(2 DUC_Chan_l1)"/>
        <wire name="(3 DUC_Data_l1)"/>
        <wire name="(4 DUC_NCO_sync)"/>
        <wire name="(5 BW_Config_CC1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 DUC_Valid_Out)">[/duc_model_DUT/ChanFilt_DUC/(2 vout)]</param>
        <param name="(2 DUC_Chan_Out)">[/duc_model_DUT/ChanFilt_DUC/(1 cout)]</param>
        <param name="(3 DUC_Data_Out)">[/duc_model_DUT/ChanFilt_DUC/(3 dout)]</param>
        <param name="(4 duc_l1_vout)">[/duc_model_DUT/ChanFilt_DUC/(5 duc_l1_vout)]</param>
        <param name="(5 duc_l1_cout)">[/duc_model_DUT/ChanFilt_DUC/(6 duc_l1_cout)]</param>
        <param name="(6 duc_l1_dout)">[/duc_model_DUT/ChanFilt_DUC/(4 duc_l1_dout)]</param>
      </block>
      <block name="(pin (1 DUC_Valid_Out))">
        <param name="0">[/duc_model_DUT/ChanFilt_DUC/(2 vout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (1 DUC_Valid_l1))">
        <param name="0">[/duc_model_DUT/inputBlock/(1 DUC_Valid_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (2 DUC_Chan_Out))">
        <param name="0">[/duc_model_DUT/ChanFilt_DUC/(1 cout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 DUC_Chan_l1))">
        <param name="0">[/duc_model_DUT/inputBlock/(2 DUC_Chan_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (3 DUC_Data_Out))">
        <param name="0">[/duc_model_DUT/ChanFilt_DUC/(3 dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="(pin (3 DUC_Data_l1))">
        <param name="0">[/duc_model_DUT/inputBlock/(3 DUC_Data_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (4 DUC_NCO_sync))">
        <param name="0">[/duc_model_DUT/inputBlock/(4 DUC_NCO_sync)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeVector 4 (typeUFixed 1 0))</param>
      </block>
      <block name="(pin (4 duc_l1_vout))">
        <param name="0">[/duc_model_DUT/ChanFilt_DUC/(5 duc_l1_vout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (5 BW_Config_CC1))">
        <param name="0">[/duc_model_DUT/inputBlock/(5 BW_Config_CC1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (5 duc_l1_cout))">
        <param name="0">[/duc_model_DUT/ChanFilt_DUC/(6 duc_l1_cout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (6 duc_l1_dout))">
        <param name="0">[/duc_model_DUT/ChanFilt_DUC/(4 duc_l1_dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 2 14)))</param>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (4 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC"</param>
      <param name="simulinkPortData">(((5 BWconfig_1 false ^4 8 0 1) (2 c_1 false ^4 8 0 1) (3 d_1 false true false true 16 14 1) (4 sync true false false false 1 0 4) (1 v_1 true false false false 1 0 1)) ((1 cout false ^4 8 0 1) (3 dout false true false true 16 14 4) (6 duc_l1_cout false ^4 8 0 1) (4 duc_l1_dout false true false true 16 14 4) (5 duc_l1_vout true false false false 1 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="COMPLEX_MIXER1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d0)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(1 q)]</param>
        <param name="(2 v)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(2 qv)]</param>
        <param name="(3 c)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(3 qc)]</param>
        <param name="(4 sync)">[/duc_model_DUT_ChanFilt_DUC/inputBlock/(4 sync)]</param>
        <wire name="(1 q1)"/>
        <wire name="(2 qv1)"/>
        <wire name="(3 qc1)"/>
      </block>
      <block name="Chan_Filter_lineup1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/duc_model_DUT_ChanFilt_DUC/inputBlock/(3 d_1)]</param>
        <param name="(2 v)">[/duc_model_DUT_ChanFilt_DUC/inputBlock/(1 v_1)]</param>
        <param name="(3 c)">[/duc_model_DUT_ChanFilt_DUC/inputBlock/(2 c_1)]</param>
        <param name="(4 Config_CC1)">[/duc_model_DUT_ChanFilt_DUC/inputBlock/(5 BWconfig_1)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="DUC_l1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_DUC_l1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 a)">[/duc_model_DUT_ChanFilt_DUC/Chan_Filter_lineup1/(1 q)]</param>
        <param name="(2 v)">[/duc_model_DUT_ChanFilt_DUC/Chan_Filter_lineup1/(2 qv)]</param>
        <param name="(3 c)">[/duc_model_DUT_ChanFilt_DUC/Chan_Filter_lineup1/(3 qc)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="TraceAntennaData2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_TraceAntennaData2]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(1 q)]</param>
        <param name="(2 ChIn)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(3 qc)]</param>
        <param name="(unknownPort 0)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(2 qv)]</param>
      </block>
      <block name="TraceAntennaData3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_TraceAntennaData3]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/duc_model_DUT_ChanFilt_DUC/Chan_Filter_lineup1/(1 q)]</param>
        <param name="(2 ChIn)">[/duc_model_DUT_ChanFilt_DUC/Chan_Filter_lineup1/(3 qc)]</param>
        <param name="(unknownPort 0)">[/duc_model_DUT_ChanFilt_DUC/Chan_Filter_lineup1/(2 qv)]</param>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (4 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 v_1)"/>
        <wire name="(2 c_1)"/>
        <wire name="(3 d_1)"/>
        <wire name="(4 sync)"/>
        <wire name="(5 BWconfig_1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 1) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 cout)">[/duc_model_DUT_ChanFilt_DUC/COMPLEX_MIXER1/(3 qc1)]</param>
        <param name="(2 vout)">[/duc_model_DUT_ChanFilt_DUC/COMPLEX_MIXER1/(2 qv1)]</param>
        <param name="(3 dout)">[/duc_model_DUT_ChanFilt_DUC/COMPLEX_MIXER1/(1 q1)]</param>
        <param name="(4 duc_l1_dout)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(1 q)]</param>
        <param name="(5 duc_l1_vout)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(2 qv)]</param>
        <param name="(6 duc_l1_cout)">[/duc_model_DUT_ChanFilt_DUC/DUC_l1/(3 qc)]</param>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/COMPLEX_MIXER1"</param>
      <param name="simulinkPortData">(((3 c false ^4 8 0 1) (1 d0 false true false true 16 14 4) (4 sync true false false false 1 0 4) (2 v true false false false 1 0 1)) ((1 q1 false true false true 16 14 4) (3 qc1 false ^4 8 0 1) (2 qv1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/delay_FIFO/fifoWireData]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (4 16 14 0 1 0) (4 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="ComplexMixer">
        <param name="blockType">mixerBlock</param>
        <param name="mixerChannelCount">4</param>
        <param name="mixerFreqCount">4</param>
        <param name="mixerInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="mixerPortCos">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Complex_NCO/ncoWireCos]</param>
        <param name="mixerPortQuadrature">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="mixerPortReal">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="mixerPortSin">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Complex_NCO/ncoWireSin]</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Complex_NCO/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Complex_NCO/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 16 15 0 1 0) (4 16 15 0 1 0) (4 33 29 0 1 0) (4 33 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/COMPLEX_MIXER1/ComplexMixer"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 4) (2 in_2 false true false false 16 14 4) (3 in_3 true false false false 1 0 1) (4 in_4 false ^4 8 0 1) (5 in_5 false true false false 16 15 4) (6 in_6 false true false false 16 15 4)) ((1 out_1 false true false false 33 29 4) (2 out_2 false true false false 33 29 4) (3 out_3 true false false false 1 0 1) (4 out_4 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="mixerWireQuadrature"/>
        <wire name="mixerWireReal"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ComplexMixer_Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Mux1/vectorConcatWireOut]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Const5/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((8 33 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (8 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/COMPLEX_MIXER1/ComplexMixer_Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 33 29 8) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 8) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 8)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Complex_NCO">
        <param name="blockType">ncoBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">800</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="ncoAccumBitCount">32</param>
        <param name="ncoOutputRate">0x1.eb851eb851eb8p+8</param>
        <param name="ncoOutputType">(typeSFixed 1 15)</param>
        <param name="ncoPhaseData">((0x1.a0aaaaaaaaaabp+28 0x2.1a0aaaaaaaaaap+32 0x1.a0aaaaaaaaaabp+28 0x2.1a0aaaaaaaaaap+32))</param>
        <param name="ncoPortPhase">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Const1/primWireOut]</param>
        <param name="ncoPortSync">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/inputBlock/(4 sync)]</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/inputBlock/(3 c)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (4 32 0 ^4) (4 1 0 ^4) (4 16 15 0 1 0) (4 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/COMPLEX_MIXER1/Complex_NCO"</param>
        <wire name="ncoWireCos"/>
        <wire name="ncoWireSin"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeVector 4 (typeUFixed 32 0))</param>
        <param name="constValue">(vectorRollTag 0 ^4)</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((4 32 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Demux2">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 0))</param>
        <param name="vectorSplitPortIn">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer_Scale1/scaleWireData]</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="Mux1">
        <param name="0">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer/mixerWireReal]</param>
        <param name="1">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer/mixerWireQuadrature]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((4 33 29 0 1 0) (4 33 29 0 1 0) (8 33 29 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex1&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Demux2/1]</param>
        <param name="complexPackPortReal">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Demux2/0]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="delay_FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">63</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/inputBlock/(1 d0)]</param>
        <param name="fifoPortReadAck">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/Complex_NCO/wireValid]</param>
        <param name="fifoPortWriteEn">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/inputBlock/(2 v)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <wire name="(1 d0)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
        <wire name="(4 sync)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q1)">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/"Real-Imag to
Complex1"/complexPackWireOut]</param>
        <param name="(2 qv1)">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer_Scale1/wireValid]</param>
        <param name="(3 qc1)">[/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1/ComplexMixer_Scale1/wireChannel]</param>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1"</param>
      <param name="simulinkPortData">(((4 Config_CC1 false ^4 8 0 1) (3 c false ^4 8 0 1) (1 d false true false true 16 14 1) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Chan_Filter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/"Filter-Reconfig"/(1 Out1)]</param>
        <param name="(2 vin)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/"Filter-Reconfig"/(2 Out4)]</param>
        <param name="(3 chin)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/"Filter-Reconfig"/(3 Out6)]</param>
        <param name="(4 CoefBank)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/"Filter-Reconfig"/(4 CoefBankSel)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="&quot;Filter-Reconfig&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/inputBlock/(1 d)]</param>
        <param name="(2 In3)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/inputBlock/(2 v)]</param>
        <param name="(3 In6)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/inputBlock/(3 c)]</param>
        <param name="(4 BW_CC1)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/inputBlock/(4 Config_CC1)]</param>
        <wire name="(1 Out1)"/>
        <wire name="(2 Out4)"/>
        <wire name="(3 Out6)"/>
        <wire name="(4 CoefBankSel)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
        <wire name="(4 Config_CC1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/Chan_Filter/(1 q)]</param>
        <param name="(2 qv)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/Chan_Filter/(2 qv)]</param>
        <param name="(3 qc)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1/Chan_Filter/(3 qc)]</param>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Chan_Filter"</param>
      <param name="simulinkPortData">(((4 CoefBank false ^4 1 0 1) (3 chin false ^4 8 0 1) (1 din false true false true 16 14 1) (2 vin true false false false 1 0 1)) ((1 q false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(1 din)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/Scale1/scaleWireData]</param>
        <param name="complexPackPortReal">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/Scale/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/SingleRateFIR_Re/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/SingleRateFIR_Re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/SingleRateFIR_Re/firWireData]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/Const/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 40 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Chan_Filter/Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 40 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/SingleRateFIR_Im/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/SingleRateFIR_Im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/SingleRateFIR_Im/firWireData]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 40 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Chan_Filter/Scale1"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 40 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR_Im">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">400</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x4.14p-8 -0xD.9p-8 -0xC.32p-8 -0x4.cap-8 0x4.1ap-8 0x3.eep-8 -0x1.8ep-8 -0x3.3ap-8 0x9.cp-12 0x2.b2p-8 -0x1.ep-12 -0x2.5ep-8 -0x3p-12 0x2.22p-8 0x6.8p-12 -0x1.fcp-8 -0x9.cp-12 0x1.dep-8 0xC.ep-12 -0x1.c6p-8 -0x1p-8 0x1.bp-8 0x1.34p-8 -0x1.96p-8 -0x1.6ap-8 0x1.7ap-8 0x1.ap-8 -0x1.5cp-8 -0x1.dcp-8 0x1.34p-8 0x2.1ap-8 -0x1.06p-8 -0x2.58p-8 0xC.ep-12 0x2.98p-8 -0x8.ap-12 -0x2.d8p-8 0x3.8p-12 0x3.16p-8 0x2.6p-12 -0x3.54p-8 -0x9.2p-12 0x3.9p-8 0x1.12p-8 -0x3.ccp-8 -0x1.acp-8 0x4.02p-8 0x2.68p-8 -0x4.32p-8 -0x3.44p-8 0x4.6p-8 0x4.58p-8 -0x4.8cp-8 -0x5.c2p-8 0x4.bp-8 0x7.bp-8 -0x4.cap-8 -0xA.8cp-8 0x4.e6p-8 0xF.88p-8 -0x4.f4p-8 -0x1.abp-4 0x5p-8 0x5.156p-4 0x7.afep-4 0x5.156p-4 0x5p-8 -0x1.abp-4 -0x4.f4p-8 0xF.88p-8 0x4.e6p-8 -0xA.8cp-8 -0x4.cap-8 0x7.bp-8 0x4.bp-8 -0x5.c2p-8 -0x4.8cp-8 0x4.58p-8 0x4.6p-8 -0x3.44p-8 -0x4.32p-8 0x2.68p-8 0x4.02p-8 -0x1.acp-8 -0x3.ccp-8 0x1.12p-8 0x3.9p-8 -0x9.2p-12 -0x3.54p-8 0x2.6p-12 0x3.16p-8 0x3.8p-12 -0x2.d8p-8 -0x8.ap-12 0x2.98p-8 0xC.ep-12 -0x2.58p-8 -0x1.06p-8 0x2.1ap-8 0x1.34p-8 -0x1.dcp-8 -0x1.5cp-8 0x1.ap-8 0x1.7ap-8 -0x1.6ap-8 -0x1.96p-8 0x1.34p-8 0x1.bp-8 -0x1p-8 -0x1.c6p-8 0xC.ep-12 0x1.dep-8 -0x9.cp-12 -0x1.fcp-8 0x6.8p-12 0x2.22p-8 -0x3p-12 -0x2.5ep-8 -0x1.ep-12 0x2.b2p-8 0x9.cp-12 -0x3.3ap-8 -0x1.8ep-8 0x3.eep-8 0x4.1ap-8 -0x4.cap-8 -0xC.32p-8 -0xD.9p-8 -0x4.14p-8) (0xF.88p-8 0x1.1f4p-4 -0x6.18p-8 -0xC.ap-12 0x3.bp-8 -0x3.ccp-8 0x2.52p-8 -0x5.2p-12 -0x1.6ap-8 0x2.62p-8 -0x2.6ep-8 0x1.aep-8 -0x7.6p-12 -0xC.cp-12 0x1.aep-8 -0x1.fp-8 0x1.84p-8 -0x9p-12 -0x9.6p-12 0x1.8ap-8 -0x1.f8p-8 0x1.b6p-8 -0xD.8p-12 -0x5.6p-12 0x1.6ep-8 -0x2.0ep-8 0x1.f4p-8 -0x1.24p-8 -0x2.2p-12 0x1.6ap-8 -0x2.4p-8 0x2.5p-8 -0x1.86p-8 0x2p-12 0x1.68p-8 -0x2.88p-8 0x2.ccp-8 -0x2.0ap-8 0x7.6p-12 0x1.6ap-8 -0x2.eep-8 0x3.78p-8 -0x2.c4p-8 0xE.ap-12 0x1.6ep-8 -0x3.84p-8 0x4.7cp-8 -0x3.d6p-8 0x1.acp-8 0x1.7p-8 -0x4.76p-8 0x6.38p-8 -0x5.d2p-8 0x3.1p-8 0x1.74p-8 -0x6.6ap-8 0xA.06p-8 -0xA.84p-8 0x6.bcp-8 0x1.7ap-8 -0xD.22p-8 0x1.a3cp-4 -0x2.64p-4 0x2.eb4p-4 0xC.e42p-4 0x2.eb4p-4 -0x2.64p-4 0x1.a3cp-4 -0xD.22p-8 0x1.7ap-8 0x6.bcp-8 -0xA.84p-8 0xA.06p-8 -0x6.6ap-8 0x1.74p-8 0x3.1p-8 -0x5.d2p-8 0x6.38p-8 -0x4.76p-8 0x1.7p-8 0x1.acp-8 -0x3.d6p-8 0x4.7cp-8 -0x3.84p-8 0x1.6ep-8 0xE.ap-12 -0x2.c4p-8 0x3.78p-8 -0x2.eep-8 0x1.6ap-8 0x7.6p-12 -0x2.0ap-8 0x2.ccp-8 -0x2.88p-8 0x1.68p-8 0x2p-12 -0x1.86p-8 0x2.5p-8 -0x2.4p-8 0x1.6ap-8 -0x2.2p-12 -0x1.24p-8 0x1.f4p-8 -0x2.0ep-8 0x1.6ep-8 -0x5.6p-12 -0xD.8p-12 0x1.b6p-8 -0x1.f8p-8 0x1.8ap-8 -0x9.6p-12 -0x9p-12 0x1.84p-8 -0x1.fp-8 0x1.aep-8 -0xC.cp-12 -0x7.6p-12 0x1.aep-8 -0x2.6ep-8 0x2.62p-8 -0x1.6ap-8 -0x5.2p-12 0x2.52p-8 -0x3.ccp-8 0x3.bp-8 -0xC.ap-12 -0x6.18p-8 0x1.1f4p-4 0xF.88p-8))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortBank">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(4 CoefBank)]</param>
        <param name="firPortData">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(3 chin)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 40 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Chan_Filter/SingleRateFIR_Im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 40 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR_Re">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x4.14p-8 -0xD.9p-8 -0xC.32p-8 -0x4.cap-8 0x4.1ap-8 0x3.eep-8 -0x1.8ep-8 -0x3.3ap-8 0x9.cp-12 0x2.b2p-8 -0x1.ep-12 -0x2.5ep-8 -0x3p-12 0x2.22p-8 0x6.8p-12 -0x1.fcp-8 -0x9.cp-12 0x1.dep-8 0xC.ep-12 -0x1.c6p-8 -0x1p-8 0x1.bp-8 0x1.34p-8 -0x1.96p-8 -0x1.6ap-8 0x1.7ap-8 0x1.ap-8 -0x1.5cp-8 -0x1.dcp-8 0x1.34p-8 0x2.1ap-8 -0x1.06p-8 -0x2.58p-8 0xC.ep-12 0x2.98p-8 -0x8.ap-12 -0x2.d8p-8 0x3.8p-12 0x3.16p-8 0x2.6p-12 -0x3.54p-8 -0x9.2p-12 0x3.9p-8 0x1.12p-8 -0x3.ccp-8 -0x1.acp-8 0x4.02p-8 0x2.68p-8 -0x4.32p-8 -0x3.44p-8 0x4.6p-8 0x4.58p-8 -0x4.8cp-8 -0x5.c2p-8 0x4.bp-8 0x7.bp-8 -0x4.cap-8 -0xA.8cp-8 0x4.e6p-8 0xF.88p-8 -0x4.f4p-8 -0x1.abp-4 0x5p-8 0x5.156p-4 0x7.afep-4 0x5.156p-4 0x5p-8 -0x1.abp-4 -0x4.f4p-8 0xF.88p-8 0x4.e6p-8 -0xA.8cp-8 -0x4.cap-8 0x7.bp-8 0x4.bp-8 -0x5.c2p-8 -0x4.8cp-8 0x4.58p-8 0x4.6p-8 -0x3.44p-8 -0x4.32p-8 0x2.68p-8 0x4.02p-8 -0x1.acp-8 -0x3.ccp-8 0x1.12p-8 0x3.9p-8 -0x9.2p-12 -0x3.54p-8 0x2.6p-12 0x3.16p-8 0x3.8p-12 -0x2.d8p-8 -0x8.ap-12 0x2.98p-8 0xC.ep-12 -0x2.58p-8 -0x1.06p-8 0x2.1ap-8 0x1.34p-8 -0x1.dcp-8 -0x1.5cp-8 0x1.ap-8 0x1.7ap-8 -0x1.6ap-8 -0x1.96p-8 0x1.34p-8 0x1.bp-8 -0x1p-8 -0x1.c6p-8 0xC.ep-12 0x1.dep-8 -0x9.cp-12 -0x1.fcp-8 0x6.8p-12 0x2.22p-8 -0x3p-12 -0x2.5ep-8 -0x1.ep-12 0x2.b2p-8 0x9.cp-12 -0x3.3ap-8 -0x1.8ep-8 0x3.eep-8 0x4.1ap-8 -0x4.cap-8 -0xC.32p-8 -0xD.9p-8 -0x4.14p-8) (0xF.88p-8 0x1.1f4p-4 -0x6.18p-8 -0xC.ap-12 0x3.bp-8 -0x3.ccp-8 0x2.52p-8 -0x5.2p-12 -0x1.6ap-8 0x2.62p-8 -0x2.6ep-8 0x1.aep-8 -0x7.6p-12 -0xC.cp-12 0x1.aep-8 -0x1.fp-8 0x1.84p-8 -0x9p-12 -0x9.6p-12 0x1.8ap-8 -0x1.f8p-8 0x1.b6p-8 -0xD.8p-12 -0x5.6p-12 0x1.6ep-8 -0x2.0ep-8 0x1.f4p-8 -0x1.24p-8 -0x2.2p-12 0x1.6ap-8 -0x2.4p-8 0x2.5p-8 -0x1.86p-8 0x2p-12 0x1.68p-8 -0x2.88p-8 0x2.ccp-8 -0x2.0ap-8 0x7.6p-12 0x1.6ap-8 -0x2.eep-8 0x3.78p-8 -0x2.c4p-8 0xE.ap-12 0x1.6ep-8 -0x3.84p-8 0x4.7cp-8 -0x3.d6p-8 0x1.acp-8 0x1.7p-8 -0x4.76p-8 0x6.38p-8 -0x5.d2p-8 0x3.1p-8 0x1.74p-8 -0x6.6ap-8 0xA.06p-8 -0xA.84p-8 0x6.bcp-8 0x1.7ap-8 -0xD.22p-8 0x1.a3cp-4 -0x2.64p-4 0x2.eb4p-4 0xC.e42p-4 0x2.eb4p-4 -0x2.64p-4 0x1.a3cp-4 -0xD.22p-8 0x1.7ap-8 0x6.bcp-8 -0xA.84p-8 0xA.06p-8 -0x6.6ap-8 0x1.74p-8 0x3.1p-8 -0x5.d2p-8 0x6.38p-8 -0x4.76p-8 0x1.7p-8 0x1.acp-8 -0x3.d6p-8 0x4.7cp-8 -0x3.84p-8 0x1.6ep-8 0xE.ap-12 -0x2.c4p-8 0x3.78p-8 -0x2.eep-8 0x1.6ap-8 0x7.6p-12 -0x2.0ap-8 0x2.ccp-8 -0x2.88p-8 0x1.68p-8 0x2p-12 -0x1.86p-8 0x2.5p-8 -0x2.4p-8 0x1.6ap-8 -0x2.2p-12 -0x1.24p-8 0x1.f4p-8 -0x2.0ep-8 0x1.6ep-8 -0x5.6p-12 -0xD.8p-12 0x1.b6p-8 -0x1.f8p-8 0x1.8ap-8 -0x9.6p-12 -0x9p-12 0x1.84p-8 -0x1.fp-8 0x1.aep-8 -0xC.cp-12 -0x7.6p-12 0x1.aep-8 -0x2.6ep-8 0x2.62p-8 -0x1.6ap-8 -0x5.2p-12 0x2.52p-8 -0x3.ccp-8 0x3.bp-8 -0xC.ap-12 -0x6.18p-8 0x1.1f4p-4 0xF.88p-8))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortBank">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(4 CoefBank)]</param>
        <param name="firPortData">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(3 chin)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 40 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Chan_Filter/SingleRateFIR_Re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 40 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 chin)"/>
        <wire name="(4 CoefBank)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/Scale/wireValid]</param>
        <param name="(3 qc)">[/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter/Scale/wireChannel]</param>
      </block>
    </model>
    <model name="&quot;duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Filter-Reconfig"</param>
      <param name="simulinkPortData">(((4 BW_CC1 false ^4 8 0 1) (1 In1 false true false true 16 14 1) (2 In3 true false false false 1 0 1) (3 In6 false ^4 8 0 1)) ((4 CoefBankSel false ^4 1 0 1) (1 Out1 false true false true 16 14 1) (2 Out4 true false false false 1 0 1) (3 Out6 false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/inputBlock/(1 In1)]</param>
        <param name="1">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/inputBlock/(4 BW_CC1)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/inputBlock/(3 In6)]</param>
        <param name="portValid">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/inputBlock/(2 In3)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Filter-Reconfig/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelIn/0]</param>
        <param name="1">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/Lut_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/Chan_Filter_lineup1/Filter-Reconfig/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Lut">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^14 1 0 ^241)</param>
        <param name="lutPortAddr">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelIn/1]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut_PostCast_primWireOut">
        <param name="0">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/Lut/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 In1)"/>
        <wire name="(2 In3)"/>
        <wire name="(3 In6)"/>
        <wire name="(4 BW_CC1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 Out1)">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelOut/0]</param>
        <param name="(2 Out4)">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelOut/wireValid]</param>
        <param name="(3 Out6)">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelOut/wireChannel]</param>
        <param name="(4 CoefBankSel)">[/"duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter-Reconfig"/ChannelOut/1]</param>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_DUC_l1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1"</param>
      <param name="simulinkPortData">(((1 a false true false true 16 14 1) (3 c false ^4 8 0 1) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 4) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="HB1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 a)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/inputBlock/(1 a)]</param>
        <param name="(2 v)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/inputBlock/(2 v)]</param>
        <param name="(3 c)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/inputBlock/(3 c)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="HB2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 a)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB1/(1 q)]</param>
        <param name="(2 v)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB1/(2 qv)]</param>
        <param name="(3 c)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB1/(3 qc)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="TraceAntennaData2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_TraceAntennaData2]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <param name="(1 DataIn)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB1/(1 q)]</param>
        <param name="(2 ChIn)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB1/(3 qc)]</param>
        <param name="(unknownPort 0)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB1/(2 qv)]</param>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB2/(1 q)]</param>
        <param name="(2 qv)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB2/(2 qv)]</param>
        <param name="(3 qc)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1/HB2/(3 qc)]</param>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB1"</param>
      <param name="simulinkPortData">(((1 a false true false true 16 14 1) (3 c false ^4 8 0 1) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 2) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/inputBlock/(1 a)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="HB1_im">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x6p-16 0 0xCp-16 0 -0x1.ap-12 0 0x2.cp-12 0 -0x4.cp-12 0 0x7.6p-12 0 -0xB.6p-12 0 0x1.0ap-8 0 -0x1.7ep-8 0 0x2.14p-8 0 -0x2.dep-8 0 0x3.e4p-8 0 -0x5.4ap-8 0 0x7.3ap-8 0 -0xA.2cp-8 0 0xF.36p-8 0 -0x1.a82p-4 0 0x5.144p-4 0x8p-4 0x5.144p-4 0 -0x1.a82p-4 0 0xF.36p-8 0 -0xA.2cp-8 0 0x7.3ap-8 0 -0x5.4ap-8 0 0x3.e4p-8 0 -0x2.dep-8 0 0x2.14p-8 0 -0x1.7ep-8 0 0x1.0ap-8 0 -0xB.6p-12 0 0x7.6p-12 0 -0x4.cp-12 0 0x2.cp-12 0 -0x1.ap-12 0 0xCp-16 0 -0x6p-16))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">2</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/inputBlock/(3 c)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB1/HB1_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 38 29 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="HB1_re">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x6p-16 0 0xCp-16 0 -0x1.ap-12 0 0x2.cp-12 0 -0x4.cp-12 0 0x7.6p-12 0 -0xB.6p-12 0 0x1.0ap-8 0 -0x1.7ep-8 0 0x2.14p-8 0 -0x2.dep-8 0 0x3.e4p-8 0 -0x5.4ap-8 0 0x7.3ap-8 0 -0xA.2cp-8 0 0xF.36p-8 0 -0x1.a82p-4 0 0x5.144p-4 0x8p-4 0x5.144p-4 0 -0x1.a82p-4 0 0xF.36p-8 0 -0xA.2cp-8 0 0x7.3ap-8 0 -0x5.4ap-8 0 0x3.e4p-8 0 -0x2.dep-8 0 0x2.14p-8 0 -0x1.7ep-8 0 0x1.0ap-8 0 -0xB.6p-12 0 0x7.6p-12 0 -0x4.cp-12 0 0x2.cp-12 0 -0x1.ap-12 0 0xCp-16 0 -0x6p-16))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">2</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/inputBlock/(3 c)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB1/HB1_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 38 29 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/scale_HB1_im/scaleWireData]</param>
        <param name="complexPackPortReal">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/scale_HB1_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0) (2 16 14 0 1 0) (2 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/scale_HB1_re/wireValid]</param>
        <param name="(3 qc)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/scale_HB1_re/wireChannel]</param>
      </block>
      <block name="scale_HB1_im">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/HB1_im/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/HB1_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/HB1_im/firWireData]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((2 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB1/scale_HB1_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 38 29 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 2)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_HB1_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/HB1_re/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/HB1_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/HB1_re/firWireData]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1/Const5/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((2 38 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB1/scale_HB1_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 38 29 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 2)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB2"</param>
      <param name="simulinkPortData">(((1 a false true false true 16 14 2) (3 c false ^4 8 0 1) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 4) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/inputBlock/(1 a)]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (2 16 14 0 1 0) (2 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="HB2_im">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 0x3.2p-12 0 -0x1.78p-8 0 0x6.08p-8 0 -0x1.33cp-4 0 0x4.e76p-4 0x7.ffep-4 0x4.e76p-4 0 -0x1.33cp-4 0 0x6.08p-8 0 -0x1.78p-8 0 0x3.2p-12 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0xF.5c28f5c28f5cp+4</param>
        <param name="firInterpFactor">2</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/inputBlock/(3 c)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB2/HB2_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="HB2_re">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 0x3.2p-12 0 -0x1.78p-8 0 0x6.08p-8 0 -0x1.33cp-4 0 0x4.e76p-4 0x7.ffep-4 0x4.e76p-4 0 -0x1.33cp-4 0 0x6.08p-8 0 -0x1.78p-8 0 0x3.2p-12 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0xF.5c28f5c28f5cp+4</param>
        <param name="firInterpFactor">2</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/inputBlock/(3 c)]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB2/HB2_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 36 29 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/scale_HB2_im/scaleWireData]</param>
        <param name="complexPackPortReal">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/scale_HB2_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/scale_HB2_re/wireValid]</param>
        <param name="(3 qc)">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/scale_HB2_re/wireChannel]</param>
      </block>
      <block name="scale_HB2_im">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/HB2_im/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/HB2_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/HB2_im/firWireData]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((4 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB2/scale_HB2_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 4)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_HB2_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/HB2_re/wireChannel]</param>
        <param name="portValid">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/HB2_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/HB2_re/firWireData]</param>
        <param name="scalePortShift">[/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2/Const5/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((4 36 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/HB2/scale_HB2_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 36 29 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 4) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 4)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_DUC_l1_TraceAntennaData2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/DUC_l1/TraceAntennaData2"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 16 14 2)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_TraceAntennaData2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/TraceAntennaData2"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 16 14 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
    <model name="duc_model_DUT_ChanFilt_DUC_TraceAntennaData3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
      <param name="simulinkPath">"duc_model/DUT/ChanFilt_DUC/TraceAntennaData3"</param>
      <param name="simulinkPortData">(((2 ChIn false ^4 8 0 1) (1 DataIn false true false true 16 14 1)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 8 0 ^4) (0 ^6))</param>
        <wire name="(1 DataIn)"/>
        <wire name="(2 ChIn)"/>
      </block>
    </model>
  </design>

</dsp-builder>