INFO-FLOW: Workspace /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1 opened at Sun Feb 25 01:45:55 PST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.27 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.22 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.34 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.63 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.99 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./canny_accel/solution1/directives.tcl 
Execute     set_directive_top -name canny_accel canny_accel 
INFO: [HLS 200-1510] Running: set_directive_top -name canny_accel canny_accel 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 103.706 MB.
INFO: [HLS 200-10] Analyzing design file '../../src/canny_2/canny.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../src/canny_2/canny.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ../../src/canny_2/canny.cpp -foptimization-record-file=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.canny.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I../../Vitis_Libraries/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.canny.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.canny.cpp.err.log 
Command       ap_eval done; 0.52 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top canny_accel -name=canny_accel 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
INFO-FLOW: Setting directive 'TOP' name=canny_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.88 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/all.directive.json -fix-errors /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.18 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang-tidy.canny.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang-tidy.canny.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang-tidy.canny.pp.0.cpp.err.log 
Command         ap_eval done; 1.76 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.93 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xilinx-dataflow-lawyer.canny.pp.0.cpp.diag.yml /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xilinx-dataflow-lawyer.canny.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xilinx-dataflow-lawyer.canny.pp.0.cpp.err.log 
Command       ap_eval done; 0.85 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../src/canny_2/canny.cpp:42:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1165:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:166:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:194:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1448:9
Execute       send_msg_by_id WARNING @200-471@%s%s 6 ../../src/canny_2/canny.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file ../../src/canny_2/canny.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.canny.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.pp.0.cpp -I../../Vitis_Libraries/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.canny.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.canny.pp.0.cpp.err.log 
Command       ap_eval done; 0.97 sec.
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:667:87
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:687:60
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1255:102
WARNING: [HLS 207-5301] unused parameter 'index': ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1565:34
WARNING: [HLS 207-5301] unused parameter 'win_size': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:23:33
WARNING: [HLS 207-5301] unused parameter 'win_size': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:56:33
WARNING: [HLS 207-5301] unused parameter 'win_size': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:90:30
WARNING: [HLS 207-5301] unused parameter 'win_size': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:116:30
WARNING: [HLS 207-1017] unknown pragma ignored: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:437:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:438:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:442:9
WARNING: [HLS 207-5301] unused parameter '_border_type': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:524:18
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:191:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:487:9
WARNING: [HLS 207-5301] unused parameter 'width': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_edge_tracing.hpp:154:23
WARNING: [HLS 207-5301] unused parameter 'height': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_edge_tracing.hpp:155:23
WARNING: [HLS 207-5301] unused parameter 'bramsetsval': ../../Vitis_Libraries/vision/L1/include/imgproc/xf_edge_tracing.hpp:156:18
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_edge_tracing.hpp:288:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_edge_tracing.hpp:293:9
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:30:85
INFO: [HLS 207-4230] in instantiation of function template specialization 'xFSobelProcx5x5<1, 0, 3, 3, 9>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:289:21
INFO: [HLS 207-4230] in instantiation of function template specialization 'ProcessSobelfunc<0, 2, 1080, 1920, 0, 3, 1, 1, 26, 1921, 3, 9>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:492:9
INFO: [HLS 207-4230] in instantiation of function template specialization 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 26, 1921, 3, 9, false>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:530:5
INFO: [HLS 207-4230] in instantiation of function template specialization 'xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 26, 3, false>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:180:9
INFO: [HLS 207-4230] in instantiation of function template specialization 'xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:273:9
INFO: [HLS 207-4230] in instantiation of function template specialization 'xf::cv::Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>' requested here: ../../src/canny_2/canny.cpp:53:13
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:30:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:31:85
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:31:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:34:85
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:34:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:35:85
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:35:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:38:47
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:39:47
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:22:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:62:64
INFO: [HLS 207-4230] in instantiation of function template specialization 'xFSobelProcy5x5<1, 0, 3, 3, 9>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:291:21
INFO: [HLS 207-4230] in instantiation of function template specialization 'ProcessSobelfunc<0, 2, 1080, 1920, 0, 3, 1, 1, 26, 1921, 3, 9>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:492:9
INFO: [HLS 207-4230] in instantiation of function template specialization 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 26, 1921, 3, 9, false>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:530:5
INFO: [HLS 207-4230] in instantiation of function template specialization 'xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 26, 3, false>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:180:9
INFO: [HLS 207-4230] in instantiation of function template specialization 'xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>' requested here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:273:9
INFO: [HLS 207-4230] in instantiation of function template specialization 'xf::cv::Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>' requested here: ../../src/canny_2/canny.cpp:53:13
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:62:98
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:63:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:64:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:65:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 4 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:66:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:67:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:68:101
INFO: [HLS 207-4105] array 'src_buf' declared here: ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:55:22
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.76 seconds. CPU system time: 1.57 seconds. Elapsed time: 8.95 seconds; current allocated memory: 106.097 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny.g.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.0.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.45 sec.
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=canny_accel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=canny_accel -reflow-float-conversion -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.01 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.02 sec.
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=canny_accel 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=canny_accel -mllvm -hls-db-dir -mllvm /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.lto.bc > /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 1.84 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'hls::stream<ap_uint<8>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 2>::stream()' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'hls::stream<ap_uint<64>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 2>::stream()' into 'xf::cv::Mat<8, 1080, 1920, 32, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<8, 1080, 1920, 32, 2>::init(int, int, bool)' into 'xf::cv::Mat<8, 1080, 1920, 32, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Axi2AxiStream(ap_uint<64>*, hls::stream<ap_uint<64>, 0>&, ap_uint<19>&)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1029:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read(ap_uint<64>&)' into 'hls::stream<ap_uint<64>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1088:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Axi2Mat(ap_uint<64>*, hls::stream<ap_uint<8>, 2>&, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::stream()' into 'hls::stream<ap_uint<16>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 2>::stream()' into 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'hls::stream<ap_uint<8>, 5760>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 5760>::stream()' into 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<2>, 0>::stream()' into 'hls::stream<ap_uint<2>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<2>, 2>::stream()' into 'xf::cv::Mat<8, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<8, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<8, 1080, 1920, 1, 2>::Mat(int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::read(int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'PixelType<0>::name xFGaussianFixed3x3<0>(PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name)' into 'void xFAverageGaussian3x3<1, 0>(PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:75:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::write(int, ap_uint<8>)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void ProcessAverageGaussian3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:141:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void ProcessAverageGaussian3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:134:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void ProcessAverageGaussian3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:131:13)
INFO: [HLS 214-131] Inlining function 'void xFAverageGaussian3x3<1, 0>(PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*)' into 'void ProcessAverageGaussian3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:125:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:247:9)
INFO: [HLS 214-131] Inlining function 'PixelType<0>::name xFGaussianFixed3x3<0>(PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name, PixelType<0>::name)' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:242:31)
INFO: [HLS 214-131] Inlining function 'void ProcessAverageGaussian3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:232:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::write(ap_uint<16> const&)' into 'xf::cv::Mat<2, 1080, 1920, 1, 2>::write(int, ap_uint<16>)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'void xFSobelProcy<1, 0, 3, 3, 9>(PixelType<3>::name*, PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], ap_uint<8>)' into 'void ProcessSobelfunc<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, ap_uint<8>, int&, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:359:17)
INFO: [HLS 214-131] Inlining function 'void xFSobelProcx<1, 0, 3, 3, 9>(PixelType<3>::name*, PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], ap_uint<8>)' into 'void ProcessSobelfunc<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, ap_uint<8>, int&, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:358:17)
INFO: [HLS 214-131] Inlining function 'void ProcessSobelfunc<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, ap_uint<8>, int&, int&, int&)' into 'void xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:492:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::read(ap_uint<16>&)' into 'hls::stream<ap_uint<16>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::read()' into 'xf::cv::Mat<2, 1080, 1920, 1, 2>::read(int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::write(int, ap_uint<8>)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::read(int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<2>, 0>::write(ap_uint<2> const&)' into 'xf::cv::Mat<8, 1080, 1920, 1, 2>::write(int, ap_uint<2>)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'void xFNMS3x3<1, 3, 0, 12>(PixelType<12>::name*, PixelType<3>::name*, PixelType<3>::name*, PixelType<3>::name*, PixelType<0>::name*, unsigned char, unsigned char)' into 'void ProcessNms3x3canny<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, StreamType<5>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<3>::name*, PixelType<3>::name*, PixelType<3>::name*, PixelType<0>::name*, PixelType<12>::name*, StreamType<0>::name&, unsigned short, unsigned short, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, ap_uint<13>, ap_uint<13>, ap_uint<13>, unsigned char, unsigned char, int&, int&, int&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:232:9)
INFO: [HLS 214-131] Inlining function 'void ProcessNms3x3canny<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, StreamType<5>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<3>::name*, PixelType<3>::name*, PixelType<3>::name*, PixelType<0>::name*, PixelType<12>::name*, StreamType<0>::name&, unsigned short, unsigned short, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, ap_uint<13>, ap_uint<13>, ap_uint<13>, unsigned char, unsigned char, int&, int&, int&)' into 'void xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:386:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<2>, 0>::read(ap_uint<2>&)' into 'hls::stream<ap_uint<2>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<2>, 0>::read()' into 'xf::cv::Mat<8, 1080, 1920, 1, 2>::read(int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::Mat<8, 1080, 1920, 32, 2>::write(int, ap_uint<64>)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:195:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:196:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:197:48)
INFO: [HLS 214-131] Inlining function 'void xFAngle<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 5760>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, unsigned short, unsigned short)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:213:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:198:48)
INFO: [HLS 214-131] Inlining function 'void xf::cv::magnitude<0, 2, 2, 1080, 1920, 1, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:212:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:199:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:200:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:201:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:202:53)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<8, 1080, 1920, 1, 2>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:204:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::Mat(int, int)' into 'void xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:203:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1354:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1339:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<64>, 0>&, ap_uint<64>*, ap_uint<17>&)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1407:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::Mat2Axi(hls::stream<ap_uint<64>, 2>&, ap_uint<64>*, int, int, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443:42)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat(int, int)' into 'canny_accel' (../../src/canny_2/canny.cpp:47:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<8, 1080, 1920, 32, 2>::Mat(int, int)' into 'canny_accel' (../../src/canny_2/canny.cpp:48:49)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:70:5) in function 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:70:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'ComputeMaxLoop' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:147:5) in function 'xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:147:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:119:20) in function 'xf::cv::xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>' completely with a factor of 32 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:119:20)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:469:13) in function 'xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:469:13)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:91:13) in function 'xf::cv::xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:91:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_1' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:183:23) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:183:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_2' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:188:20) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:188:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_2' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:188:20) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:188:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_2' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:188:20) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:188:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_17' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:335:32) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:335:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_18' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:346:32) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:346:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_369_19' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:369:32) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 3 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:369:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_374_20' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:374:21) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 2 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:374:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_374_20' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:374:21) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 2 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:374:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_374_20' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:374:21) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 2 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:374:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_499_5' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:499:27) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 2 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:499:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_475_4' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:475:20) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:475:20)
INFO: [HLS 214-186] Unrolling loop 'Extract_pixels_loop' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:62:5) in function 'xf::cv::xfExtractPixels<1, 1, 0>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:62:5)
INFO: [HLS 214-186] Unrolling loop 'Extract_pixels_loop' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:62:5) in function 'xf::cv::xfExtractPixels<1, 5, 3>' completely with a factor of 1 (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:62:5)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Array2xfMat(ap_uint<64>*, xf::cv::Mat<0, 1080, 1920, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<64, 0, 1080, 1920, 1>(ap_uint<64>*, xf::cv::Mat<0, 1080, 1920, 1, 2>&, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:524:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::read(int)' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:162:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::write(int, ap_uint<8>)' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:162:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::read(int)' into 'void xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:408:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::write(int, ap_uint<16>)' into 'void xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:408:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::read(int)' into 'void xf::cv::xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::write(int, ap_uint<16>)' into 'void xf::cv::xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::read(int)' into 'void xf::cv::xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, int, unsigned short&, unsigned short&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:63:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::write(int, ap_uint<16>)' into 'void xf::cv::xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, int, unsigned short&, unsigned short&)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:63:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::read(int)' into 'void xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::write(int, ap_uint<8>)' into 'void xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 1080, 1920, 1, 2>::read(int)' into 'void xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:302:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 5760>::read(int)' into 'void xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:302:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<8, 1080, 1920, 1, 2>::write(int, ap_uint<2>)' into 'void xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, unsigned char, unsigned char, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:302:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<8, 1080, 1920, 32, 2>::write(int, ap_uint<64>)' into 'void xf::cv::xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>(xf::cv::Mat<8, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned short, unsigned short)' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:91:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::xfMat2Array(xf::cv::Mat<8, 1080, 1920, 32, 2>&, ap_uint<64>*, int)' into 'void xf::cv::xfMat2Array<64, 8, 1080, 1920, 32, 1>(xf::cv::Mat<8, 1080, 1920, 32, 2>&, ap_uint<64>*, int)' (../../Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:514:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'canny_accel' (../../src/canny_2/canny.cpp:24:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'canny_accel' (../../src/canny_2/canny.cpp:24:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'MMIterInLoop1'(../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9) has been inferred on port 'gmem1' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'MMIterOutLoop2'(../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402:9) has been inferred on port 'gmem2' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.1s' into 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<8>, 2>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.1s' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.1s' into 'void xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint.16s' into 'void xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint.16s' into 'void xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint.16s' into 'void xf::cv::xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, int, unsigned short&, unsigned short&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.1s' into 'void xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint.24s' into 'void xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, unsigned char, unsigned char, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint.24s' into 'void xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>(xf::cv::Mat<2, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 5760>&, xf::cv::Mat<8, 1080, 1920, 1, 2>&, unsigned char, unsigned char, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'void xf::cv::xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>(xf::cv::Mat<8, 1080, 1920, 1, 2>&, xf::cv::Mat<8, 1080, 1920, 32, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint.69s' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint.69s' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<64>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.29 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.88 seconds; current allocated memory: 112.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.271 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.0.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.52 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 143.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.1.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.51 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 163.696 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.g.1.bc to /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.1.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_448_1' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' automatically.
INFO: [XFORM 203-101] Partitioning array 'l00_buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:318) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l10_buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:318) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l20_buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:319) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'angle.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'angle_buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:337) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_ind.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf1.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf2.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf3.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf.V' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:425) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'ldata' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'canny_accel' (../../src/canny_2/canny.cpp:19)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Axi2Mat' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160:5), detected/extracted 6 process function(s): 
	 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Axi2Mat.entry15'
	 'xf::cv::MMIter<64, 0, 1080, 1920, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIter<64, 0, 1080, 1920, 1, 2>::addrbound'
	 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Axi2Mat_Block_.split37_proc'
	 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::AxiStream2MatStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:152:1), detected/extracted 9 process function(s): 
	 'xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21'
	 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>'
	 'xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>'
	 'xf::cv::xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>'
	 'xf::cv::xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc'
	 'xf::cv::xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>'
	 'xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>'
	 'xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>'
	 'xf::cv::xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::Mat2AxiStream' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1372:9), detected/extracted 3 process function(s): 
	 'xf::cv::MMIter<64, 8, 1080, 1920, 32, 2>::cols_npc_aligned31'
	 'xf::cv::MMIter<64, 8, 1080, 1920, 32, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::Mat2Axi' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443:5), detected/extracted 5 process function(s): 
	 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::Mat2Axi.entry35'
	 'xf::cv::MMIter<64, 8, 1080, 1920, 32, 2>::addrbound'
	 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::Mat2Axi_Block_.split24_proc'
	 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'canny_accel' (../../src/canny_2/canny.cpp:19), detected/extracted 4 process function(s): 
	 'Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40'
	 'xf::cv::Array2xfMat<64, 0, 1080, 1920, 1>'
	 'xf::cv::Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>'
	 'xf::cv::xfMat2Array<64, 8, 1080, 1920, 32, 1>'.
Command         transform done; 1.92 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) in function 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085:25) to (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092:13) in function 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1083:40) to (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104:17) in function 'xf::cv::MMIterIn<64, 0, 1080, 1920, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221:14) to (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:235:13) in function 'xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:365:17) in function 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38:22) to (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:125:5) in function 'xFFindmax3x3<3, 0, 12>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445:46) in function 'xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xFFindmax3x3<3, 0, 12>' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46:5)...3 expression(s) balanced.
Command         transform done; 1.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.08 seconds; current allocated memory: 205.868 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.2.bc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319:28) in function 'xf::cv::MMIterOut<64, 8, 1080, 1920, 32, 1, 2>::MatStream2AxiStream'.
WARNING: [HLS 200-960] Cannot flatten loop 'rowLoop' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:304:17) in function 'xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:165:17) in function 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:348:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[1]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:349:27)
INFO: [HLS 200-472] Inferring partial write operation for 'angle.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:350:23)
INFO: [HLS 200-472] Inferring partial write operation for 'angle.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217:34)
INFO: [HLS 200-472] Inferring partial write operation for 'angle.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214:34)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204:45)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:203:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[1]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:204:27)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:115:30)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (../../Vitis_Libraries/vision/L1/include/imgproc/xf_averagegaussianmask.hpp:113:30)
WARNING: [HLS 200-1449] Process Axi2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Mat2AxiStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process Array2xfMat<64, 0, 1080, 1920, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.81 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.82 seconds; current allocated memory: 562.627 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.07 sec.
Command     elaborate done; 23.91 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'canny_accel' ...
Execute       ap_set_top_model canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40' to 'Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry3' to 'Axi2Mat_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry15' to 'Axi2Mat_entry15'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'addrbound.1' to 'addrbound_1'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat_Block_.split37_proc' to 'Axi2Mat_Block_split37_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<64, 0, 1080, 1920, 1>' to 'Array2xfMat_64_0_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21' to 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21'.
WARNING: [SYN 201-103] Legalizing function name 'xfExtractPixels<1, 1, 0>' to 'xfExtractPixels_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>' to 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>' to 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>' to 'xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>' to 'xFDuplicate_rows_2_1080_1920_3_1_5_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc' to 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>' to 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>' to 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfExtractPixels<1, 5, 3>' to 'xfExtractPixels_1_5_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFFindmax3x3<3, 0, 12>' to 'xFFindmax3x3_3_0_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>' to 'xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>' to 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>' to 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>' to 'Canny_3_0_0_8_1080_1920_1_32_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi.entry35' to 'Mat2Axi_entry35'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi_Block_.split24_proc' to 'Mat2Axi_Block_split24_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<64, 8, 1080, 1920, 32, 1>' to 'xfMat2Array_64_8_1080_1920_32_1_s'.
Execute       get_model_list canny_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model canny_accel 
Execute       preproc_iomode -model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       preproc_iomode -model Mat2Axi 
Execute       preproc_iomode -model AxiStream2Axi 
Execute       preproc_iomode -model Mat2AxiStream 
Execute       preproc_iomode -model MatStream2AxiStream 
Execute       preproc_iomode -model last_blk_pxl_width 
Execute       preproc_iomode -model cols_npc_aligned31 
Execute       preproc_iomode -model Mat2Axi_Block_.split24_proc 
Execute       preproc_iomode -model addrbound 
Execute       preproc_iomode -model Mat2Axi.entry35 
Execute       preproc_iomode -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       preproc_iomode -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       preproc_iomode -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       preproc_iomode -model read 
Execute       preproc_iomode -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       preproc_iomode -model xFFindmax3x3<3, 0, 12> 
Execute       preproc_iomode -model xfExtractPixels<1, 5, 3> 
Execute       preproc_iomode -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       preproc_iomode -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       preproc_iomode -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       preproc_iomode -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       preproc_iomode -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       preproc_iomode -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       preproc_iomode -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       preproc_iomode -model xfExtractPixels<1, 1, 0> 
Execute       preproc_iomode -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       preproc_iomode -model Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       preproc_iomode -model Axi2Mat 
Execute       preproc_iomode -model AxiStream2MatStream 
Execute       preproc_iomode -model Axi2AxiStream 
Execute       preproc_iomode -model Axi2Mat_Block_.split37_proc 
Execute       preproc_iomode -model addrbound.1 
Execute       preproc_iomode -model last_blk_pxl_width.1 
Execute       preproc_iomode -model Axi2Mat.entry15 
Execute       preproc_iomode -model Axi2Mat.entry3 
Execute       preproc_iomode -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       get_model_list canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 Axi2Mat.entry3 Axi2Mat.entry15 last_blk_pxl_width.1 addrbound.1 Axi2Mat_Block_.split37_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 0, 1080, 1920, 1>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21} {xfExtractPixels<1, 1, 0>} {xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>} {xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>} {xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>} {xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc} {xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>} {xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>} {xfExtractPixels<1, 5, 3>} {xFFindmax3x3<3, 0, 12>} {xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>} read {xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>} {Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>} Mat2Axi.entry35 addrbound Mat2Axi_Block_.split24_proc cols_npc_aligned31 last_blk_pxl_width MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 8, 1080, 1920, 32, 1>} canny_accel
INFO-FLOW: Configuring Module : Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 ...
Execute       set_default_model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       apply_spec_resource_limit Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
INFO-FLOW: Configuring Module : Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       apply_spec_resource_limit Axi2Mat.entry3 
INFO-FLOW: Configuring Module : Axi2Mat.entry15 ...
Execute       set_default_model Axi2Mat.entry15 
Execute       apply_spec_resource_limit Axi2Mat.entry15 
INFO-FLOW: Configuring Module : last_blk_pxl_width.1 ...
Execute       set_default_model last_blk_pxl_width.1 
Execute       apply_spec_resource_limit last_blk_pxl_width.1 
INFO-FLOW: Configuring Module : addrbound.1 ...
Execute       set_default_model addrbound.1 
Execute       apply_spec_resource_limit addrbound.1 
INFO-FLOW: Configuring Module : Axi2Mat_Block_.split37_proc ...
Execute       set_default_model Axi2Mat_Block_.split37_proc 
Execute       apply_spec_resource_limit Axi2Mat_Block_.split37_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       apply_spec_resource_limit AxiStream2MatStream 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<64, 0, 1080, 1920, 1> ...
Execute       set_default_model Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       apply_spec_resource_limit Array2xfMat<64, 0, 1080, 1920, 1> 
INFO-FLOW: Configuring Module : xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 ...
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       apply_spec_resource_limit xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
INFO-FLOW: Configuring Module : xfExtractPixels<1, 1, 0> ...
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       apply_spec_resource_limit xfExtractPixels<1, 1, 0> 
INFO-FLOW: Configuring Module : xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> ...
Execute       set_default_model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       apply_spec_resource_limit xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
INFO-FLOW: Configuring Module : xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> ...
Execute       set_default_model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       apply_spec_resource_limit xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
INFO-FLOW: Configuring Module : xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> ...
Execute       set_default_model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       apply_spec_resource_limit xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
INFO-FLOW: Configuring Module : xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> ...
Execute       set_default_model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       apply_spec_resource_limit xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
INFO-FLOW: Configuring Module : xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc ...
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       apply_spec_resource_limit xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
INFO-FLOW: Configuring Module : xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> ...
Execute       set_default_model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       apply_spec_resource_limit xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
INFO-FLOW: Configuring Module : xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> ...
Execute       set_default_model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       apply_spec_resource_limit xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
INFO-FLOW: Configuring Module : xfExtractPixels<1, 5, 3> ...
Execute       set_default_model xfExtractPixels<1, 5, 3> 
Execute       apply_spec_resource_limit xfExtractPixels<1, 5, 3> 
INFO-FLOW: Configuring Module : xFFindmax3x3<3, 0, 12> ...
Execute       set_default_model xFFindmax3x3<3, 0, 12> 
Execute       apply_spec_resource_limit xFFindmax3x3<3, 0, 12> 
INFO-FLOW: Configuring Module : xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> ...
Execute       set_default_model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       apply_spec_resource_limit xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
INFO-FLOW: Configuring Module : read ...
Execute       set_default_model read 
Execute       apply_spec_resource_limit read 
INFO-FLOW: Configuring Module : xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> ...
Execute       set_default_model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       apply_spec_resource_limit xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
INFO-FLOW: Configuring Module : xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> ...
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       apply_spec_resource_limit xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
INFO-FLOW: Configuring Module : Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> ...
Execute       set_default_model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       apply_spec_resource_limit Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
INFO-FLOW: Configuring Module : Mat2Axi.entry35 ...
Execute       set_default_model Mat2Axi.entry35 
Execute       apply_spec_resource_limit Mat2Axi.entry35 
INFO-FLOW: Configuring Module : addrbound ...
Execute       set_default_model addrbound 
Execute       apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Mat2Axi_Block_.split24_proc ...
Execute       set_default_model Mat2Axi_Block_.split24_proc 
Execute       apply_spec_resource_limit Mat2Axi_Block_.split24_proc 
INFO-FLOW: Configuring Module : cols_npc_aligned31 ...
Execute       set_default_model cols_npc_aligned31 
Execute       apply_spec_resource_limit cols_npc_aligned31 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       apply_spec_resource_limit MatStream2AxiStream 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<64, 8, 1080, 1920, 32, 1> ...
Execute       set_default_model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       apply_spec_resource_limit xfMat2Array<64, 8, 1080, 1920, 32, 1> 
INFO-FLOW: Configuring Module : canny_accel ...
Execute       set_default_model canny_accel 
Execute       apply_spec_resource_limit canny_accel 
INFO-FLOW: Model list for preprocess: Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 Axi2Mat.entry3 Axi2Mat.entry15 last_blk_pxl_width.1 addrbound.1 Axi2Mat_Block_.split37_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 0, 1080, 1920, 1>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21} {xfExtractPixels<1, 1, 0>} {xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>} {xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>} {xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>} {xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc} {xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>} {xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>} {xfExtractPixels<1, 5, 3>} {xFFindmax3x3<3, 0, 12>} {xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>} read {xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>} {Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>} Mat2Axi.entry35 addrbound Mat2Axi_Block_.split24_proc cols_npc_aligned31 last_blk_pxl_width MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 8, 1080, 1920, 32, 1>} canny_accel
INFO-FLOW: Preprocessing Module: Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 ...
Execute       set_default_model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       cdfg_preprocess -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       rtl_gen_preprocess Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       cdfg_preprocess -model Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry15 ...
Execute       set_default_model Axi2Mat.entry15 
Execute       cdfg_preprocess -model Axi2Mat.entry15 
Execute       rtl_gen_preprocess Axi2Mat.entry15 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width.1 ...
Execute       set_default_model last_blk_pxl_width.1 
Execute       cdfg_preprocess -model last_blk_pxl_width.1 
Execute       rtl_gen_preprocess last_blk_pxl_width.1 
INFO-FLOW: Preprocessing Module: addrbound.1 ...
Execute       set_default_model addrbound.1 
Execute       cdfg_preprocess -model addrbound.1 
Execute       rtl_gen_preprocess addrbound.1 
INFO-FLOW: Preprocessing Module: Axi2Mat_Block_.split37_proc ...
Execute       set_default_model Axi2Mat_Block_.split37_proc 
Execute       cdfg_preprocess -model Axi2Mat_Block_.split37_proc 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split37_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       cdfg_preprocess -model Axi2AxiStream 
Execute       rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       cdfg_preprocess -model AxiStream2MatStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       cdfg_preprocess -model Axi2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<64, 0, 1080, 1920, 1> ...
Execute       set_default_model Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       cdfg_preprocess -model Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       rtl_gen_preprocess Array2xfMat<64, 0, 1080, 1920, 1> 
INFO-FLOW: Preprocessing Module: xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 ...
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       cdfg_preprocess -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       rtl_gen_preprocess xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
INFO-FLOW: Preprocessing Module: xfExtractPixels<1, 1, 0> ...
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       cdfg_preprocess -model xfExtractPixels<1, 1, 0> 
Execute       rtl_gen_preprocess xfExtractPixels<1, 1, 0> 
INFO-FLOW: Preprocessing Module: xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> ...
Execute       set_default_model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       cdfg_preprocess -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       rtl_gen_preprocess xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
INFO-FLOW: Preprocessing Module: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> ...
Execute       set_default_model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       cdfg_preprocess -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       rtl_gen_preprocess xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
INFO-FLOW: Preprocessing Module: xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> ...
Execute       set_default_model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       cdfg_preprocess -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       rtl_gen_preprocess xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
INFO-FLOW: Preprocessing Module: xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> ...
Execute       set_default_model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       cdfg_preprocess -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       rtl_gen_preprocess xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
INFO-FLOW: Preprocessing Module: xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc ...
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       cdfg_preprocess -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       rtl_gen_preprocess xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
INFO-FLOW: Preprocessing Module: xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> ...
Execute       set_default_model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       cdfg_preprocess -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       rtl_gen_preprocess xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
INFO-FLOW: Preprocessing Module: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> ...
Execute       set_default_model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       cdfg_preprocess -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       rtl_gen_preprocess xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
INFO-FLOW: Preprocessing Module: xfExtractPixels<1, 5, 3> ...
Execute       set_default_model xfExtractPixels<1, 5, 3> 
Execute       cdfg_preprocess -model xfExtractPixels<1, 5, 3> 
Execute       rtl_gen_preprocess xfExtractPixels<1, 5, 3> 
INFO-FLOW: Preprocessing Module: xFFindmax3x3<3, 0, 12> ...
Execute       set_default_model xFFindmax3x3<3, 0, 12> 
Execute       cdfg_preprocess -model xFFindmax3x3<3, 0, 12> 
Execute       rtl_gen_preprocess xFFindmax3x3<3, 0, 12> 
INFO-FLOW: Preprocessing Module: xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> ...
Execute       set_default_model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       cdfg_preprocess -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       rtl_gen_preprocess xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
INFO-FLOW: Preprocessing Module: read ...
Execute       set_default_model read 
Execute       cdfg_preprocess -model read 
Execute       rtl_gen_preprocess read 
WARNING: [SYN 201-103] Legalizing function name 'read' to 'read_r'.
INFO-FLOW: Preprocessing Module: xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> ...
Execute       set_default_model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       cdfg_preprocess -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       rtl_gen_preprocess xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
INFO-FLOW: Preprocessing Module: xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> ...
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       cdfg_preprocess -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       rtl_gen_preprocess xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
INFO-FLOW: Preprocessing Module: Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> ...
Execute       set_default_model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       cdfg_preprocess -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       rtl_gen_preprocess Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
INFO-FLOW: Preprocessing Module: Mat2Axi.entry35 ...
Execute       set_default_model Mat2Axi.entry35 
Execute       cdfg_preprocess -model Mat2Axi.entry35 
Execute       rtl_gen_preprocess Mat2Axi.entry35 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute       set_default_model addrbound 
Execute       cdfg_preprocess -model addrbound 
Execute       rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_.split24_proc ...
Execute       set_default_model Mat2Axi_Block_.split24_proc 
Execute       cdfg_preprocess -model Mat2Axi_Block_.split24_proc 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split24_proc 
INFO-FLOW: Preprocessing Module: cols_npc_aligned31 ...
Execute       set_default_model cols_npc_aligned31 
Execute       cdfg_preprocess -model cols_npc_aligned31 
Execute       rtl_gen_preprocess cols_npc_aligned31 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       cdfg_preprocess -model last_blk_pxl_width 
Execute       rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       cdfg_preprocess -model MatStream2AxiStream 
Execute       rtl_gen_preprocess MatStream2AxiStream 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       cdfg_preprocess -model Mat2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       cdfg_preprocess -model AxiStream2Axi 
Execute       rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       cdfg_preprocess -model Mat2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<64, 8, 1080, 1920, 32, 1> ...
Execute       set_default_model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       cdfg_preprocess -model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       rtl_gen_preprocess xfMat2Array<64, 8, 1080, 1920, 32, 1> 
INFO-FLOW: Preprocessing Module: canny_accel ...
Execute       set_default_model canny_accel 
Execute       cdfg_preprocess -model canny_accel 
Execute       rtl_gen_preprocess canny_accel 
INFO-FLOW: Model list for synthesis: Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 Axi2Mat.entry3 Axi2Mat.entry15 last_blk_pxl_width.1 addrbound.1 Axi2Mat_Block_.split37_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 0, 1080, 1920, 1>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21} {xfExtractPixels<1, 1, 0>} {xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>} {xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>} {xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>} {xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc} {xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>} {xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>} {xfExtractPixels<1, 5, 3>} {xFFindmax3x3<3, 0, 12>} {xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>} read {xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>} {Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>} Mat2Axi.entry35 addrbound Mat2Axi_Block_.split24_proc cols_npc_aligned31 last_blk_pxl_width MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 8, 1080, 1920, 32, 1>} canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       schedule -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 564.237 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40.
Execute       set_default_model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       bind -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 564.460 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry3 
Execute       schedule -model Axi2Mat.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 564.514 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry3.
Execute       set_default_model Axi2Mat.entry3 
Execute       bind -model Axi2Mat.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 564.599 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry15 
Execute       schedule -model Axi2Mat.entry15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 564.685 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry15.
Execute       set_default_model Axi2Mat.entry15 
Execute       bind -model Axi2Mat.entry15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 564.807 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width.1 
Execute       schedule -model last_blk_pxl_width.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 564.843 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.1.
Execute       set_default_model last_blk_pxl_width.1 
Execute       bind -model last_blk_pxl_width.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 564.888 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound.1 
Execute       schedule -model addrbound.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 565.020 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.1.
Execute       set_default_model addrbound.1 
Execute       bind -model addrbound.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 565.141 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.bind.adb -f 
INFO-FLOW: Finish binding addrbound.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_Block_split37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat_Block_.split37_proc 
Execute       schedule -model Axi2Mat_Block_.split37_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 565.173 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat_Block_.split37_proc.
Execute       set_default_model Axi2Mat_Block_.split37_proc 
Execute       bind -model Axi2Mat_Block_.split37_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 565.204 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat_Block_.split37_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream 
Execute       schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterInLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.321 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute       set_default_model Axi2AxiStream 
Execute       bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.545 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream 
Execute       schedule -model AxiStream2MatStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 566.021 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream.
Execute       set_default_model AxiStream2MatStream 
Execute       bind -model AxiStream2MatStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 566.658 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat 
Execute       schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO last_blk_width_c (from last_blk_pxl_width_1_U0 to AxiStream2MatStream_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 566.792 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute       set_default_model Axi2Mat 
Execute       bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 567.120 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_64_0_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       schedule -model Array2xfMat<64, 0, 1080, 1920, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 567.180 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<64, 0, 1080, 1920, 1>.
Execute       set_default_model Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       bind -model Array2xfMat<64, 0, 1080, 1920, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 567.324 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<64, 0, 1080, 1920, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       schedule -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 567.384 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.sched.adb -f 
INFO-FLOW: Finish scheduling xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21.
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       bind -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.510 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.bind.adb -f 
INFO-FLOW: Finish binding xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       schedule -model xfExtractPixels<1, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels<1, 1, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'xfExtractPixels<1, 1, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 567.608 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfExtractPixels<1, 1, 0>.
Execute       set_default_model xfExtractPixels<1, 1, 0> 
Execute       bind -model xfExtractPixels<1, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.639 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding xfExtractPixels<1, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       schedule -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 568.216 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>.
Execute       set_default_model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       bind -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 568.943 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.bind.adb -f 
INFO-FLOW: Finish binding xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       schedule -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_448_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_448_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_460_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_471_3'
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 569.685 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>.
Execute       set_default_model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       bind -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.600 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       schedule -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.663 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>.
Execute       set_default_model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       bind -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 570.835 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFDuplicate_rows_2_1080_1920_3_1_5_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       schedule -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 570.975 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>.
Execute       set_default_model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       bind -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.288 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.bind.adb -f 
INFO-FLOW: Finish binding xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       schedule -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 571.338 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.sched.adb -f 
INFO-FLOW: Finish scheduling xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc.
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       bind -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 571.420 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.bind.adb -f 
INFO-FLOW: Finish binding xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       schedule -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 571.551 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>.
Execute       set_default_model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       bind -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 571.809 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.bind.adb -f 
INFO-FLOW: Finish binding xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       schedule -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 572.039 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>.
Execute       set_default_model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       bind -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 572.355 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.bind.adb -f 
INFO-FLOW: Finish binding xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels_1_5_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfExtractPixels<1, 5, 3> 
Execute       schedule -model xfExtractPixels<1, 5, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels<1, 5, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'xfExtractPixels<1, 5, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 572.394 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfExtractPixels<1, 5, 3>.
Execute       set_default_model xfExtractPixels<1, 5, 3> 
Execute       bind -model xfExtractPixels<1, 5, 3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 572.428 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.bind.adb -f 
INFO-FLOW: Finish binding xfExtractPixels<1, 5, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindmax3x3_3_0_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFFindmax3x3<3, 0, 12> 
Execute       schedule -model xFFindmax3x3<3, 0, 12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFFindmax3x3<3, 0, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'xFFindmax3x3<3, 0, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 572.739 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFFindmax3x3<3, 0, 12>.
Execute       set_default_model xFFindmax3x3<3, 0, 12> 
Execute       bind -model xFFindmax3x3<3, 0, 12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.038 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.bind.adb -f 
INFO-FLOW: Finish binding xFFindmax3x3<3, 0, 12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       schedule -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bufColLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'bufColLoop'
INFO: [SCHED 204-61] Pipelining loop 'colLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'colLoop1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 573.640 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>.
Execute       set_default_model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       bind -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 574.476 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.bind.adb -f 
INFO-FLOW: Finish binding xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read 
Execute       schedule -model read 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'read'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.519 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.sched.adb -f 
INFO-FLOW: Finish scheduling read.
Execute       set_default_model read 
Execute       bind -model read 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 574.593 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.bind.adb -f 
INFO-FLOW: Finish binding read.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       schedule -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('val_V_write_ln414') of variable '__Result__' on local variable 'val.V' and 'load' operation ('val_V_load') on local variable 'val.V'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('val_V_write_ln414') of variable '__Result__' on local variable 'val.V' and 'load' operation ('val_V_load') on local variable 'val.V'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('val_V_write_ln414') of variable '__Result__' on local variable 'val.V' and 'load' operation ('val_V_load') on local variable 'val.V'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('val_V_write_ln414') of variable '__Result__' on local variable 'val.V' and 'load' operation ('val_V_load') on local variable 'val.V'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret12_i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:126->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) to 'read' and 'call' operation ('call_ret31_i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:126->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) to 'read'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('call_ret4_i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:126->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) to 'read' and 'call' operation ('call_ret31_i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:126->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) to 'read'.
WARNING: [HLS 200-880] The II Violation in module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' (loop 'colLoop'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('call_ret_i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:126->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) to 'read' and 'call' operation ('call_ret31_i', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:126->../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:152) to 'read'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 576.104 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>.
Execute       set_default_model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       bind -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 577.873 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.bind.adb -f 
INFO-FLOW: Finish binding xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       schedule -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 578.127 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.
Execute       set_default_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       bind -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 578.796 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_3_0_0_8_1080_1920_1_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       schedule -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 578.893 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>.
Execute       set_default_model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       bind -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 579.030 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.bind.adb -f 
INFO-FLOW: Finish binding Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_entry35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi.entry35 
Execute       schedule -model Mat2Axi.entry35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 579.084 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.entry35.
Execute       set_default_model Mat2Axi.entry35 
Execute       bind -model Mat2Axi.entry35 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 579.200 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.entry35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound 
Execute       schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln997) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 579.291 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute       set_default_model addrbound 
Execute       bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.383 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_split24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi_Block_.split24_proc 
Execute       schedule -model Mat2Axi_Block_.split24_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 579.415 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_.split24_proc.
Execute       set_default_model Mat2Axi_Block_.split24_proc 
Execute       bind -model Mat2Axi_Block_.split24_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 579.493 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_.split24_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cols_npc_aligned31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cols_npc_aligned31 
Execute       schedule -model cols_npc_aligned31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.589 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.sched.adb -f 
INFO-FLOW: Finish scheduling cols_npc_aligned31.
Execute       set_default_model cols_npc_aligned31 
Execute       bind -model cols_npc_aligned31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.723 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.bind.adb -f 
INFO-FLOW: Finish binding cols_npc_aligned31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width 
Execute       schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 579.792 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute       set_default_model last_blk_pxl_width 
Execute       bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.899 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream 
Execute       schedule -model MatStream2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 580.143 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream.
Execute       set_default_model MatStream2AxiStream 
Execute       bind -model MatStream2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 580.495 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AxiStream 
Execute       schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 580.609 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute       set_default_model Mat2AxiStream 
Execute       bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 580.790 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi 
Execute       schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.909 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute       set_default_model AxiStream2Axi 
Execute       bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.126 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi 
Execute       schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.222 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute       set_default_model Mat2Axi 
Execute       bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 581.441 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_64_8_1080_1920_32_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       schedule -model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 581.493 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<64, 8, 1080, 1920, 32, 1>.
Execute       set_default_model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       bind -model xfMat2Array<64, 8, 1080, 1920, 32, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 581.643 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<64, 8, 1080, 1920, 32, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model canny_accel 
Execute       schedule -model canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 581.824 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling canny_accel.
Execute       set_default_model canny_accel 
Execute       bind -model canny_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 582.255 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.bind.adb -f 
INFO-FLOW: Finish binding canny_accel.
Execute       get_model_list canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry15 
Execute       rtl_gen_preprocess last_blk_pxl_width.1 
Execute       rtl_gen_preprocess addrbound.1 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split37_proc 
Execute       rtl_gen_preprocess Axi2AxiStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
Execute       rtl_gen_preprocess Axi2Mat 
Execute       rtl_gen_preprocess Array2xfMat<64, 0, 1080, 1920, 1> 
Execute       rtl_gen_preprocess xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 
Execute       rtl_gen_preprocess xfExtractPixels<1, 1, 0> 
Execute       rtl_gen_preprocess xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> 
Execute       rtl_gen_preprocess xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> 
Execute       rtl_gen_preprocess xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> 
Execute       rtl_gen_preprocess xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> 
Execute       rtl_gen_preprocess xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc 
Execute       rtl_gen_preprocess xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> 
Execute       rtl_gen_preprocess xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> 
Execute       rtl_gen_preprocess xfExtractPixels<1, 5, 3> 
Execute       rtl_gen_preprocess xFFindmax3x3<3, 0, 12> 
Execute       rtl_gen_preprocess xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> 
Execute       rtl_gen_preprocess read 
Execute       rtl_gen_preprocess xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> 
Execute       rtl_gen_preprocess xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> 
Execute       rtl_gen_preprocess Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> 
Execute       rtl_gen_preprocess Mat2Axi.entry35 
Execute       rtl_gen_preprocess addrbound 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split24_proc 
Execute       rtl_gen_preprocess cols_npc_aligned31 
Execute       rtl_gen_preprocess last_blk_pxl_width 
Execute       rtl_gen_preprocess MatStream2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
Execute       rtl_gen_preprocess AxiStream2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
Execute       rtl_gen_preprocess xfMat2Array<64, 8, 1080, 1920, 32, 1> 
Execute       rtl_gen_preprocess canny_accel 
INFO-FLOW: Model list for RTL generation: Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 Axi2Mat.entry3 Axi2Mat.entry15 last_blk_pxl_width.1 addrbound.1 Axi2Mat_Block_.split37_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 0, 1080, 1920, 1>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21} {xfExtractPixels<1, 1, 0>} {xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>} {xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>} {xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>} {xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc} {xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>} {xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>} {xfExtractPixels<1, 5, 3>} {xFFindmax3x3<3, 0, 12>} {xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>} read {xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>} {Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>} Mat2Axi.entry35 addrbound Mat2Axi_Block_.split24_proc cols_npc_aligned31 last_blk_pxl_width MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 8, 1080, 1920, 32, 1>} canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 582.636 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40 
Execute       gen_rtl Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40 
Execute       syn_report -csynth -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.adb 
Execute       gen_tb_info Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry3 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 583.393 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Axi2Mat_entry3 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Axi2Mat_entry3 
Execute       syn_report -csynth -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry3 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.adb 
Execute       gen_tb_info Axi2Mat.entry3 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry15 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 583.880 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry15 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Axi2Mat_entry15 
Execute       gen_rtl Axi2Mat.entry15 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Axi2Mat_entry15 
Execute       syn_report -csynth -model Axi2Mat.entry15 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_entry15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry15 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_entry15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry15 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry15 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.adb 
Execute       gen_tb_info Axi2Mat.entry15 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width.1 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 584.376 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_last_blk_pxl_width_1 
Execute       gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_last_blk_pxl_width_1 
Execute       syn_report -csynth -model last_blk_pxl_width.1 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/last_blk_pxl_width_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width.1 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/last_blk_pxl_width_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width.1 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width.1 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.adb 
Execute       gen_tb_info last_blk_pxl_width.1 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound.1 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 584.808 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound.1 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_addrbound_1 
Execute       gen_rtl addrbound.1 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_addrbound_1 
Execute       syn_report -csynth -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/addrbound_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/addrbound_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound.1 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.adb 
Execute       gen_tb_info addrbound.1 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_Block_split37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat_Block_.split37_proc -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_Block_split37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 585.330 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat_Block_.split37_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Axi2Mat_Block_split37_proc 
Execute       gen_rtl Axi2Mat_Block_.split37_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Axi2Mat_Block_split37_proc 
Execute       syn_report -csynth -model Axi2Mat_Block_.split37_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_Block_split37_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat_Block_.split37_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_Block_split37_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat_Block_.split37_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat_Block_.split37_proc -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.adb 
Execute       gen_tb_info Axi2Mat_Block_.split37_proc -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2AxiStream -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 586.009 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Axi2AxiStream 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Axi2AxiStream 
Execute       syn_report -csynth -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2AxiStream -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.adb 
Execute       gen_tb_info Axi2AxiStream -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2MatStream -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 587.644 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_AxiStream2MatStream 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_AxiStream2MatStream 
Execute       syn_report -csynth -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/AxiStream2MatStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/AxiStream2MatStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model AxiStream2MatStream -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.adb 
Execute       gen_tb_info AxiStream2MatStream -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 591.090 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Axi2Mat 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Axi2Mat 
Execute       syn_report -csynth -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Axi2Mat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Axi2Mat -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.adb 
Execute       gen_tb_info Axi2Mat -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_64_0_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Array2xfMat<64, 0, 1080, 1920, 1> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_64_0_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 592.405 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<64, 0, 1080, 1920, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Array2xfMat_64_0_1080_1920_1_s 
Execute       gen_rtl Array2xfMat<64, 0, 1080, 1920, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Array2xfMat_64_0_1080_1920_1_s 
Execute       syn_report -csynth -model Array2xfMat<64, 0, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Array2xfMat_64_0_1080_1920_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Array2xfMat<64, 0, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Array2xfMat_64_0_1080_1920_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Array2xfMat<64, 0, 1080, 1920, 1> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model Array2xfMat<64, 0, 1080, 1920, 1> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.adb 
Execute       gen_tb_info Array2xfMat<64, 0, 1080, 1920, 1> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 593.026 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21 
Execute       gen_rtl xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21 
Execute       syn_report -csynth -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.adb 
Execute       gen_tb_info xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfExtractPixels<1, 1, 0> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels_1_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 593.575 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfExtractPixels<1, 1, 0> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xfExtractPixels_1_1_0_s 
Execute       gen_rtl xfExtractPixels<1, 1, 0> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xfExtractPixels_1_1_0_s 
Execute       syn_report -csynth -model xfExtractPixels<1, 1, 0> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xfExtractPixels_1_1_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfExtractPixels<1, 1, 0> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xfExtractPixels_1_1_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfExtractPixels<1, 1, 0> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfExtractPixels<1, 1, 0> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.adb 
Execute       gen_tb_info xfExtractPixels<1, 1, 0> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 594.950 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s 
Execute       gen_rtl xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s 
Execute       syn_report -csynth -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.adb 
Execute       gen_tb_info xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 599.282 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s 
Execute       gen_rtl xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s 
Execute       syn_report -csynth -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.adb 
Execute       gen_tb_info xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 603.005 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s 
Execute       gen_rtl xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s 
Execute       syn_report -csynth -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.adb 
Execute       gen_tb_info xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFDuplicate_rows_2_1080_1920_3_1_5_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFDuplicate_rows_2_1080_1920_3_1_5_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 603.768 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s 
Execute       gen_rtl xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s 
Execute       syn_report -csynth -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.adb 
Execute       gen_tb_info xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 604.768 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc 
Execute       gen_rtl xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc 
Execute       syn_report -csynth -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.adb 
Execute       gen_tb_info xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 605.460 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s 
Execute       gen_rtl xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s 
Execute       syn_report -csynth -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.adb 
Execute       gen_tb_info xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 606.763 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s 
Execute       gen_rtl xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s 
Execute       syn_report -csynth -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.adb 
Execute       gen_tb_info xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels_1_5_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfExtractPixels<1, 5, 3> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels_1_5_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 607.926 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfExtractPixels<1, 5, 3> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xfExtractPixels_1_5_3_s 
Execute       gen_rtl xfExtractPixels<1, 5, 3> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xfExtractPixels_1_5_3_s 
Execute       syn_report -csynth -model xfExtractPixels<1, 5, 3> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xfExtractPixels_1_5_3_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfExtractPixels<1, 5, 3> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xfExtractPixels_1_5_3_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfExtractPixels<1, 5, 3> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfExtractPixels<1, 5, 3> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.adb 
Execute       gen_tb_info xfExtractPixels<1, 5, 3> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindmax3x3_3_0_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFFindmax3x3<3, 0, 12> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindmax3x3_3_0_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 608.723 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFFindmax3x3<3, 0, 12> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFFindmax3x3_3_0_12_s 
Execute       gen_rtl xFFindmax3x3<3, 0, 12> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFFindmax3x3_3_0_12_s 
Execute       syn_report -csynth -model xFFindmax3x3<3, 0, 12> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFFindmax3x3_3_0_12_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFFindmax3x3<3, 0, 12> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFFindmax3x3_3_0_12_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFFindmax3x3<3, 0, 12> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model xFFindmax3x3<3, 0, 12> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.adb 
Execute       gen_tb_info xFFindmax3x3<3, 0, 12> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 611.469 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s 
Execute       gen_rtl xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s 
Execute       syn_report -csynth -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.adb 
Execute       gen_tb_info xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 614.645 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl read -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_read_r 
Execute       gen_rtl read -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_read_r 
Execute       syn_report -csynth -model read -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/read_r_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/read_r_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.adb 
Execute       gen_tb_info read -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 618.766 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s 
Execute       gen_rtl xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s 
Execute       syn_report -csynth -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc_U0' to 'start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 627.543 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s 
Execute       gen_rtl xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s 
Execute       syn_report -csynth -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       db_write -model xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.adb 
Execute       gen_tb_info xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_3_0_0_8_1080_1920_1_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_3_0_0_8_1080_1920_1_32_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 629.166 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Canny_3_0_0_8_1080_1920_1_32_false_s 
Execute       gen_rtl Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Canny_3_0_0_8_1080_1920_1_32_false_s 
Execute       syn_report -csynth -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Canny_3_0_0_8_1080_1920_1_32_false_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Canny_3_0_0_8_1080_1920_1_32_false_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -model Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.adb 
Execute       gen_tb_info Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_entry35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi.entry35 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_entry35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 629.829 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi.entry35 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Mat2Axi_entry35 
Execute       gen_rtl Mat2Axi.entry35 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Mat2Axi_entry35 
Execute       syn_report -csynth -model Mat2Axi.entry35 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2Axi_entry35_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi.entry35 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2Axi_entry35_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi.entry35 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi.entry35 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.adb 
Execute       gen_tb_info Mat2Axi.entry35 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_22s_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 630.504 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_addrbound 
Execute       gen_rtl addrbound -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_addrbound 
Execute       syn_report -csynth -model addrbound -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/addrbound_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/addrbound_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.adb 
Execute       gen_tb_info addrbound -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_split24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi_Block_.split24_proc -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_split24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 631.068 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi_Block_.split24_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Mat2Axi_Block_split24_proc 
Execute       gen_rtl Mat2Axi_Block_.split24_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Mat2Axi_Block_split24_proc 
Execute       syn_report -csynth -model Mat2Axi_Block_.split24_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2Axi_Block_split24_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi_Block_.split24_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2Axi_Block_split24_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi_Block_.split24_proc -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi_Block_.split24_proc -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.adb 
Execute       gen_tb_info Mat2Axi_Block_.split24_proc -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cols_npc_aligned31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cols_npc_aligned31 -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cols_npc_aligned31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 631.567 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl cols_npc_aligned31 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_cols_npc_aligned31 
Execute       gen_rtl cols_npc_aligned31 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_cols_npc_aligned31 
Execute       syn_report -csynth -model cols_npc_aligned31 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/cols_npc_aligned31_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cols_npc_aligned31 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/cols_npc_aligned31_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cols_npc_aligned31 -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cols_npc_aligned31 -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.adb 
Execute       gen_tb_info cols_npc_aligned31 -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 632.237 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_last_blk_pxl_width 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_last_blk_pxl_width 
Execute       syn_report -csynth -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/last_blk_pxl_width_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/last_blk_pxl_width_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.adb 
Execute       gen_tb_info last_blk_pxl_width -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MatStream2AxiStream -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_7ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 633.257 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_MatStream2AxiStream 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_MatStream2AxiStream 
Execute       syn_report -csynth -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/MatStream2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/MatStream2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MatStream2AxiStream -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.adb 
Execute       gen_tb_info MatStream2AxiStream -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AxiStream -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w11_d2_S' is changed to 'fifo_w11_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 634.970 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Mat2AxiStream 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Mat2AxiStream 
Execute       syn_report -csynth -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2AxiStream -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.adb 
Execute       gen_tb_info Mat2AxiStream -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2Axi -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 635.949 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_AxiStream2Axi 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_AxiStream2Axi 
Execute       syn_report -csynth -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/AxiStream2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/AxiStream2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AxiStream2Axi -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.adb 
Execute       gen_tb_info AxiStream2Axi -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w11_d2_S' is changed to 'fifo_w11_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 637.479 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_Mat2Axi 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_Mat2Axi 
Execute       syn_report -csynth -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/Mat2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.adb 
Execute       gen_tb_info Mat2Axi -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_64_8_1080_1920_32_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfMat2Array<64, 8, 1080, 1920, 32, 1> -top_prefix canny_accel_ -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_64_8_1080_1920_32_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 638.720 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2Array<64, 8, 1080, 1920, 32, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel_xfMat2Array_64_8_1080_1920_32_1_s 
Execute       gen_rtl xfMat2Array<64, 8, 1080, 1920, 32, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel_xfMat2Array_64_8_1080_1920_32_1_s 
Execute       syn_report -csynth -model xfMat2Array<64, 8, 1080, 1920, 32, 1> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xfMat2Array_64_8_1080_1920_32_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfMat2Array<64, 8, 1080, 1920, 32, 1> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/xfMat2Array_64_8_1080_1920_32_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfMat2Array<64, 8, 1080, 1920, 32, 1> -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfMat2Array<64, 8, 1080, 1920, 32, 1> -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.adb 
Execute       gen_tb_info xfMat2Array<64, 8, 1080, 1920, 32, 1> -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model canny_accel -top_prefix  -sub_prefix canny_accel_ -mg_file /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'rows', 'cols', 'low_threshold', 'high_threshold' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w11_d4_S' is changed to 'fifo_w11_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'canny_accel'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 640.827 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl canny_accel -istop -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/vhdl/canny_accel 
Execute       gen_rtl canny_accel -istop -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/verilog/canny_accel 
Execute       syn_report -csynth -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/canny_accel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/canny_accel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.61 sec.
Execute       db_write -model canny_accel -f -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.adb 
Execute       gen_tb_info canny_accel -p /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel 
Execute       export_constraint_db -f -tool general -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.constraint.tcl 
Execute       syn_report -designview -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.design.xml 
Command       syn_report done; 0.91 sec.
Execute       syn_report -csynthDesign -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model canny_accel -o /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks canny_accel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain canny_accel 
INFO-FLOW: Model list for RTL component generation: Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit11_proc40 Axi2Mat.entry3 Axi2Mat.entry15 last_blk_pxl_width.1 addrbound.1 Axi2Mat_Block_.split37_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 0, 1080, 1920, 1>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21} {xfExtractPixels<1, 1, 0>} {xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>} {xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false>} {xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>} {xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc} {xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>} {xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>} {xfExtractPixels<1, 5, 3>} {xFFindmax3x3<3, 0, 12>} {xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>} read {xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>} {xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>} {Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>} Mat2Axi.entry35 addrbound Mat2Axi_Block_.split24_proc cols_npc_aligned31 last_blk_pxl_width MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 8, 1080, 1920, 32, 1>} canny_accel
INFO-FLOW: Handling components in module [Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry3] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry15] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width_1] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound_1] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.compgen.tcl 
INFO-FLOW: Found component canny_accel_mul_22s_22s_22_1_1.
INFO-FLOW: Append model canny_accel_mul_22s_22s_22_1_1
INFO-FLOW: Handling components in module [Axi2Mat_Block_split37_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO-FLOW: Found component canny_accel_mul_32s_32s_32_2_1.
INFO-FLOW: Append model canny_accel_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component canny_accel_fifo_w64_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w64_d2_S
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S
INFO-FLOW: Found component canny_accel_fifo_w64_d4_S.
INFO-FLOW: Append model canny_accel_fifo_w64_d4_S
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S
INFO-FLOW: Found component canny_accel_fifo_w4_d6_S.
INFO-FLOW: Append model canny_accel_fifo_w4_d6_S
INFO-FLOW: Found component canny_accel_fifo_w19_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w19_d2_S
INFO-FLOW: Found component canny_accel_fifo_w32_d4_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d4_S
INFO-FLOW: Found component canny_accel_fifo_w32_d4_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d4_S
INFO-FLOW: Found component canny_accel_fifo_w19_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w19_d2_S
INFO-FLOW: Found component canny_accel_fifo_w64_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w64_d2_S
INFO-FLOW: Found component canny_accel_start_for_Axi2Mat_entry15_U0.
INFO-FLOW: Append model canny_accel_start_for_Axi2Mat_entry15_U0
INFO-FLOW: Found component canny_accel_start_for_addrbound_1_U0.
INFO-FLOW: Append model canny_accel_start_for_addrbound_1_U0
INFO-FLOW: Found component canny_accel_start_for_AxiStream2MatStream_U0.
INFO-FLOW: Append model canny_accel_start_for_AxiStream2MatStream_U0
INFO-FLOW: Handling components in module [Array2xfMat_64_0_1080_1920_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.compgen.tcl 
INFO-FLOW: Handling components in module [xfExtractPixels_1_1_0_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.compgen.tcl 
INFO-FLOW: Found component canny_accel_mux_32_8_1_1.
INFO-FLOW: Append model canny_accel_mux_32_8_1_1
INFO-FLOW: Found component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0.
INFO-FLOW: Append model canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0
INFO-FLOW: Handling components in module [xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.compgen.tcl 
INFO-FLOW: Found component canny_accel_mux_32_13_1_1.
INFO-FLOW: Append model canny_accel_mux_32_13_1_1
INFO-FLOW: Handling components in module [xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFDuplicate_rows_2_1080_1920_3_1_5_1920_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.compgen.tcl 
INFO-FLOW: Found component canny_accel_mul_17s_15ns_32_2_1.
INFO-FLOW: Append model canny_accel_mul_17s_15ns_32_2_1
INFO-FLOW: Handling components in module [xfExtractPixels_1_5_3_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFFindmax3x3_3_0_12_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.compgen.tcl 
INFO-FLOW: Found component canny_accel_mux_32_16_1_1.
INFO-FLOW: Append model canny_accel_mux_32_16_1_1
INFO-FLOW: Found component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_angle_V_0.
INFO-FLOW: Append model canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_angle_V_0
INFO-FLOW: Found component canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_buf_V_0.
INFO-FLOW: Append model canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_buf_V_0
INFO-FLOW: Handling components in module [read_r] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.compgen.tcl 
INFO-FLOW: Handling components in module [xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.compgen.tcl 
INFO-FLOW: Found component canny_accel_fifo_w8_d6_S.
INFO-FLOW: Append model canny_accel_fifo_w8_d6_S
INFO-FLOW: Found component canny_accel_fifo_w8_d6_S.
INFO-FLOW: Append model canny_accel_fifo_w8_d6_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w8_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w8_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d3_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d3_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d3_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d3_S
INFO-FLOW: Found component canny_accel_fifo_w11_d4_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d4_S
INFO-FLOW: Found component canny_accel_fifo_w11_d4_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d4_S
INFO-FLOW: Found component canny_accel_fifo_w16_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w16_d2_S
INFO-FLOW: Found component canny_accel_fifo_w8_d5760_A.
INFO-FLOW: Append model canny_accel_fifo_w8_d5760_A
INFO-FLOW: Found component canny_accel_fifo_w2_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w2_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S
INFO-FLOW: Found component canny_accel_start_for_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_U0.
INFO-FLOW: Append model canny_accel_start_for_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_U0
INFO-FLOW: Found component canny_accel_start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb.
INFO-FLOW: Append model canny_accel_start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb
INFO-FLOW: Found component canny_accel_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_U0.
INFO-FLOW: Append model canny_accel_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_U0
INFO-FLOW: Found component canny_accel_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0.
INFO-FLOW: Append model canny_accel_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0
INFO-FLOW: Found component canny_accel_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0.
INFO-FLOW: Append model canny_accel_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0
INFO-FLOW: Found component canny_accel_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_U0.
INFO-FLOW: Append model canny_accel_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_U0
INFO-FLOW: Found component canny_accel_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_U0.
INFO-FLOW: Append model canny_accel_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_U0
INFO-FLOW: Found component canny_accel_start_for_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_U0.
INFO-FLOW: Append model canny_accel_start_for_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_U0
INFO-FLOW: Handling components in module [Canny_3_0_0_8_1080_1920_1_32_false_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi_entry35] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Found component canny_accel_mul_mul_22s_11ns_22_4_1.
INFO-FLOW: Append model canny_accel_mul_mul_22s_11ns_22_4_1
INFO-FLOW: Handling components in module [Mat2Axi_Block_split24_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.compgen.tcl 
INFO-FLOW: Handling components in module [cols_npc_aligned31] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO-FLOW: Found component canny_accel_mul_32ns_7ns_39_2_1.
INFO-FLOW: Append model canny_accel_mul_32ns_7ns_39_2_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S_x.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S_x
INFO-FLOW: Found component canny_accel_fifo_w32_d3_S.
INFO-FLOW: Append model canny_accel_fifo_w32_d3_S
INFO-FLOW: Found component canny_accel_fifo_w7_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w7_d2_S
INFO-FLOW: Found component canny_accel_fifo_w7_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w7_d2_S
INFO-FLOW: Found component canny_accel_fifo_w7_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w7_d2_S
INFO-FLOW: Found component canny_accel_start_for_last_blk_pxl_width_U0.
INFO-FLOW: Append model canny_accel_start_for_last_blk_pxl_width_U0
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component canny_accel_fifo_w64_d4_S_x.
INFO-FLOW: Append model canny_accel_fifo_w64_d4_S_x
INFO-FLOW: Found component canny_accel_fifo_w22_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w22_d2_S
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w11_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w11_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w17_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w17_d2_S
INFO-FLOW: Found component canny_accel_fifo_w17_d2_S.
INFO-FLOW: Append model canny_accel_fifo_w17_d2_S
INFO-FLOW: Found component canny_accel_fifo_w64_d2_S_x.
INFO-FLOW: Append model canny_accel_fifo_w64_d2_S_x
INFO-FLOW: Found component canny_accel_start_for_addrbound_U0.
INFO-FLOW: Append model canny_accel_start_for_addrbound_U0
INFO-FLOW: Found component canny_accel_start_for_Mat2AxiStream_U0.
INFO-FLOW: Append model canny_accel_start_for_Mat2AxiStream_U0
INFO-FLOW: Handling components in module [xfMat2Array_64_8_1080_1920_32_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [canny_accel] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.tcl 
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w32_d4_S_x.
INFO-FLOW: Append model canny_accel_fifo_w32_d4_S_x
INFO-FLOW: Found component canny_accel_fifo_w11_d4_S_x.
INFO-FLOW: Append model canny_accel_fifo_w11_d4_S_x
INFO-FLOW: Found component canny_accel_fifo_w64_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w64_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w64_d4_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w64_d4_S_x0
INFO-FLOW: Found component canny_accel_fifo_w32_d3_S_x.
INFO-FLOW: Append model canny_accel_fifo_w32_d3_S_x
INFO-FLOW: Found component canny_accel_fifo_w32_d3_S_x.
INFO-FLOW: Append model canny_accel_fifo_w32_d3_S_x
INFO-FLOW: Found component canny_accel_fifo_w8_d2_S_x.
INFO-FLOW: Append model canny_accel_fifo_w8_d2_S_x
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w32_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: Found component canny_accel_fifo_w64_d2_S_x0.
INFO-FLOW: Append model canny_accel_fifo_w64_d2_S_x0
INFO-FLOW: Found component canny_accel_start_for_Canny_3_0_0_8_1080_1920_1_32_false_U0.
INFO-FLOW: Append model canny_accel_start_for_Canny_3_0_0_8_1080_1920_1_32_false_U0
INFO-FLOW: Found component canny_accel_start_for_xfMat2Array_64_8_1080_1920_32_1_U0.
INFO-FLOW: Append model canny_accel_start_for_xfMat2Array_64_8_1080_1920_32_1_U0
INFO-FLOW: Found component canny_accel_control_s_axi.
INFO-FLOW: Append model canny_accel_control_s_axi
INFO-FLOW: Found component canny_accel_gmem1_m_axi.
INFO-FLOW: Append model canny_accel_gmem1_m_axi
INFO-FLOW: Found component canny_accel_gmem2_m_axi.
INFO-FLOW: Append model canny_accel_gmem2_m_axi
INFO-FLOW: Append model Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40
INFO-FLOW: Append model Axi2Mat_entry3
INFO-FLOW: Append model Axi2Mat_entry15
INFO-FLOW: Append model last_blk_pxl_width_1
INFO-FLOW: Append model addrbound_1
INFO-FLOW: Append model Axi2Mat_Block_split37_proc
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model AxiStream2MatStream
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_64_0_1080_1920_1_s
INFO-FLOW: Append model xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21
INFO-FLOW: Append model xfExtractPixels_1_1_0_s
INFO-FLOW: Append model xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s
INFO-FLOW: Append model xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s
INFO-FLOW: Append model xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s
INFO-FLOW: Append model xFDuplicate_rows_2_1080_1920_3_1_5_1920_s
INFO-FLOW: Append model xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc
INFO-FLOW: Append model xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s
INFO-FLOW: Append model xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s
INFO-FLOW: Append model xfExtractPixels_1_5_3_s
INFO-FLOW: Append model xFFindmax3x3_3_0_12_s
INFO-FLOW: Append model xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s
INFO-FLOW: Append model read_r
INFO-FLOW: Append model xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s
INFO-FLOW: Append model xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s
INFO-FLOW: Append model Canny_3_0_0_8_1080_1920_1_32_false_s
INFO-FLOW: Append model Mat2Axi_entry35
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Mat2Axi_Block_split24_proc
INFO-FLOW: Append model cols_npc_aligned31
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model MatStream2AxiStream
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_64_8_1080_1920_32_1_s
INFO-FLOW: Append model canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: canny_accel_mul_22s_22s_22_1_1 canny_accel_mul_32s_32s_32_2_1 canny_accel_fifo_w64_d2_S canny_accel_fifo_w32_d2_S canny_accel_fifo_w32_d2_S canny_accel_fifo_w64_d4_S canny_accel_fifo_w32_d2_S canny_accel_fifo_w32_d2_S canny_accel_fifo_w4_d6_S canny_accel_fifo_w19_d2_S canny_accel_fifo_w32_d4_S canny_accel_fifo_w32_d4_S canny_accel_fifo_w19_d2_S canny_accel_fifo_w64_d2_S canny_accel_start_for_Axi2Mat_entry15_U0 canny_accel_start_for_addrbound_1_U0 canny_accel_start_for_AxiStream2MatStream_U0 canny_accel_mux_32_8_1_1 canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0 canny_accel_mux_32_13_1_1 canny_accel_mul_17s_15ns_32_2_1 canny_accel_mux_32_16_1_1 canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_angle_V_0 canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_buf_V_0 canny_accel_fifo_w8_d6_S canny_accel_fifo_w8_d6_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w8_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d3_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d3_S canny_accel_fifo_w11_d4_S canny_accel_fifo_w11_d4_S canny_accel_fifo_w16_d2_S canny_accel_fifo_w8_d5760_A canny_accel_fifo_w2_d2_S canny_accel_fifo_w11_d2_S canny_accel_fifo_w11_d2_S canny_accel_start_for_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_U0 canny_accel_start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb canny_accel_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_U0 canny_accel_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0 canny_accel_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0 canny_accel_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_U0 canny_accel_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_U0 canny_accel_start_for_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_U0 canny_accel_mul_mul_22s_11ns_22_4_1 canny_accel_mul_32ns_7ns_39_2_1 canny_accel_fifo_w11_d2_S_x canny_accel_fifo_w32_d3_S canny_accel_fifo_w7_d2_S canny_accel_fifo_w7_d2_S canny_accel_fifo_w7_d2_S canny_accel_start_for_last_blk_pxl_width_U0 canny_accel_fifo_w64_d4_S_x canny_accel_fifo_w22_d2_S canny_accel_fifo_w32_d2_S_x canny_accel_fifo_w11_d2_S_x0 canny_accel_fifo_w11_d2_S_x0 canny_accel_fifo_w17_d2_S canny_accel_fifo_w17_d2_S canny_accel_fifo_w64_d2_S_x canny_accel_start_for_addrbound_U0 canny_accel_start_for_Mat2AxiStream_U0 canny_accel_fifo_w32_d2_S_x0 canny_accel_fifo_w32_d2_S_x0 canny_accel_fifo_w32_d4_S_x canny_accel_fifo_w11_d4_S_x canny_accel_fifo_w64_d2_S_x0 canny_accel_fifo_w64_d4_S_x0 canny_accel_fifo_w32_d3_S_x canny_accel_fifo_w32_d3_S_x canny_accel_fifo_w8_d2_S_x canny_accel_fifo_w32_d2_S_x0 canny_accel_fifo_w32_d2_S_x0 canny_accel_fifo_w64_d2_S_x0 canny_accel_start_for_Canny_3_0_0_8_1080_1920_1_32_false_U0 canny_accel_start_for_xfMat2Array_64_8_1080_1920_32_1_U0 canny_accel_control_s_axi canny_accel_gmem1_m_axi canny_accel_gmem2_m_axi Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40 Axi2Mat_entry3 Axi2Mat_entry15 last_blk_pxl_width_1 addrbound_1 Axi2Mat_Block_split37_proc Axi2AxiStream AxiStream2MatStream Axi2Mat Array2xfMat_64_0_1080_1920_1_s xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21 xfExtractPixels_1_1_0_s xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s xFDuplicate_rows_2_1080_1920_3_1_5_1920_s xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s xfExtractPixels_1_5_3_s xFFindmax3x3_3_0_12_s xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s read_r xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s Canny_3_0_0_8_1080_1920_1_32_false_s Mat2Axi_entry35 addrbound Mat2Axi_Block_split24_proc cols_npc_aligned31 last_blk_pxl_width MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi xfMat2Array_64_8_1080_1920_32_1_s canny_accel
INFO-FLOW: To file: write model canny_accel_mul_22s_22s_22_1_1
INFO-FLOW: To file: write model canny_accel_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model canny_accel_fifo_w64_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w64_d4_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w4_d6_S
INFO-FLOW: To file: write model canny_accel_fifo_w19_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model canny_accel_fifo_w19_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w64_d2_S
INFO-FLOW: To file: write model canny_accel_start_for_Axi2Mat_entry15_U0
INFO-FLOW: To file: write model canny_accel_start_for_addrbound_1_U0
INFO-FLOW: To file: write model canny_accel_start_for_AxiStream2MatStream_U0
INFO-FLOW: To file: write model canny_accel_mux_32_8_1_1
INFO-FLOW: To file: write model canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0
INFO-FLOW: To file: write model canny_accel_mux_32_13_1_1
INFO-FLOW: To file: write model canny_accel_mul_17s_15ns_32_2_1
INFO-FLOW: To file: write model canny_accel_mux_32_16_1_1
INFO-FLOW: To file: write model canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_angle_V_0
INFO-FLOW: To file: write model canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_buf_V_0
INFO-FLOW: To file: write model canny_accel_fifo_w8_d6_S
INFO-FLOW: To file: write model canny_accel_fifo_w8_d6_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d3_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d3_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d4_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d4_S
INFO-FLOW: To file: write model canny_accel_fifo_w16_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w8_d5760_A
INFO-FLOW: To file: write model canny_accel_fifo_w2_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S
INFO-FLOW: To file: write model canny_accel_start_for_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_U0
INFO-FLOW: To file: write model canny_accel_start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb
INFO-FLOW: To file: write model canny_accel_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_U0
INFO-FLOW: To file: write model canny_accel_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0
INFO-FLOW: To file: write model canny_accel_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0
INFO-FLOW: To file: write model canny_accel_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_U0
INFO-FLOW: To file: write model canny_accel_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_U0
INFO-FLOW: To file: write model canny_accel_start_for_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_U0
INFO-FLOW: To file: write model canny_accel_mul_mul_22s_11ns_22_4_1
INFO-FLOW: To file: write model canny_accel_mul_32ns_7ns_39_2_1
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model canny_accel_fifo_w7_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w7_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w7_d2_S
INFO-FLOW: To file: write model canny_accel_start_for_last_blk_pxl_width_U0
INFO-FLOW: To file: write model canny_accel_fifo_w64_d4_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w22_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w11_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w17_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w17_d2_S
INFO-FLOW: To file: write model canny_accel_fifo_w64_d2_S_x
INFO-FLOW: To file: write model canny_accel_start_for_addrbound_U0
INFO-FLOW: To file: write model canny_accel_start_for_Mat2AxiStream_U0
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w32_d4_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w11_d4_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w64_d4_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w32_d3_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w32_d3_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w8_d2_S_x
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model canny_accel_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model canny_accel_start_for_Canny_3_0_0_8_1080_1920_1_32_false_U0
INFO-FLOW: To file: write model canny_accel_start_for_xfMat2Array_64_8_1080_1920_32_1_U0
INFO-FLOW: To file: write model canny_accel_control_s_axi
INFO-FLOW: To file: write model canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model canny_accel_gmem2_m_axi
INFO-FLOW: To file: write model Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40
INFO-FLOW: To file: write model Axi2Mat_entry3
INFO-FLOW: To file: write model Axi2Mat_entry15
INFO-FLOW: To file: write model last_blk_pxl_width_1
INFO-FLOW: To file: write model addrbound_1
INFO-FLOW: To file: write model Axi2Mat_Block_split37_proc
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model AxiStream2MatStream
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_64_0_1080_1920_1_s
INFO-FLOW: To file: write model xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21
INFO-FLOW: To file: write model xfExtractPixels_1_1_0_s
INFO-FLOW: To file: write model xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s
INFO-FLOW: To file: write model xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s
INFO-FLOW: To file: write model xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s
INFO-FLOW: To file: write model xFDuplicate_rows_2_1080_1920_3_1_5_1920_s
INFO-FLOW: To file: write model xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc
INFO-FLOW: To file: write model xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s
INFO-FLOW: To file: write model xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s
INFO-FLOW: To file: write model xfExtractPixels_1_5_3_s
INFO-FLOW: To file: write model xFFindmax3x3_3_0_12_s
INFO-FLOW: To file: write model xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s
INFO-FLOW: To file: write model read_r
INFO-FLOW: To file: write model xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s
INFO-FLOW: To file: write model xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s
INFO-FLOW: To file: write model Canny_3_0_0_8_1080_1920_1_32_false_s
INFO-FLOW: To file: write model Mat2Axi_entry35
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Mat2Axi_Block_split24_proc
INFO-FLOW: To file: write model cols_npc_aligned31
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model MatStream2AxiStream
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_64_8_1080_1920_32_1_s
INFO-FLOW: To file: write model canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): canny_accel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'canny_accel_mul_22s_22s_22_1_1_Multiplier_0'
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'canny_accel_mul_32s_32s_32_2_1_Multiplier_1'
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c1_U(canny_accel_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c2_U(canny_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c3_U(canny_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c_U(canny_accel_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(canny_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(canny_accel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_c_U(canny_accel_fifo_w4_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(canny_accel_fifo_w19_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c15_U(canny_accel_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c16_U(canny_accel_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(canny_accel_fifo_w19_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(canny_accel_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Axi2Mat_entry15_U0_U(canny_accel_start_for_Axi2Mat_entry15_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_1_U0_U(canny_accel_start_for_addrbound_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2MatStream_U0_U(canny_accel_start_for_AxiStream2MatStream_U0)' using Shift Registers.
Command       ap_source done; 0.39 sec.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s_buf_V_0_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'canny_accel_mul_17s_15ns_32_2_1_Multiplier_2'
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_angle_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s_buf_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_lowthreshold_c_U(canny_accel_fifo_w8_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_highthreshold_c_U(canny_accel_fifo_w8_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c19_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c20_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gaussian_mat_data_U(canny_accel_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c21_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c22_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gradx_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'grady_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c23_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c24_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gradx1_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gradx2_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'grady1_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'grady2_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c25_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c26_U(canny_accel_fifo_w11_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c27_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c28_U(canny_accel_fifo_w11_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imgwidth_c_U(canny_accel_fifo_w11_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(canny_accel_fifo_w11_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'magnitude_mat_data_U(canny_accel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'phase_mat_data_U(canny_accel_fifo_w8_d5760_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'nms_mat_data_U(canny_accel_fifo_w2_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c29_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c30_U(canny_accel_fifo_w11_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_U0_U(canny_accel_start_for_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb_U(canny_accel_start_for_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Blbkb)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_U0_U(canny_accel_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_U(canny_accel_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_U(canny_accel_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_U0_U(canny_accel_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_U0_U(canny_accel_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_U0_U(canny_accel_start_for_xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_U0)' using Shift Registers.
Command       ap_source done; 0.91 sec.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'canny_accel_mul_32ns_7ns_39_2_1_Multiplier_3'
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_i_U(canny_accel_fifo_w11_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_i_U(canny_accel_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_U(canny_accel_fifo_w7_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(canny_accel_fifo_w7_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c11_i_U(canny_accel_fifo_w7_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_last_blk_pxl_width_U0_U(canny_accel_start_for_last_blk_pxl_width_U0)' using Shift Registers.
Command       ap_source done; 0.17 sec.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(canny_accel_fifo_w64_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(canny_accel_fifo_w22_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c11_U(canny_accel_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(canny_accel_fifo_w11_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c12_U(canny_accel_fifo_w11_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(canny_accel_fifo_w17_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(canny_accel_fifo_w17_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(canny_accel_fifo_w64_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_U0_U(canny_accel_start_for_addrbound_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AxiStream_U0_U(canny_accel_start_for_Mat2AxiStream_U0)' using Shift Registers.
Command       ap_source done; 0.31 sec.
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(canny_accel_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(canny_accel_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_mat_rows_c_U(canny_accel_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_mat_cols_c_U(canny_accel_fifo_w11_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_c_U(canny_accel_fifo_w64_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(canny_accel_fifo_w64_d4_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(canny_accel_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'high_threshold_c_U(canny_accel_fifo_w32_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(canny_accel_fifo_w8_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c20_U(canny_accel_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c21_U(canny_accel_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_mat_data_U(canny_accel_fifo_w64_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Canny_3_0_0_8_1080_1920_1_32_false_U0_U(canny_accel_start_for_Canny_3_0_0_8_1080_1920_1_32_false_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_64_8_1080_1920_32_1_U0_U(canny_accel_start_for_xfMat2Array_64_8_1080_1920_32_1_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.54 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=canny_accel xml_exists=0
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.constraint.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=132 #gSsdmPorts=0
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.dataonly.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.dataonly.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit11_proc40.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry3.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_entry15.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound_1.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat_Block_split37_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2MatStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Array2xfMat_64_0_1080_1920_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_entry21.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_1_0_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFDuplicate_rows_2_1080_1920_3_1_5_1920_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit15_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfExtractPixels_1_5_3_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFFindmax3x3_3_0_12_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/read_r.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFPackNMS_8_8_1080_1920_12_12_1_32_0_20_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Canny_3_0_0_8_1080_1920_1_32_false_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_entry35.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi_Block_split24_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/cols_npc_aligned31.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/MatStream2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/xfMat2Array_64_8_1080_1920_32_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.constraint.tcl 
Execute       sc_get_clocks canny_accel 
Execute       source /home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.36 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.71 seconds; current allocated memory: 652.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for canny_accel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/soc/Documents/canny-approximate-compute_git/IP/vitis_hls_projects/canny2.vhlsprj/canny_accel/solution1/.autopilot/db/canny_accel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model canny_accel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 24.27 sec.
Command   csynth_design done; 48.19 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 45.95 seconds. CPU system time: 3.17 seconds. Elapsed time: 48.19 seconds; current allocated memory: 656.599 MB.
Command ap_source done; 50.35 sec.
Execute cleanup_all 
