// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [7:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [7:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_629_p2;
wire   [0:0] icmp_ln252_fu_644_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_1928;
reg    weight_V_V_TDATA_blk_n;
reg   [6:0] i_0_reg_473;
reg    ap_predicate_op156_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] i_fu_635_p2;
wire   [1:0] inElem_V_1_fu_849_p66;
wire   [1:0] inputBuf_0_V_fu_983_p1;
wire   [5:0] trunc_ln321_fu_987_p1;
wire   [1:0] tmp_V_1_fu_1314_p1;
reg  signed [1:0] tmp_V_1_reg_1918;
wire   [0:0] icmp_ln271_fu_1318_p2;
reg   [0:0] icmp_ln271_reg_1923;
wire   [0:0] icmp_ln289_fu_1330_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [1:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_484;
reg   [1:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_484;
reg   [8:0] accu_V_0_0_0_fu_186;
wire   [8:0] add_ln700_fu_1390_p2;
reg   [31:0] sf_1_fu_190;
wire   [31:0] sf_fu_1324_p2;
reg   [1:0] inputBuf_63_V_fu_194;
reg   [1:0] inputBuf_63_V_1_fu_198;
reg   [1:0] inputBuf_63_V_2_fu_202;
reg   [1:0] inputBuf_63_V_3_fu_206;
reg   [1:0] inputBuf_63_V_4_fu_210;
reg   [1:0] inputBuf_63_V_5_fu_214;
reg   [1:0] inputBuf_63_V_6_fu_218;
reg   [1:0] inputBuf_63_V_7_fu_222;
reg   [1:0] inputBuf_63_V_8_fu_226;
reg   [1:0] inputBuf_63_V_9_fu_230;
reg   [1:0] inputBuf_63_V_10_fu_234;
reg   [1:0] inputBuf_63_V_11_fu_238;
reg   [1:0] inputBuf_63_V_12_fu_242;
reg   [1:0] inputBuf_63_V_13_fu_246;
reg   [1:0] inputBuf_63_V_14_fu_250;
reg   [1:0] inputBuf_63_V_15_fu_254;
reg   [1:0] inputBuf_63_V_16_fu_258;
reg   [1:0] inputBuf_63_V_17_fu_262;
reg   [1:0] inputBuf_63_V_18_fu_266;
reg   [1:0] inputBuf_63_V_19_fu_270;
reg   [1:0] inputBuf_63_V_20_fu_274;
reg   [1:0] inputBuf_63_V_21_fu_278;
reg   [1:0] inputBuf_63_V_22_fu_282;
reg   [1:0] inputBuf_63_V_23_fu_286;
reg   [1:0] inputBuf_63_V_24_fu_290;
reg   [1:0] inputBuf_63_V_25_fu_294;
reg   [1:0] inputBuf_63_V_26_fu_298;
reg   [1:0] inputBuf_63_V_27_fu_302;
reg   [1:0] inputBuf_63_V_28_fu_306;
reg   [1:0] inputBuf_63_V_29_fu_310;
reg   [1:0] inputBuf_63_V_30_fu_314;
reg   [1:0] inputBuf_63_V_31_fu_318;
reg   [1:0] inputBuf_63_V_32_fu_322;
reg   [1:0] inputBuf_63_V_33_fu_326;
reg   [1:0] inputBuf_63_V_34_fu_330;
reg   [1:0] inputBuf_63_V_35_fu_334;
reg   [1:0] inputBuf_63_V_36_fu_338;
reg   [1:0] inputBuf_63_V_37_fu_342;
reg   [1:0] inputBuf_63_V_38_fu_346;
reg   [1:0] inputBuf_63_V_39_fu_350;
reg   [1:0] inputBuf_63_V_40_fu_354;
reg   [1:0] inputBuf_63_V_41_fu_358;
reg   [1:0] inputBuf_63_V_42_fu_362;
reg   [1:0] inputBuf_63_V_43_fu_366;
reg   [1:0] inputBuf_63_V_44_fu_370;
reg   [1:0] inputBuf_63_V_45_fu_374;
reg   [1:0] inputBuf_63_V_46_fu_378;
reg   [1:0] inputBuf_63_V_47_fu_382;
reg   [1:0] inputBuf_63_V_48_fu_386;
reg   [1:0] inputBuf_63_V_49_fu_390;
reg   [1:0] inputBuf_63_V_50_fu_394;
reg   [1:0] inputBuf_63_V_51_fu_398;
reg   [1:0] inputBuf_63_V_52_fu_402;
reg   [1:0] inputBuf_63_V_53_fu_406;
reg   [1:0] inputBuf_63_V_54_fu_410;
reg   [1:0] inputBuf_63_V_55_fu_414;
reg   [1:0] inputBuf_63_V_56_fu_418;
reg   [1:0] inputBuf_63_V_57_fu_422;
reg   [1:0] inputBuf_63_V_58_fu_426;
reg   [1:0] inputBuf_63_V_59_fu_430;
reg   [1:0] inputBuf_63_V_60_fu_434;
reg   [1:0] inputBuf_63_V_61_fu_438;
reg   [1:0] inputBuf_63_V_62_fu_442;
reg   [1:0] inputBuf_63_V_63_fu_446;
reg   [31:0] nf_assign_fu_450;
wire   [31:0] nf_1_fu_1350_p3;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] inElem_V_1_fu_849_p65;
wire   [31:0] nf_fu_1344_p2;
wire   [1:0] ret_V_fu_1380_p0;
wire  signed [3:0] ret_V_fu_1380_p2;
wire   [8:0] select_ln271_fu_1366_p3;
wire  signed [8:0] sext_ln700_fu_1386_p1;
wire   [7:0] tmp_1_fu_1401_p4;
wire   [0:0] outElem_m_val_V_fu_1411_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [3:0] ret_V_fu_1380_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_3_StreamingFCLayer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 2 ),
    .din10_WIDTH( 2 ),
    .din11_WIDTH( 2 ),
    .din12_WIDTH( 2 ),
    .din13_WIDTH( 2 ),
    .din14_WIDTH( 2 ),
    .din15_WIDTH( 2 ),
    .din16_WIDTH( 2 ),
    .din17_WIDTH( 2 ),
    .din18_WIDTH( 2 ),
    .din19_WIDTH( 2 ),
    .din20_WIDTH( 2 ),
    .din21_WIDTH( 2 ),
    .din22_WIDTH( 2 ),
    .din23_WIDTH( 2 ),
    .din24_WIDTH( 2 ),
    .din25_WIDTH( 2 ),
    .din26_WIDTH( 2 ),
    .din27_WIDTH( 2 ),
    .din28_WIDTH( 2 ),
    .din29_WIDTH( 2 ),
    .din30_WIDTH( 2 ),
    .din31_WIDTH( 2 ),
    .din32_WIDTH( 2 ),
    .din33_WIDTH( 2 ),
    .din34_WIDTH( 2 ),
    .din35_WIDTH( 2 ),
    .din36_WIDTH( 2 ),
    .din37_WIDTH( 2 ),
    .din38_WIDTH( 2 ),
    .din39_WIDTH( 2 ),
    .din40_WIDTH( 2 ),
    .din41_WIDTH( 2 ),
    .din42_WIDTH( 2 ),
    .din43_WIDTH( 2 ),
    .din44_WIDTH( 2 ),
    .din45_WIDTH( 2 ),
    .din46_WIDTH( 2 ),
    .din47_WIDTH( 2 ),
    .din48_WIDTH( 2 ),
    .din49_WIDTH( 2 ),
    .din50_WIDTH( 2 ),
    .din51_WIDTH( 2 ),
    .din52_WIDTH( 2 ),
    .din53_WIDTH( 2 ),
    .din54_WIDTH( 2 ),
    .din55_WIDTH( 2 ),
    .din56_WIDTH( 2 ),
    .din57_WIDTH( 2 ),
    .din58_WIDTH( 2 ),
    .din59_WIDTH( 2 ),
    .din60_WIDTH( 2 ),
    .din61_WIDTH( 2 ),
    .din62_WIDTH( 2 ),
    .din63_WIDTH( 2 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 2 ))
StreamingFCLayer_bkb_U1(
    .din0(inputBuf_63_V_fu_194),
    .din1(inputBuf_63_V_1_fu_198),
    .din2(inputBuf_63_V_2_fu_202),
    .din3(inputBuf_63_V_3_fu_206),
    .din4(inputBuf_63_V_4_fu_210),
    .din5(inputBuf_63_V_5_fu_214),
    .din6(inputBuf_63_V_6_fu_218),
    .din7(inputBuf_63_V_7_fu_222),
    .din8(inputBuf_63_V_8_fu_226),
    .din9(inputBuf_63_V_9_fu_230),
    .din10(inputBuf_63_V_10_fu_234),
    .din11(inputBuf_63_V_11_fu_238),
    .din12(inputBuf_63_V_12_fu_242),
    .din13(inputBuf_63_V_13_fu_246),
    .din14(inputBuf_63_V_14_fu_250),
    .din15(inputBuf_63_V_15_fu_254),
    .din16(inputBuf_63_V_16_fu_258),
    .din17(inputBuf_63_V_17_fu_262),
    .din18(inputBuf_63_V_18_fu_266),
    .din19(inputBuf_63_V_19_fu_270),
    .din20(inputBuf_63_V_20_fu_274),
    .din21(inputBuf_63_V_21_fu_278),
    .din22(inputBuf_63_V_22_fu_282),
    .din23(inputBuf_63_V_23_fu_286),
    .din24(inputBuf_63_V_24_fu_290),
    .din25(inputBuf_63_V_25_fu_294),
    .din26(inputBuf_63_V_26_fu_298),
    .din27(inputBuf_63_V_27_fu_302),
    .din28(inputBuf_63_V_28_fu_306),
    .din29(inputBuf_63_V_29_fu_310),
    .din30(inputBuf_63_V_30_fu_314),
    .din31(inputBuf_63_V_31_fu_318),
    .din32(inputBuf_63_V_32_fu_322),
    .din33(inputBuf_63_V_33_fu_326),
    .din34(inputBuf_63_V_34_fu_330),
    .din35(inputBuf_63_V_35_fu_334),
    .din36(inputBuf_63_V_36_fu_338),
    .din37(inputBuf_63_V_37_fu_342),
    .din38(inputBuf_63_V_38_fu_346),
    .din39(inputBuf_63_V_39_fu_350),
    .din40(inputBuf_63_V_40_fu_354),
    .din41(inputBuf_63_V_41_fu_358),
    .din42(inputBuf_63_V_42_fu_362),
    .din43(inputBuf_63_V_43_fu_366),
    .din44(inputBuf_63_V_44_fu_370),
    .din45(inputBuf_63_V_45_fu_374),
    .din46(inputBuf_63_V_46_fu_378),
    .din47(inputBuf_63_V_47_fu_382),
    .din48(inputBuf_63_V_48_fu_386),
    .din49(inputBuf_63_V_49_fu_390),
    .din50(inputBuf_63_V_50_fu_394),
    .din51(inputBuf_63_V_51_fu_398),
    .din52(inputBuf_63_V_52_fu_402),
    .din53(inputBuf_63_V_53_fu_406),
    .din54(inputBuf_63_V_54_fu_410),
    .din55(inputBuf_63_V_55_fu_414),
    .din56(inputBuf_63_V_56_fu_418),
    .din57(inputBuf_63_V_57_fu_422),
    .din58(inputBuf_63_V_58_fu_426),
    .din59(inputBuf_63_V_59_fu_430),
    .din60(inputBuf_63_V_60_fu_434),
    .din61(inputBuf_63_V_61_fu_438),
    .din62(inputBuf_63_V_62_fu_442),
    .din63(inputBuf_63_V_63_fu_446),
    .din64(inElem_V_1_fu_849_p65),
    .dout(inElem_V_1_fu_849_p66)
);

StreamingFCLayer_Batch_3_StreamingFCLayer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
StreamingFCLayer_cud_U2(
    .din0(ret_V_fu_1380_p0),
    .din1(tmp_V_1_reg_1918),
    .dout(ret_V_fu_1380_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd0) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_484 <= inElem_V_1_fu_849_p66;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd20)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd23)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd24)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd25)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd27)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd28)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd29)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd30)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd31)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd32)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd33)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd34)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd35)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd36)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd37)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd38)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd39)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd40)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd41)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd42)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd43)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd44)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd45)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd46)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd47)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd48)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd49)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd50)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd51)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd52)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd53)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd54)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd55)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd56)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd57)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd58)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd59)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd60)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd61)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd62)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd63)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_484 <= inputBuf_0_V_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_484 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_484;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_473 <= i_fu_635_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_473 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1330_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_assign_fu_450 <= nf_1_fu_1350_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_450 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1330_p2 == 1'd0) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_190 <= sf_fu_1324_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1330_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_190 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_0_fu_186 <= add_ln700_fu_1390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_629_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_1923 <= icmp_ln271_fu_1318_p2;
        icmp_ln289_reg_1928 <= icmp_ln289_fu_1330_p2;
        tmp_V_1_reg_1918 <= tmp_V_1_fu_1314_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd10))) begin
        inputBuf_63_V_10_fu_234 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd11))) begin
        inputBuf_63_V_11_fu_238 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd12))) begin
        inputBuf_63_V_12_fu_242 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd13))) begin
        inputBuf_63_V_13_fu_246 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd14))) begin
        inputBuf_63_V_14_fu_250 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd15))) begin
        inputBuf_63_V_15_fu_254 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd16))) begin
        inputBuf_63_V_16_fu_258 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd17))) begin
        inputBuf_63_V_17_fu_262 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd18))) begin
        inputBuf_63_V_18_fu_266 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd19))) begin
        inputBuf_63_V_19_fu_270 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd1))) begin
        inputBuf_63_V_1_fu_198 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd20))) begin
        inputBuf_63_V_20_fu_274 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd21))) begin
        inputBuf_63_V_21_fu_278 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd22))) begin
        inputBuf_63_V_22_fu_282 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd23))) begin
        inputBuf_63_V_23_fu_286 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd24))) begin
        inputBuf_63_V_24_fu_290 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd25))) begin
        inputBuf_63_V_25_fu_294 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd26))) begin
        inputBuf_63_V_26_fu_298 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd27))) begin
        inputBuf_63_V_27_fu_302 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd28))) begin
        inputBuf_63_V_28_fu_306 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd29))) begin
        inputBuf_63_V_29_fu_310 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd2))) begin
        inputBuf_63_V_2_fu_202 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd30))) begin
        inputBuf_63_V_30_fu_314 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd31))) begin
        inputBuf_63_V_31_fu_318 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd32))) begin
        inputBuf_63_V_32_fu_322 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd33))) begin
        inputBuf_63_V_33_fu_326 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd34))) begin
        inputBuf_63_V_34_fu_330 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd35))) begin
        inputBuf_63_V_35_fu_334 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd36))) begin
        inputBuf_63_V_36_fu_338 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd37))) begin
        inputBuf_63_V_37_fu_342 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd38))) begin
        inputBuf_63_V_38_fu_346 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd39))) begin
        inputBuf_63_V_39_fu_350 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd3))) begin
        inputBuf_63_V_3_fu_206 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd40))) begin
        inputBuf_63_V_40_fu_354 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd41))) begin
        inputBuf_63_V_41_fu_358 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd42))) begin
        inputBuf_63_V_42_fu_362 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd43))) begin
        inputBuf_63_V_43_fu_366 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd44))) begin
        inputBuf_63_V_44_fu_370 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd45))) begin
        inputBuf_63_V_45_fu_374 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd46))) begin
        inputBuf_63_V_46_fu_378 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd47))) begin
        inputBuf_63_V_47_fu_382 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd48))) begin
        inputBuf_63_V_48_fu_386 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd49))) begin
        inputBuf_63_V_49_fu_390 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd4))) begin
        inputBuf_63_V_4_fu_210 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd50))) begin
        inputBuf_63_V_50_fu_394 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd51))) begin
        inputBuf_63_V_51_fu_398 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd52))) begin
        inputBuf_63_V_52_fu_402 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd53))) begin
        inputBuf_63_V_53_fu_406 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd54))) begin
        inputBuf_63_V_54_fu_410 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd55))) begin
        inputBuf_63_V_55_fu_414 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd56))) begin
        inputBuf_63_V_56_fu_418 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd57))) begin
        inputBuf_63_V_57_fu_422 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd58))) begin
        inputBuf_63_V_58_fu_426 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd59))) begin
        inputBuf_63_V_59_fu_430 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd5))) begin
        inputBuf_63_V_5_fu_214 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd60))) begin
        inputBuf_63_V_60_fu_434 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd61))) begin
        inputBuf_63_V_61_fu_438 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd62))) begin
        inputBuf_63_V_62_fu_442 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd63))) begin
        inputBuf_63_V_63_fu_446 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd6))) begin
        inputBuf_63_V_6_fu_218 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd7))) begin
        inputBuf_63_V_7_fu_222 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd8))) begin
        inputBuf_63_V_8_fu_226 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd9))) begin
        inputBuf_63_V_9_fu_230 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_987_p1 == 6'd0))) begin
        inputBuf_63_V_fu_194 <= inputBuf_0_V_fu_983_p1;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_629_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op156_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_1928 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_1928 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_629_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_629_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_629_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_629_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_fu_1390_p2 = ($signed(select_ln271_fu_1366_p3) + $signed(sext_ln700_fu_1386_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op156_read_state2 == 1'b1)) | ((icmp_ln248_fu_629_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op156_read_state2 == 1'b1)) | ((icmp_ln248_fu_629_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op156_read_state2 == 1'b1)) | ((icmp_ln248_fu_629_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op156_read_state2 == 1'b1)) | ((icmp_ln248_fu_629_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_1928 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_484 = 'bx;

always @ (*) begin
    ap_predicate_op156_read_state2 = ((icmp_ln252_fu_644_p2 == 1'd1) & (icmp_ln248_fu_629_p2 == 1'd0));
end

assign i_fu_635_p2 = (i_0_reg_473 + 7'd1);

assign icmp_ln248_fu_629_p2 = ((i_0_reg_473 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_644_p2 = ((nf_assign_fu_450 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1318_p2 = ((sf_1_fu_190 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1330_p2 = ((sf_fu_1324_p2 == 32'd64) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_849_p65 = sf_1_fu_190[5:0];

assign inputBuf_0_V_fu_983_p1 = in_V_V_TDATA[1:0];

assign nf_1_fu_1350_p3 = ((icmp_ln252_fu_644_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1344_p2);

assign nf_fu_1344_p2 = (nf_assign_fu_450 + 32'd1);

assign outElem_m_val_V_fu_1411_p2 = (($signed(tmp_1_fu_1401_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign out_V_V_TDATA = outElem_m_val_V_fu_1411_p2;

assign ret_V_fu_1380_p0 = ret_V_fu_1380_p00;

assign ret_V_fu_1380_p00 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_484;

assign select_ln271_fu_1366_p3 = ((icmp_ln271_reg_1923[0:0] === 1'b1) ? 9'd0 : accu_V_0_0_0_fu_186);

assign sext_ln700_fu_1386_p1 = ret_V_fu_1380_p2;

assign sf_fu_1324_p2 = (32'd1 + sf_1_fu_190);

assign tmp_1_fu_1401_p4 = {{add_ln700_fu_1390_p2[8:1]}};

assign tmp_V_1_fu_1314_p1 = weight_V_V_TDATA[1:0];

assign trunc_ln321_fu_987_p1 = sf_1_fu_190[5:0];

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activa
