core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'hffffff80
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h0000000000000000
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000000
core__mem_reg_mem_size 2'b00
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h00000000
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000000
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0000000000000000
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b000
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b000
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0000
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'h0000000000000000
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b00
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b0110
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b00
coverage14 64'h0000000000000000
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hfffff000
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b0
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'h0000000000000000
tlMasterXbar__monitor_1__watchdog_1 32'h00000000
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h0000000000000000
core__mem_br_taken 1'b0
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h3fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h1f
tlMasterXbar__monitor__watchdog 32'h00000000
core__div__count 7'h7f
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'hffffffff
dcache__counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b0
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b0
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h1ffffffffffffffff
coverage16 64'h0000000000000000
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h3fffffffe
core__coreMonitorBundle_rd0val_REG 64'h0000000000000000
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b0
dcache__s2_release_data_valid 1'b0
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b00
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b0
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b0
core__wb_reg_inst 32'h30100f00
frontend__s1_pc 34'h000010040
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'h0000000000000000
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b0
core__coreMonitorBundle_rd0val_REG_1 64'h0000000000000000
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h00000000
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000010040
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h000
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b0011
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffb07d
auto_buffer_out_d_bits_source 2'b10
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'h0000000000000000
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00000000
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0000000404000000
core__div__remainder 130'h3ffffffffffffffffffffffffffffffff
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b0
dcache__s2_req_addr 34'h3fffffa47
frontend__s2_tlb_resp_gpa 34'h000000000
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h3f
tlMasterXbar__monitor__d_first_counter_2 9'h000
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b0
auto_buffer_out_d_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3d
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h05
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h0000000000000000
core__rf_ext__Memory[1] 64'h7fffffff7ffffffc
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'h0000000000000000
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h0000000000000000
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'h0000000000000000
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0000000000000000
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h000
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h000
frontend__fq_io_enq_valid_REG 1'b0
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b0
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b10
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3ffffffff
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h1fffff
coverage22 64'h0000200000000000
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b00
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h000000fff
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b0
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0000000000000000
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000000
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hffffffc0
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h000
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b10
dcache__probe_bits_size 4'b1111
coverage24 64'h0000000000000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044040182081
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'h0000000000000000
dcache__io_cpu_perf_release_counter 9'h000
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0000000000000000
dcache__s2_data 64'h7fffffff7fffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b10
core__ex_reg_rs_lsb_1 2'b01
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffcaaaaa4f
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h0000000000000000
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h0000000000000000
dcache__s2_probe_way 1'b0
dcache__s2_probe_state_state 2'b01
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3ffffffff55555b0
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h0100000000000000
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h0000000000000000
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'h0000000084240000
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0000000000000000
tlMasterXbar__monitor__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b0
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b0
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b0
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b001
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b1111
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h1f
tlMasterXbar__monitor__opcode_1 3'b000
tlMasterXbar__monitor__param_1 2'b00
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0000
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3f
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b0
tlMasterXbar__monitor__source_1 1'b0
core__ex_ctrl_wxd 1'b0
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b111
tlMasterXbar__monitor__denied 1'b0
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b0
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b0
core__mem_ctrl_legal 1'b0
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h0000002000800000
core__mem_ctrl_rxs2 1'b0
core__mem_ctrl_rxs1 1'b0
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b00
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b00
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h0000000000000000
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0000
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b0
core__mem_ctrl_wxd 1'b0
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b111
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b0
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b0
core__wb_ctrl_rxs1 1'b0
core__wb_ctrl_sel_alu2 2'b00
core__wb_ctrl_sel_alu1 2'b00
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0000
dcache__release_state 4'b0000
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0000
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'h00000000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0000002000000020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b0
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b0
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h0000000000000000
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h0000002000000020
core__ex_reg_cause 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h00
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0000000000000000
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b000
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b000
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0000
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'h00000000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'h0000000000000000
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h300010040
coverage8 64'h0000000000000000
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b11
core__ex_reg_inst 32'h7fffff00
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b0
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000000000
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'h0000000000000000
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h00000000
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h0000000000000000
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b0
frontend__icache__s2_hit 1'b0
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b0
frontend__icache__refill_paddr 32'h00010040
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b000
tlMasterXbar__monitor_1__param_1 2'b00
tlMasterXbar__monitor_1__size_1 4'b0000
frontend__icache__refill_vaddr 33'h000000000
coverage34 64'h0000000000000000
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b0
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0000000000000000
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'hffffffffffffffff
tlMasterXbar__monitor__d_first_counter_1 9'h000
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h000
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b0
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h0000000000000000
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h3ffffffff
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h000
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'hffffff80
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b00
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h00000000
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000000
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b000
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b000
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0000
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'h0000000000000000
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h2082082082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b0
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'h0000000000000000
tlMasterXbar__monitor_1__watchdog_1 32'h00000000
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b0
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h3fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h1f
tlMasterXbar__monitor__watchdog 32'h00000001
core__div__count 7'h7f
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'hffffffff
dcache__counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b0
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b0
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h1ffffffffffffffff
coverage16 64'h0820820820820820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h3fffffffe
core__coreMonitorBundle_rd0val_REG 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b0
dcache__s2_release_data_valid 1'b0
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b00
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'h30100f00
frontend__s1_pc 34'h000010044
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'h020a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b0
core__coreMonitorBundle_rd0val_REG_1 64'h0000000000000000
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h00000000
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000010040
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h000
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b100
auto_buffer_out_d_bits_param 2'b00
auto_buffer_out_d_bits_size 4'b1011
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffb07d
auto_buffer_out_d_bits_source 2'b01
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'h0000000000000000
auto_buffer_out_d_bits_denied 1'b0
auto_buffer_out_d_bits_data 64'h7ffcffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010040
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h02e08004066aa038
core__div__remainder 130'h3ffffffffffffffffffffffffffffffff
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h3fffffa47
frontend__s2_tlb_resp_gpa 34'h000010040
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h000
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b1
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3d
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h05
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'h7fffffff7ffffffc
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffd55556c1
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'h0000000000000000
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h08202cb8202e0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h008
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b1
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b1
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h008
frontend__fq_io_enq_valid_REG 1'b0
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b1
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b1
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h80002192b8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000001
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b0
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820820820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000000
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h00
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h000
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b1
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b1
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h0000000200000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'h6a20aa2aa80a0080
dcache__io_cpu_perf_release_counter 9'h000
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'h7fffffff7fffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b10
core__ex_reg_rs_lsb_1 2'b01
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffcaaaaa4f
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaaaaaaaa6599
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b0
dcache__s2_probe_state_state 2'b01
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3ffffffff55555b0
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9959a63aaaa8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'ha55a41a08424602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b0
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b0
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b0
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b001
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b1111
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h1f
tlMasterXbar__monitor__opcode_1 3'b000
tlMasterXbar__monitor__param_1 2'b00
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0000
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b0
tlMasterXbar__monitor__source_1 1'b0
core__ex_ctrl_wxd 1'b0
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b111
tlMasterXbar__monitor__denied 1'b0
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b0
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h000000200080a82a
core__mem_ctrl_rxs2 1'b0
core__mem_ctrl_rxs1 1'b0
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b00
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b00
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0000
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b0
core__mem_ctrl_wxd 1'b0
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b111
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b0
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b0
core__wb_ctrl_rxs1 1'b0
core__wb_ctrl_sel_alu2 2'b00
core__wb_ctrl_sel_alu1 2'b00
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0000
dcache__release_state 4'b0000
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0000002000000020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b0
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b0
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h8208208208208208
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8200002000000020
core__ex_reg_cause 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h01
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820820
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b000
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b000
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0000
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'h00000000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h300010040
coverage8 64'h0b2e082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b11
core__ex_reg_inst 32'h7fffff00
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b0
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000000000
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haaaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h00000000
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h8208208208202e08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b0
frontend__icache__s2_hit 1'b0
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010040
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000000000
coverage34 64'h000000000020aaaa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'hffffffffffffffff
tlMasterXbar__monitor__d_first_counter_1 9'h000
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h04f
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b0
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h2082082082082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h3ffffffff
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h000
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'hffffff80
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b00
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h00000000
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000001
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b111
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b000
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0000
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'h0000000000000000
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h2082082082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b0
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'h03ef613b
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'h0000000000000000
tlMasterXbar__monitor_1__watchdog_1 32'h00000001
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b0
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h1f
tlMasterXbar__monitor__watchdog 32'h00000000
core__div__count 7'h7f
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'hffffffff
dcache__counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b0
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b0
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h1ffffffffffffffff
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h3fffffffe
core__coreMonitorBundle_rd0val_REG 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b0
dcache__s2_release_data_valid 1'b0
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b00
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b0
core__wb_reg_inst 32'h30100f00
frontend__s1_pc 34'h000010040
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hae0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b0
core__coreMonitorBundle_rd0val_REG_1 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h00000000
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000010040
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h000
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b001
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b0101
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffb07d
auto_buffer_out_d_bits_source 2'b01
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'h0000000000000000
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010040
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800406fbe0ba
core__div__remainder 130'h3ffffffffffffffffffffffffffffffff
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b1
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h3fffffa47
frontend__s2_tlb_resp_gpa 34'h000010040
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h000
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3d
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h05
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'h7fffffff7ffffffc
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffd55556c1
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffd55556c1
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h008
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b1
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h008
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b0
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b0
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000000
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h29
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h000
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b1
dcache__tag_array_0_ext___RW0_rmode_d0 1'b1
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h0000000200000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea20beeae80a0080
dcache__io_cpu_perf_release_counter 9'h000
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'h7fffffff7fffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b10
core__ex_reg_rs_lsb_1 2'b01
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffcaaaaa4f
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafaaabb659b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3ffffffff55555b0
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9bfbbebabbe8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'ha55a41a08424602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b0
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b0
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b0
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b001
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b1111
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h1f
tlMasterXbar__monitor__opcode_1 3'b100
tlMasterXbar__monitor__param_1 2'b00
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b1011
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b0
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b0
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b111
tlMasterXbar__monitor__denied 1'b0
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b0
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h000000200080a82a
core__mem_ctrl_rxs2 1'b0
core__mem_ctrl_rxs1 1'b0
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b00
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b00
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0000
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b0
core__mem_ctrl_wxd 1'b0
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b111
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b0
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b0
core__wb_ctrl_rxs1 1'b0
core__wb_ctrl_sel_alu2 2'b00
core__wb_ctrl_sel_alu1 2'b00
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0000
dcache__release_state 4'b0000
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0000002000000020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b0
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b0
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8200002000000020
core__ex_reg_cause 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h02
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820820
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b000
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b000
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0000
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'h00000000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h300010040
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b11
core__ex_reg_inst 32'h7fffff00
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000010040
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haaaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h00000000
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b0
frontend__icache__s2_hit 1'b0
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010040
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000000000
coverage34 64'h000000000020aaaa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'hffffffffffffffff
tlMasterXbar__monitor__d_first_counter_1 9'h000
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h04f
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b0
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h2082082082082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h3ffffffff
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h000
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'hffffff80
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b00
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h00000000
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000002
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b110
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b000
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0000
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'h0000000000000000
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h2082082082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b0
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'h0000000000000000
tlMasterXbar__monitor_1__watchdog_1 32'h00000002
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b0
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h1f
tlMasterXbar__monitor__watchdog 32'h00000000
core__div__count 7'h7f
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b0
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b0
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h1ffffffffffffffff
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h3fffffffe
core__coreMonitorBundle_rd0val_REG 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b0
dcache__s2_release_data_valid 1'b0
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b00
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'h30100f00
frontend__s1_pc 34'h000010044
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hae0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b1
core__coreMonitorBundle_rd0val_REG_1 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h00000000
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000010040
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h000
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b011
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'h03ef613b
auto_buffer_out_d_bits_source 2'b01
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010040
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800406fbe0ba
core__div__remainder 130'h3ffffffffffffffffffffffffffffffff
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b0
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000010040
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h003
dcache__doUncachedResp 1'b1
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'h7fffffff7ffffffc
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffd55556c1
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffd55556c1
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h008
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h008
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b1
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b0
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h09
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h003
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h0000000200000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea20feeae83a0080
dcache__io_cpu_perf_release_counter 9'h000
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b10
core__ex_reg_rs_lsb_1 2'b01
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffcaaaaa4f
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3ffffffff55555b0
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9bfffebabbe8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'ha55a41a08424602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h003
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b0
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b0
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b0
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b001
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b1111
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h1f
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b0
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b0
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b111
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b0
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h000800200082a82a
core__mem_ctrl_rxs2 1'b0
core__mem_ctrl_rxs1 1'b0
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b00
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b00
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0000
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b0
core__mem_ctrl_wxd 1'b0
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b111
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b0
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b0
core__wb_ctrl_rxs1 1'b0
core__wb_ctrl_sel_alu2 2'b00
core__wb_ctrl_sel_alu1 2'b00
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0000
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0008002000080020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b0
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b0
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8208002000080020
core__ex_reg_cause 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h03
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b000
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b000
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0000
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'h00000000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h300010040
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b11
core__ex_reg_inst 32'h7fffff00
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000010044
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haaaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h00000000
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b1
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010040
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000010040
coverage34 64'h000000000020aaaa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'hffffffffffffffff
tlMasterXbar__monitor__d_first_counter_1 9'h003
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h04f
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b0
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h2082082082082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h3ffffffff
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h003
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'hffffff80
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b1
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b00
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h00000000
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000003
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b101
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b000
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0000
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'h0000000000000000
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'h0000000000000000
tlMasterXbar__monitor_1__watchdog_1 32'h00000003
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b0
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h1f
tlMasterXbar__monitor__watchdog 32'h00000000
core__div__count 7'h7f
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b0
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b0
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h1ffffffffffffffff
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h3fffffffe
core__coreMonitorBundle_rd0val_REG 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b0
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b00
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'h30100f00
frontend__s1_pc 34'h000010048
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b1
core__coreMonitorBundle_rd0val_REG_1 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h00000000
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b1
frontend__s2_pc 34'h000010044
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h000
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'h140f05af
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010044
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800406fbe0bf
core__div__remainder 130'h3ffffffffffffffffffffffffffffffff
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000010044
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffd55556c1
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffd55556c1
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h009
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b1
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h009
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b0
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h09
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea20ffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h000
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'h7fffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9bfffebabbe8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'he55e5ba0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b0
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h000900200082a82e
core__mem_ctrl_rxs2 1'b0
core__mem_ctrl_rxs1 1'b0
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b00
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b00
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0000
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b0
core__mem_ctrl_wxd 1'b0
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b111
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b0
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b0
core__wb_ctrl_rxs1 1'b0
core__wb_ctrl_sel_alu2 2'b00
core__wb_ctrl_sel_alu1 2'b00
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0000
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0009002000090020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b0
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b0
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b1
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8309002000090020
core__ex_reg_cause 64'h0000000000000002
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h04
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b000
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b000
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0000
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'h00000000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010040
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'h03ef613b
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000010048
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haaaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h03ef613b
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b1
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010044
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000010044
coverage34 64'h000000000020aaaa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'hffffffffffffffff
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h000
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h2082082082082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h3ffffffff
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'h03ef613b
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b1
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h03ef613b
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000004
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b100
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b001
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h00000004
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000001
core__div__count 7'h00
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h1ffffffffffffffff
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h3fffffffe
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b00
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'h30100f00
frontend__s1_pc 34'h00001004c
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b1
core__coreMonitorBundle_rd0val_REG_1 64'hffffffff2aaaa93e
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h00000000
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b1
frontend__s2_pc 34'h000010048
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h000
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffffff
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010048
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800406fbe0bf
core__div__remainder 130'h00000000000000000ffffffffffffffff
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000010048
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b1
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffd55556c1
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h009
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h009
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b1
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000001
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b1
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea20ffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h000
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9bfffebabbe8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedfedba0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b1
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b0
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b0
core__wb_ctrl_rxs1 1'b0
core__wb_ctrl_sel_alu2 2'b00
core__wb_ctrl_sel_alu1 2'b00
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0000
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b0
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b0
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b1
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h05
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b000
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b000
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0000
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'h00000000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010044
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'h140f05af
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h00001004c
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b1
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010048
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b1
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000010048
coverage34 64'h000000000020aaea
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h0000000000000002
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h001
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h2082082082082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h000010040
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b1
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h140f05af
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000005
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b011
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b011
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h00000005
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b1
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'h0000000000000003
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000002
core__div__count 7'h00
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h007
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h00000000000000001
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h000010040
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b10
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'h03ef613b
frontend__s1_pc 34'h000010050
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b1
core__coreMonitorBundle_rd0val_REG_1 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h03ef613b
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b1
frontend__s2_pc 34'h00001004c
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h007
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'h140f05af
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h0001004c
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800407fbebbf
core__div__remainder 130'h000000000000000000000000000000001
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h00001004c
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b1
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h00a
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b1
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h00a
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b0
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea2bffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h007
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9bfffebabbe8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedffdba0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b1
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h00
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b1
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b1
core__wb_ctrl_rxs1 1'b1
core__wb_ctrl_sel_alu2 2'b10
core__wb_ctrl_sel_alu1 2'b01
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0110
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b1
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b1
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b1
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h06
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h007
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b101
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b011
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0110
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010048
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'hffffffff
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000010050
core___r 32'h00000000
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b1
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h0001004c
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b1
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h00001004c
coverage34 64'h000000000020fafa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h800000000000000e
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h002
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h20820820ae082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h000010044
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b000
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b0
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h3ffffffff
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b1
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'hffffffff
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000006
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b010
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b011
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h00000006
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b1
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'h800000000000000e
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000003
core__div__count 7'h01
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h006
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h00000000000000001
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h000010044
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b10
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'h140f05af
frontend__s1_pc 34'h000010054
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b1
core__coreMonitorBundle_rd0val_REG_1 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'h140f05af
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b1
frontend__s2_pc 34'h000010050
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h006
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffffff
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010050
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800407fbffbf
core__div__remainder 130'h000000000000000000000000000000002
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000010050
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h01
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b1
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h00a
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h00a
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b1
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea3fffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h006
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9bfffebabbe8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedffdbe0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b1
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h01
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b1
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b1
core__wb_ctrl_rxs1 1'b1
core__wb_ctrl_sel_alu2 2'b10
core__wb_ctrl_sel_alu1 2'b01
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0110
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b1
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b1
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b1
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h07
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h006
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b101
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b011
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0110
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haaaaa9aaaaaa65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h00001004c
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'h140f05af
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000010054
core___r 32'h00000004
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b1
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010050
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b1
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000010050
coverage34 64'h000000000020fbfa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h800000000000000e
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h003
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h20820820ae082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b1
core__mem_reg_pc 34'h000010048
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b011
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b1
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h000010044
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b1
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h140f05af
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000007
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b001
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b011
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h00000007
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'h800000000000000e
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000004
core__div__count 7'h02
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h005
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h00000000000000001
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h000010048
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b10
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b0
core__wb_reg_inst 32'hffffffff
frontend__s1_pc 34'h000000800
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b1
core__coreMonitorBundle_rd0val_REG_1 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'hffffffff
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000010054
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h005
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'h140f05af
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00010054
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800407fbffbf
core__div__remainder 130'h000000000000000000000000000000004
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000010054
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h20
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b1
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h100
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b1
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h100
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b0
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea3fffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h005
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aa9ffffebbfbf8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedffdbe0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b1
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h01
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b1
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b1
core__wb_ctrl_rxs1 1'b1
core__wb_ctrl_sel_alu2 2'b10
core__wb_ctrl_sel_alu1 2'b01
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0110
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b1
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b1
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h08
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h005
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b101
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b011
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0110
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haeaaa9aaaaae65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010050
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'hffffffff
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000000800
core___r 32'h00000004
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b0
frontend__icache__s2_hit 1'b1
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00010054
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000010054
coverage34 64'h000000000020fbfa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h800000000000000e
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h004
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h20820820ae082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h00001004c
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b011
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b1
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h000010044
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b11
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h140f05af
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000008
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b000
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b011
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h00000008
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'h800000000000000e
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000005
core__div__count 7'h03
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h004
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h00000000000000001
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h000010048
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b10
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'hffffffff
frontend__s1_pc 34'h000000804
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b0
core__coreMonitorBundle_rd0val_REG_1 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'hffffffff
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000000800
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h004
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffffff
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00000800
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0800407fbffbf
core__div__remainder 130'h000000000000000000000000000000008
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000000800
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h20
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h100
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h100
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b1
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023bab8282082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044042782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea3fffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h004
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aabffffebbfbf8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedffdbe0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h01
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b1
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b1
core__wb_ctrl_rxs1 1'b1
core__wb_ctrl_sel_alu2 2'b10
core__wb_ctrl_sel_alu1 2'b01
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0110
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b1
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b1
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h09
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h004
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b101
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b011
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0110
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000000
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haeaaa9aaaaae65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010050
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'hffffffff
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000000804
core___r 32'h00000004
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b0
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b0
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b1
frontend__icache__refill_paddr 32'h00000800
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000000800
coverage34 64'h000000000020fbfa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b0
tlMasterXbar__monitor_1__inflight_opcodes 4'b0000
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h00
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h800000000000000e
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h005
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h20820820ae082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h00001004c
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b011
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b1
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h000010044
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b10
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h140f05af
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000000
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b1
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b000
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b011
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h00000009
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'h800000000000000e
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000006
core__div__count 7'h04
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h003
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h00000000000000001
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h000010048
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b10
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b0
core__wb_reg_inst 32'hffffffff
frontend__s1_pc 34'h000000800
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b0
core__coreMonitorBundle_rd0val_REG_1 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'hffffffff
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000000800
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h003
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'h140f05af
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00000800
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0804447fbffbf
core__div__remainder 130'h000000000000000000000000000000010
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000000800
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h20
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h100
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b1
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h100
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b0
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023fabae82082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044043782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea3fffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h003
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aabffffebbfbf8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedffdbe0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h01
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b1
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b1
core__wb_ctrl_rxs1 1'b1
core__wb_ctrl_sel_alu2 2'b10
core__wb_ctrl_sel_alu1 2'b01
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0110
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b1
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b1
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h0a
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h003
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b101
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b011
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0110
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000800
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haeaaa9aaaaae65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010050
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'hffffffff
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000000800
core___r 32'h00000004
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b0
frontend__icache__s2_hit 1'b0
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b1
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b0
frontend__icache__refill_paddr 32'h00000800
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000000800
coverage34 64'h000000000020fbfa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b1
tlMasterXbar__monitor_1__inflight_opcodes 4'b1001
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h0d
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h800000000000000e
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h006
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h20820820ae082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h00001004c
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
core__csr__reg_mstatus_mpp 2'b11
dcache__tag_array_0_ext__Memory[30] 22'h3fffff
core__csr__reg_mstatus_mpie 1'b0
core__csr__reg_mstatus_mie 1'b0
core__csr__reg_dcsr_ebreakm 1'b0
core__csr__reg_dcsr_cause 3'b011
core__rf_ext__Memory[18] 64'hffffffffffffffff
reset 1'b0
core__csr__reg_dcsr_v 1'b0
core__mem_reg_inst 32'h140f05af
frontend__icache__tag_array_0_ext__Memory[44] 21'h1fffff
auto_buffer_out_a_ready 1'b1
core__csr__reg_dcsr_step 1'b0
tlMasterXbar__beatsLeft 9'h000
core__csr__reg_debug 1'b1
dcache__io_cpu_s2_nack_cause_raw_REG 1'b0
coverage12 64'h8208208208208208
core__csr__reg_dpc 34'h000010044
frontend__icache__accruedRefillError 1'b0
core__icache_blocked_REG 1'b0
dcache__tag_array_0_ext__Memory[31] 22'h3fffff
tlMasterXbar__readys_mask 2'b10
dcache__lrscCount 7'h00
mult_53437.out 134'h000000000000000003ffffffffffffffff
ptw__pte_hit 1'b0
frontend__icache__tag_array_0_ext__Memory[45] 21'h1fffff
ptw__l2_refill 1'b0
dcache__lrscAddr 28'hfffffff
frontend__icache__vb_array 64'h0000000000000002
core__mem_reg_mem_size 2'b10
core__mem_reg_hls_or_dv 1'b0
core__mem_reg_raw_inst 32'h140f05af
dcache__tag_array_0_ext__Memory[32] 22'h3fffff
core__csr__reg_dscratch0 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog 32'h00000001
frontend__icache__tag_array_0_ext__Memory[46] 21'h1fffff
tlMasterXbar__state_0 1'b0
tlMasterXbar__state_1 1'b0
dcache__s2_correct_REG 1'b0
dcache__tag_array_0_ext__Memory[33] 22'h3fffff
dcache__pstore1_cmd 5'h00
core__rf_ext__Memory[19] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[47] 21'h1fffff
dcache__pstore1_addr 34'h000000ff8
coverage13 64'h0820820820820820
core__mem_reg_wdata 64'hffffffffffffffff
tlMasterXbar__monitor_1__inflight_1 1'b0
tlMasterXbar__monitor_1__inflight_opcodes_1 4'b0000
wfiNodeOut_0_REG 1'b0
tlMasterXbar__monitor_1__inflight_sizes_1 8'h00
dcache__tag_array_0_ext__Memory[34] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[48] 21'h1fffff
dcache__pstore1_data 64'h0000000000000000
dcache__grantInProgress 1'b0
dcache__blockProbeAfterGrantCount 3'b000
core__csr__reg_singleStepped 1'b0
core__csr__reg_bp_0_control_dmode 1'b0
dcache__tag_array_0_ext__Memory[35] 22'h3fffff
core__csr__reg_bp_0_control_action 1'b0
core__csr__reg_bp_0_control_tmatch 2'b11
frontend__icache__tag_array_0_ext__Memory[49] 21'h1fffff
core__div__state 3'b011
core__csr__reg_bp_0_control_x 1'b0
core__csr__reg_bp_0_control_w 1'b0
core__csr__reg_bp_0_control_r 1'b0
core__div__req_fn 4'b0110
core__csr__reg_bp_0_address 33'h1ffffffff
core__div__req_dw 1'b0
core__div__req_in1 64'hffffffffffffffff
auto_buffer_out_b_valid 1'b1
auto_buffer_out_b_bits_opcode 3'b000
auto_buffer_out_b_bits_param 2'b11
dcache__tag_array_0_ext__Memory[36] 22'h3fffff
auto_buffer_out_b_bits_size 4'b1111
core__rf_ext__Memory[20] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[50] 21'h1fffff
tlMasterXbar__monitor_1__d_first_counter_2 9'h000
auto_buffer_out_b_bits_source 2'b10
coverage14 64'h20ae0ae082082082
core__mem_reg_rs2 64'h0000000000000000
auto_buffer_out_b_bits_address 32'hffffffc0
core__csr__reg_pmp_0_cfg_l 1'b0
core__csr__reg_pmp_0_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[37] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[51] 21'h1fffff
core__csr__reg_pmp_0_cfg_x 1'b0
core__csr__reg_pmp_0_cfg_w 1'b0
core__csr__reg_pmp_0_cfg_r 1'b0
core__csr__reg_pmp_0_addr 30'h3fffffff
dcache__blockUncachedGrant 1'b1
frontend__icache__data_arrays_0_0_ext__Memory.read_data_0 32'hffffffff
auto_buffer_out_b_bits_mask 8'h00
frontend__icache__tag_array_0_ext__Memory[52] 21'h1fffff
dcache__tag_array_0_ext__Memory[38] 22'h3fffff
auto_buffer_out_b_bits_data 64'h0000000000000000
core__div__req_in2 64'hffffffffffffffff
tlMasterXbar__monitor_1__watchdog_1 32'h0000000a
frontend__icache__tag_array_0_ext__Memory[53] 21'h1fffff
core__rf_ext__Memory[21] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[39] 22'h3fffff
coverage15 64'h8208208208208208
core__mem_br_taken 1'b1
core__mem_reg_wphit_0 1'b0
core__wb_reg_valid 1'b0
core__wb_reg_xcpt 1'b0
core__wb_reg_replay 1'b0
core__wb_reg_flush_pipe 1'b0
core__wb_reg_cause 64'h800000000000000e
frontend__icache__tag_array_0_ext__Memory[54] 21'h1fffff
dcache__tag_array_0_ext__Memory[40] 22'h3fffff
core__csr__reg_pmp_1_cfg_l 1'b0
core__csr__reg_pmp_1_cfg_a 2'b00
core__csr__reg_pmp_1_cfg_x 1'b0
core__csr__reg_pmp_1_cfg_w 1'b0
core__csr__reg_pmp_1_cfg_r 1'b0
core__csr__reg_pmp_1_addr 30'h3fffffff
tlMasterXbar__monitor___plusarg_reader_1_out 32'h00000000
frontend__icache__tag_array_0_ext__Memory[55] 21'h1fffff
dcache__tag_array_0_ext__Memory[41] 22'h2fffff
auto_buffer_out_b_bits_corrupt 1'b0
auto_buffer_out_c_ready 1'b1
core__div__req_tag 5'h02
tlMasterXbar__monitor__watchdog 32'h00000007
core__div__count 7'h05
frontend__icache__data_arrays_1_0_ext__Memory.read_data_0 32'h140f05af
dcache__counter_1 9'h002
frontend__icache__tag_array_0_ext__Memory[56] 21'h1fffff
core__div__neg_out 1'b1
core__rf_ext__Memory[22] 64'hffffffffffffffff
core__div__isHi 1'b1
core__div__resHi 1'b0
dcache__tag_array_0_ext__Memory[42] 22'h3fffff
core__div__divisor 65'h00000000000000001
coverage16 64'h082082bae082b820
tlMasterXbar__monitor___plusarg_reader_out 32'h00000000
core__wb_reg_sfence 1'b0
core__wb_reg_pc 34'h000010048
core__coreMonitorBundle_rd0val_REG 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[57] 21'h1fffff
tlMasterXbar__monitor__inflight_1 2'b00
dcache__tag_array_0_ext__Memory[43] 22'h3fffff
tlMasterXbar__monitor__inflight_opcodes_1 8'h00
dcache__s1_release_data_valid 1'b1
dcache__s2_release_data_valid 1'b1
core__csr__reg_custom_0 64'h0000000000000208
core__csr__reg_pmp_2_cfg_l 1'b0
tlMasterXbar__monitor__inflight_sizes_1 16'h0000
core__csr__reg_pmp_2_cfg_a 2'b00
core__csr__reg_pmp_2_cfg_x 1'b0
core__csr__reg_pmp_2_cfg_w 1'b0
frontend__icache__tag_array_0_ext__Memory[58] 21'h1fffff
core__csr__reg_pmp_2_cfg_r 1'b0
core__csr__reg_pmp_2_addr 30'h3fffffff
core__wb_reg_mem_size 2'b10
dcache__tag_array_0_ext__Memory[44] 22'h3fffff
core__wb_reg_hls_or_dv 1'b0
core__wb_reg_hfence_v 1'b0
frontend__s1_valid 1'b1
core__wb_reg_hfence_g 1'b0
frontend__s2_valid 1'b1
core__wb_reg_inst 32'hffffffff
frontend__s1_pc 34'h000000804
frontend__icache__tag_array_0_ext__Memory[59] 21'h1fffff
core__rf_ext__Memory[23] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[45] 22'h3fffff
coverage17 64'hfe0a082082082082
ptw__state 3'b000
ptw__resp_valid_0 1'b0
ptw__resp_valid_1 1'b0
ptw__invalidated 1'b0
ptw__count 2'b00
frontend__icache__s2_tag_hit_0 1'b0
core__coreMonitorBundle_rd0val_REG_1 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[60] 21'h1fffff
core__wb_reg_raw_inst 32'hffffffff
ptw__resp_fragmented_superpage 1'b0
frontend__s1_speculative 1'b0
frontend__s2_pc 34'h000000800
dcache__tag_array_0_ext__Memory[46] 22'h3fffff
tlMasterXbar__monitor__c_first_counter_1 9'h002
auto_buffer_out_d_valid 1'b1
auto_buffer_out_d_bits_opcode 3'b111
auto_buffer_out_d_bits_param 2'b11
auto_buffer_out_d_bits_size 4'b1111
frontend__icache__tag_array_0_ext__Memory[61] 21'h1fffff
frontend__icache__s2_dout_0 32'hffffffff
auto_buffer_out_d_bits_source 2'b11
core__csr__reg_pmp_3_cfg_l 1'b0
auto_buffer_out_d_bits_sink 2'b00
core__csr__reg_pmp_3_cfg_a 2'b00
dcache__io_cpu_s2_xcpt_REG 1'b0
dcache__s2_uncached_data_word 64'hffffffffffffffff
auto_buffer_out_d_bits_denied 1'b1
auto_buffer_out_d_bits_data 64'hffffffffffffffff
core__csr__reg_pmp_3_cfg_x 1'b0
core__csr__reg_pmp_3_cfg_w 1'b0
dcache__tag_array_0_ext__Memory[47] 22'h3fffff
ptw__r_pte_reserved_for_future 10'h000
core__csr__reg_pmp_3_cfg_r 1'b0
core__wb_reg_wdata 64'hffffffffffffffff
core__csr__reg_pmp_3_addr 30'h3fffffff
frontend__s2_tlb_resp_paddr 32'h00000800
frontend__icache__tag_array_0_ext__Memory[62] 21'h1fffff
dcache__s2_valid 1'b0
core__rf_ext__Memory[24] 64'hffffffffffffffff
coverage18 64'h0ae0804447fbffbf
core__div__remainder 130'h000000000000000000000000000000020
dcache__tag_array_0_ext__Memory[48] 22'h3fffff
core__rf_ext__Memory[0] 64'hffffffffffffffff
frontend__icache__s2_tl_error 1'b0
dcache__s2_probe 1'b0
frontend__icache__tag_array_0_ext__Memory[63] 21'h1fffff
dcache__s2_not_nacked_in_s1 1'b1
dcache__s2_req_addr 34'h0fffff03e
frontend__s2_tlb_resp_gpa 34'h000000800
dcache__tag_array_0_ext__Memory[49] 22'h3fffff
ptw__r_pte_ppn 44'h00000000000
frontend__icache__tag_array_0_ext___RW0_raddr_d0 6'h20
tlMasterXbar__monitor__d_first_counter_2 9'h002
dcache__doUncachedResp 1'b0
frontend__icache__tag_array_0_ext___RW0_ren_d0 1'b1
auto_buffer_out_d_bits_corrupt 1'b1
frontend__icache__tag_array_0_ext___RW0_rmode_d0 1'b0
auto_buffer_out_e_ready 1'b1
core__csr__reg_pmp_4_cfg_l 1'b0
core__csr__reg_pmp_4_cfg_a 2'b00
dcache__tag_array_0_ext__Memory[50] 22'h3fffff
core__wb_reg_rs2 64'h0000000000000000
core__csr__reg_pmp_4_cfg_x 1'b0
dcache__s2_req_tag 6'h3c
core__csr__reg_pmp_4_cfg_w 1'b0
core__csr__reg_pmp_4_cfg_r 1'b0
core__csr__reg_pmp_4_addr 30'h3fffffff
frontend__s2_tlb_resp_pf_ld 1'b0
frontend__s2_tlb_resp_pf_inst 1'b0
dcache__s2_req_cmd 5'h00
frontend__s2_tlb_resp_ae_ld 1'b0
frontend__s2_tlb_resp_ae_inst 1'b0
core__rf_ext__Memory[25] 64'hffffffffffffffff
frontend__s2_tlb_resp_ma_ld 1'b0
frontend__s2_tlb_resp_cacheable 1'b0
dcache__s2_req_size 2'b11
frontend__s2_speculative 1'b0
coverage19 64'h2082082082082082
core__rf_ext__Memory[1] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[51] 22'h3fffff
ptw__r_pte_reserved_for_software 2'b00
core__coreMonitorBundle_rd1val_REG 64'hffffffffffffffff
ptw__r_pte_d 1'b0
dcache__s2_req_signed 1'b0
dcache__s2_req_dprv 2'b00
ptw__r_pte_a 1'b0
dcache__tag_array_0_ext__Memory[52] 22'h3fffff
dcache__s2_req_dv 1'b0
dcache__s2_req_phys 1'b0
dcache__s2_req_no_alloc 1'b0
dcache__s2_req_no_xcpt 1'b0
ptw__r_pte_g 1'b0
dcache__s2_req_data 64'h0000000000000000
ptw__r_pte_u 1'b0
ptw__r_pte_x 1'b0
ptw__r_pte_w 1'b0
core__wb_reg_wphit_0 1'b0
dcache__tag_array_0_ext__Memory[53] 22'h3fffff
ptw__r_pte_r 1'b0
core__csr__reg_pmp_5_cfg_l 1'b0
core__csr__reg_pmp_5_cfg_a 2'b00
ptw__r_pte_v 1'b0
core__csr__reg_pmp_5_cfg_x 1'b0
core__rf_ext__Memory[26] 64'hffffffffffffffff
core__csr__reg_pmp_5_cfg_w 1'b0
core__csr__reg_pmp_5_cfg_r 1'b0
core__csr__reg_pmp_5_addr 30'h3fffffff
coverage20 64'h8208208208208208
core__rf_ext__Memory[2] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[54] 22'h3fffff
core__coreMonitorBundle_rd1val_REG_1 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[55] 22'h3fffff
dcache__s2_req_mask 8'h00
frontend__s2_replay_REG 1'b0
dcache__s2_tlb_xcpt_paddr 32'h00000000
dcache__tag_array_0_ext__Memory[56] 22'h3fffff
core__csr__reg_pmp_6_cfg_l 1'b0
core__rf_ext__Memory[27] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_a 2'b00
coverage21 64'h0820aeb820ae0820
frontend__icache__data_arrays_0_0_ext__Memory 1'b0
core__csr__reg_pmp_6_cfg_x 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_raddr_d0 9'h100
core__rf_ext__Memory[3] 64'hffffffffffffffff
core__csr__reg_pmp_6_cfg_w 1'b0
core__csr__reg_pmp_6_cfg_r 1'b0
dcache__tag_array_0_ext__Memory[57] 22'h3fffff
core__csr__reg_pmp_6_addr 30'h3fffffff
dcache__s2_tlb_xcpt_gpa 34'h000000000
frontend__recent_progress_counter 2'b11
frontend__icache__data_arrays_0_0_ext___RW0_ren_d0 1'b0
frontend__icache__data_arrays_0_0_ext___RW0_rmode_d0 1'b0
frontend__icache__data_arrays_1_0_ext__Memory 1'b0
core__id_reg_fence 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_raddr_d0 9'h100
frontend__fq_io_enq_valid_REG 1'b1
dcache__flushCounter 6'h00
core__csr__reg_misa 64'h8000000000801105
frontend__gpa_valid 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_ren_d0 1'b1
dcache__resetting 1'b0
frontend__icache__data_arrays_1_0_ext___RW0_rmode_d0 1'b0
dcache__s1_tlb_req_prv 2'b11
dcache__s1_tlb_req_cmd 5'h1f
dcache__tag_array_0_ext__Memory[58] 22'h3fffff
dcache__s1_tlb_req_size 2'b11
dcache__s1_tlb_req_vaddr 34'h3fffff03d
frontend__icache__tag_array_0_ext__Memory[0] 21'h1fffff
dcache__s2_tlb_xcpt_pf_ld 1'b0
dcache__s2_tlb_xcpt_pf_st 1'b0
dcache__s2_tlb_xcpt_pf_inst 1'b0
dcache__s2_tlb_xcpt_ae_ld 1'b0
dcache__s2_tlb_xcpt_ae_st 1'b0
dcache__s2_tlb_xcpt_ae_inst 1'b0
dcache__s2_tlb_xcpt_ma_ld 1'b0
dcache__s2_tlb_xcpt_ma_st 1'b0
dcache__tag_array_0_ext__Memory[59] 22'h3fffff
dcache__s2_tlb_xcpt_cacheable 1'b0
dcache__s2_tlb_xcpt_must_alloc 1'b0
dcache__s2_pma_paddr 32'h00000000
core__rf_ext__Memory[28] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[1] 21'h000010
coverage22 64'h800023fabae82082
core__rf_ext__Memory[4] 64'hffffffffffffffff
dcache__s1_req_dprv 2'b11
core__csr__reg_pmp_7_cfg_l 1'b0
dcache__s1_req_size 2'b11
core__csr__reg_pmp_7_cfg_a 2'b00
dcache__s1_req_cmd 5'h1f
core__csr__reg_pmp_7_cfg_x 1'b0
dcache__tag_array_0_ext__Memory[60] 22'h3fffff
core__csr__reg_pmp_7_cfg_w 1'b0
dcache__s1_req_addr 34'h3fffff03d
core__csr__reg_pmp_7_cfg_r 1'b0
core__csr__reg_pmp_7_addr 30'h3fffffff
ptw__gpa_pgoff 12'h000
frontend__icache__tag_array_0_ext__Memory[2] 21'h1fffff
dcache__s2_pma_gpa 34'h000000000
tlMasterXbar__monitor__watchdog_1 32'h00000000
auto_int_local_in_2_0 1'b1
auto_int_local_in_1_0 1'b1
auto_int_local_in_1_1 1'b1
auto_int_local_in_0_0 1'b1
auto_hartid_in 1'b1
dcache__tag_array_0_ext__Memory[61] 22'h3fffff
frontend__icache__tag_array_0_ext__Memory[3] 21'h1fffff
tlMasterXbar__monitor__inflight_2 4'b0000
dcache__tag_array_0_ext__Memory[62] 22'h3fffff
dcache__s2_pma_pf_ld 1'b0
core__div_io_kill_REG 1'b0
dcache__s2_pma_pf_st 1'b0
dcache__REG 1'b0
dcache__s2_pma_pf_inst 1'b0
dcache__s2_pma_ae_ld 1'b0
core__rf_ext__Memory[29] 64'hffffffffffffffff
dcache__s2_pma_ae_st 1'b0
frontend__icache__tag_array_0_ext__Memory[4] 21'h1fffff
dcache__s2_pma_ae_inst 1'b0
dcache__s2_pma_ma_ld 1'b0
dcache__s2_pma_ma_st 1'b0
dcache__s2_pma_cacheable 1'b0
coverage23 64'h0aa0820820ae0820
dcache__s2_pma_must_alloc 1'b0
dcache__s2_uncached_resp_addr 34'h000000006
core__rf_ext__Memory[5] 64'hffffffffffffffff
core__csr__reg_mie 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[63] 22'h3fffff
ptw__state_reg 7'h00
dcache__probe_bits_address 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[5] 21'h1fffff
ptw__valid 8'h00
dcache__tag_array_0_ext___RW0_raddr_d0 6'h3f
dcache__s2_vaddr_r 34'h000000000
frontend__icache__tag_array_0_ext__Memory[6] 21'h1fffff
tlMasterXbar__monitor__d_first_counter_3 9'h002
core__PlusArgTimeout___plusarg_reader_out 32'h00000000
dcache__tag_array_0_ext___RW0_ren_d0 1'b0
dcache__tag_array_0_ext___RW0_rmode_d0 1'b0
dcache__io_cpu_perf_acquire_counter 9'h000
dcache__s1_valid 1'b0
dcache__s1_probe 1'b0
dcache__probe_bits_opcode 3'b000
core__rf_ext__Memory[30] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[7] 21'h1fffff
core__csr__io_status_cease_r 1'b0
dcache__probe_bits_param 2'b00
dcache__probe_bits_size 4'b0110
coverage24 64'h1400001600000000
core__rf_ext__Memory[6] 64'hffffffffffffffff
coverage0 64'h8004044043782083
core__csr__reg_mepc 34'h3ffffffff
dcache__probe_bits_source 1'b0
frontend__icache__tag_array_0_ext__Memory[8] 21'h1fffff
dcache__s2_flush_valid_pre_tag_ecc 1'b0
dcache__s2_meta_corrected_r 22'h3fffff
dcache__lfsr_prng__state_0 1'b0
dcache__lfsr_prng__state_1 1'b0
frontend__icache__tag_array_0_ext__Memory[9] 21'h1fffff
dcache__lfsr_prng__state_2 1'b0
dcache__lfsr_prng__state_3 1'b0
dcache__lfsr_prng__state_4 1'b0
dcache__lfsr_prng__state_5 1'b0
dcache__lfsr_prng__state_6 1'b0
dcache__lfsr_prng__state_7 1'b0
dcache__lfsr_prng__state_8 1'b0
dcache__lfsr_prng__state_9 1'b0
core__csr__reg_mcause 64'h0000000000000000
dcache__lfsr_prng__state_10 1'b0
dcache__lfsr_prng__state_11 1'b0
dcache__lfsr_prng__state_12 1'b0
dcache__lfsr_prng__state_13 1'b0
dcache__lfsr_prng__state_14 1'b0
dcache__lfsr_prng__state_15 1'b0
frontend__icache__tag_array_0_ext__Memory[10] 21'h1fffff
coverage25 64'hea3fffeae83a00d0
dcache__io_cpu_perf_release_counter 9'h002
dcache__data__data_arrays_0_ext__Memory.read_data_0 64'hffffffffffffffff
core__rf_ext__Memory[7] 64'hffffffffffffffff
coverage1 64'h0820820820820820
dcache__s2_data 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[11] 21'h1fffff
frontend__fq__valid_0 1'b0
frontend__fq__valid_1 1'b0
frontend__fq__valid_2 1'b0
frontend__fq__valid_3 1'b0
frontend__fq__valid_4 1'b0
frontend__fq__elts_0_btb_cfiType 2'b00
frontend__fq__elts_0_btb_taken 1'b0
frontend__fq__elts_0_btb_mask 2'b00
dcache__pstore1_way 1'b0
frontend__fq__elts_0_btb_bridx 1'b0
dcache__io_cpu_perf_blocked_near_end_of_refill_refill_count 3'b000
dcache__pstore1_mask 8'hff
frontend__fq__elts_0_btb_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[12] 21'h1fffff
core__ex_reg_rs_bypass_0 1'b0
core__ex_reg_rs_bypass_1 1'b0
dcache__tag_array_0_ext__Memory[0] 22'h3fffff
core__ex_reg_rs_lsb_0 2'b11
core__ex_reg_rs_lsb_1 2'b11
core__csr__reg_mtval 34'h3ffffffff
core__ex_reg_rs_msb_0 62'h3fffffffffffffff
dcache__pstore1_rmw_r 1'b0
dcache__pstore2_valid 1'b0
tlMasterXbar__monitor__a_first_counter 9'h000
dcache__pstore_drain_on_miss_REG 1'b0
dcache__pstore1_held 1'b0
frontend__icache__tag_array_0_ext__Memory[13] 21'h1fffff
dcache__tag_array_0_ext__Memory[1] 22'h3fffff
dcache__pstore2_addr 34'h000000ff8
coverage26 64'h20aaaafbaabfed9b
frontend__fq__elts_0_btb_entry 1'b0
core__rf_ext__Memory[8] 64'hffffffffffffffff
frontend__fq__elts_0_btb_bht_history 8'h00
coverage2 64'h2082082082082082
dcache__s2_probe_way 1'b1
dcache__s2_probe_state_state 2'b11
frontend__fq__elts_0_btb_bht_value 1'b0
frontend__fq__elts_0_pc 34'h3ffffffff
dcache__s2_hit_way 1'b0
dcache__s2_hit_state_state 2'b11
frontend__icache__tag_array_0_ext__Memory[14] 21'h1fffff
core__csr__reg_mtval2 40'h0000000000
tlMasterXbar__monitor__opcode 3'b000
dcache__probe_bits_mask 8'h00
dcache__tag_array_0_ext__Memory[2] 22'h3fffff
tlMasterXbar__monitor__param 3'b000
tlMasterXbar__monitor__size 4'b0000
dcache__probe_bits_data 64'h0000000000000000
tlMasterXbar__monitor_1___plusarg_reader_1_out 32'h00000000
tlMasterXbar__monitor__source 1'b0
tlMasterXbar__monitor__address 32'h00000000
dcache__pstore2_way 1'b0
dcache__pstore2_storegen_data_r 8'h00
frontend__icache__tag_array_0_ext__Memory[15] 21'h1fffff
dcache__tag_array_0_ext__Memory[3] 22'h3fffff
dcache__pstore2_storegen_data_r_1 8'h00
core__ex_reg_rs_msb_1 62'h3fffffffffffffff
frontend__fq__elts_0_data 32'hffffffff
dcache__pstore2_storegen_data_r_2 8'h00
core__csr__reg_mscratch 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[16] 21'h1fffff
dcache__pstore2_storegen_data_r_3 8'h00
tlMasterXbar__monitor_1___plusarg_reader_out 32'h00000000
coverage27 64'h01aabffffebbfbf8
dcache__tag_array_0_ext__Memory[4] 22'h3fffff
core__rf_ext__Memory[9] 64'hffffffffffffffff
dcache__pstore2_storegen_data_r_4 8'h00
coverage3 64'h8208208208208208
dcache__pstore2_storegen_data_r_5 8'h00
frontend__fq__elts_0_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[17] 21'h1fffff
frontend__fq__elts_0_xcpt_pf_inst 1'b0
frontend__fq__elts_0_xcpt_gf_inst 1'b0
frontend__fq__elts_0_xcpt_ae_inst 1'b0
frontend__fq__elts_0_replay 1'b0
dcache__pstore2_storegen_data_r_6 8'h00
frontend__fq__elts_1_btb_cfiType 2'b00
frontend__fq__elts_1_btb_taken 1'b0
frontend__fq__elts_1_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[5] 22'h3fffff
frontend__fq__elts_1_btb_bridx 1'b0
frontend__fq__elts_1_btb_target 33'h000000000
dcache__pstore2_storegen_data_r_7 8'h00
dcache__probe_bits_corrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[18] 21'h1fffff
dcache__tag_array_0_ext__Memory[6] 22'h3fffff
core__csr__reg_mtvec 32'h00000000
frontend__icache__tag_array_0_ext__Memory[19] 21'h1fffff
frontend__fq__elts_1_btb_entry 1'b0
frontend__fq__elts_1_btb_bht_history 8'h00
coverage28 64'hedffdbe0c4ac602a
core__rf_ext__Memory[10] 64'hffffffffffffffff
dcache__tag_array_0_ext__Memory[7] 22'h3fffff
frontend__fq__elts_1_btb_bht_value 1'b0
frontend__fq__elts_1_pc 34'h3ffffffff
coverage4 64'h0820820820820820
tlMasterXbar__monitor__d_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[20] 21'h1fffff
core__id_reg_pause 1'b0
core__imem_might_request_reg 1'b0
core__ex_ctrl_legal 1'b1
core__ex_ctrl_fp 1'b0
core__ex_ctrl_rocc 1'b0
core__ex_ctrl_branch 1'b0
core__ex_ctrl_jal 1'b0
core__ex_ctrl_jalr 1'b0
core__ex_ctrl_rxs2 1'b1
dcache__tag_array_0_ext__Memory[8] 22'h3fffff
core__ex_ctrl_rxs1 1'b1
core__ibuf__nBufValid 1'b0
core__ex_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_cfiType 2'b00
core__ex_ctrl_sel_alu1 2'b01
core__ibuf__buf_btb_taken 1'b0
core__ibuf__buf_btb_mask 2'b00
core__ex_ctrl_sel_imm 3'b000
core__ibuf__buf_btb_bridx 1'b0
core__ibuf__buf_btb_target 33'h000000000
core__ex_ctrl_alu_dw 1'b0
frontend__icache__tag_array_0_ext__Memory[21] 21'h1fffff
core__ex_ctrl_alu_fn 4'b0110
core__ex_ctrl_mem 1'b0
frontend__fq__elts_1_data 32'hffffffff
core__ex_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__opcode_1 3'b001
tlMasterXbar__monitor__param_1 2'b11
core__ex_ctrl_rfs1 1'b0
core__ex_ctrl_rfs2 1'b0
tlMasterXbar__monitor__size_1 4'b0101
core__ex_ctrl_rfs3 1'b0
dcache__tag_array_0_ext__Memory[9] 22'h3fffff
dcache__s1_req_tag 6'h3c
core__ex_ctrl_wfd 1'b0
core__ex_ctrl_mul 1'b0
core__ex_ctrl_div 1'b1
tlMasterXbar__monitor__source_1 1'b1
core__ex_ctrl_wxd 1'b1
tlMasterXbar__monitor__sink 2'b00
core__ex_ctrl_csr 3'b000
tlMasterXbar__monitor__denied 1'b1
core__ex_ctrl_fence_i 1'b0
frontend__icache__tag_array_0_ext__Memory[22] 21'h1fffff
dcache__s1_req_signed 1'b0
core__csr__reg_wfi 1'b0
core__ex_ctrl_fence 1'b0
dcache__s1_req_dv 1'b0
core__csr__reg_mcountinhibit 3'b000
core__ex_ctrl_amo 1'b0
dcache__s1_req_phys 1'b1
core__ex_ctrl_dp 1'b0
dcache__s1_tlb_req_passthrough 1'b1
core__mem_ctrl_legal 1'b1
dcache__s1_tlb_req_v 1'b0
core__mem_ctrl_fp 1'b0
core__mem_ctrl_rocc 1'b0
core__csr__small_0 6'h01
core__mem_ctrl_branch 1'b0
core__mem_ctrl_jal 1'b0
core__mem_ctrl_jalr 1'b0
coverage29 64'h008900200082a82e
core__mem_ctrl_rxs2 1'b1
core__mem_ctrl_rxs1 1'b1
core__rf_ext__Memory[11] 64'hffffffffffffffff
core__ibuf__buf_btb_entry 1'b0
core__mem_ctrl_sel_alu2 2'b10
core__ibuf__buf_btb_bht_history 8'h00
core__mem_ctrl_sel_alu1 2'b01
dcache__tag_array_0_ext__Memory[10] 22'h3fffff
core__mem_ctrl_sel_imm 3'b000
frontend__fq__elts_1_mask 2'b00
coverage5 64'h2082082082082082
frontend__fq__elts_1_xcpt_pf_inst 1'b0
core__mem_ctrl_alu_dw 1'b0
frontend__fq__elts_1_xcpt_gf_inst 1'b0
core__csr__large_0 58'h000000000000000
core__mem_ctrl_alu_fn 4'b0110
frontend__fq__elts_1_xcpt_ae_inst 1'b0
core__ibuf__buf_btb_bht_value 1'b0
frontend__fq__elts_1_replay 1'b0
frontend__icache__tag_array_0_ext__Memory[23] 21'h1fffff
core__ibuf__buf_pc 34'h3ffffffff
frontend__fq__elts_2_btb_cfiType 2'b00
core__mem_ctrl_mem 1'b0
frontend__fq__elts_2_btb_taken 1'b0
core__mem_ctrl_mem_cmd 5'h00
frontend__fq__elts_2_btb_mask 2'b00
dcache__s1_flush_valid 1'b0
dcache__cached_grant_wait 1'b0
frontend__fq__elts_2_btb_bridx 1'b0
dcache__release_ack_wait 1'b0
frontend__fq__elts_2_btb_target 33'h000000000
dcache__release_ack_addr 32'h001fffc0
core__mem_ctrl_rfs1 1'b0
core__mem_ctrl_rfs2 1'b0
core__mem_ctrl_rfs3 1'b0
core__mem_ctrl_wfd 1'b0
core__mem_ctrl_mul 1'b0
core__mem_ctrl_div 1'b1
core__mem_ctrl_wxd 1'b1
dcache__tag_array_0_ext__Memory[11] 22'h3fffff
core__mem_ctrl_csr 3'b000
tlMasterXbar__monitor__b_first_counter 9'h000
core__mem_ctrl_fence_i 1'b0
core__mem_ctrl_fence 1'b0
core__mem_ctrl_amo 1'b0
frontend__icache__tag_array_0_ext__Memory[24] 21'h1fffff
core__mem_ctrl_dp 1'b0
core__wb_ctrl_legal 1'b1
core__wb_ctrl_fp 1'b0
core__wb_ctrl_rocc 1'b0
core__wb_ctrl_branch 1'b0
core__wb_ctrl_jal 1'b0
core__wb_ctrl_jalr 1'b0
core__wb_ctrl_rxs2 1'b1
core__wb_ctrl_rxs1 1'b1
core__wb_ctrl_sel_alu2 2'b10
core__wb_ctrl_sel_alu1 2'b01
core__ibuf__buf_data 32'hffffffff
core__wb_ctrl_sel_imm 3'b000
tlMasterXbar__monitor__opcode_2 3'b000
dcache__tag_array_0_ext__Memory[12] 22'h3fffff
core__wb_ctrl_alu_dw 1'b0
tlMasterXbar__monitor__param_2 2'b00
core__wb_ctrl_alu_fn 4'b0110
dcache__release_state 4'b0010
frontend__fq__elts_2_btb_entry 1'b0
tlMasterXbar__monitor__size_2 4'b0110
frontend__fq__elts_2_btb_bht_history 8'h00
frontend__icache__tag_array_0_ext__Memory[25] 21'h1fffff
core__wb_ctrl_mem 1'b0
dcache__refill_way 2'b00
core__wb_ctrl_mem_cmd 5'h00
tlMasterXbar__monitor__source_2 1'b0
tlMasterXbar__monitor__address_1 32'hfffff000
core__wb_ctrl_rfs1 1'b0
frontend__fq__elts_2_btb_bht_value 1'b0
dcache__uncachedInFlight_0 1'b0
core__wb_ctrl_rfs2 1'b0
frontend__fq__elts_2_pc 34'h3ffffffff
dcache__uncachedReqs_0_addr 34'h000000006
core__wb_ctrl_rfs3 1'b0
core__wb_ctrl_wfd 1'b0
coverage30 64'h0089002000890020
core__wb_ctrl_mul 1'b0
core__wb_ctrl_div 1'b1
core__rf_ext__Memory[12] 64'hffffffffffffffff
core__wb_ctrl_wxd 1'b1
core__wb_ctrl_csr 3'b000
core__wb_ctrl_fence_i 1'b0
dcache__tag_array_0_ext__Memory[13] 22'h3fffff
coverage6 64'h820820820820ae08
core__wb_ctrl_fence 1'b0
core__wb_ctrl_amo 1'b0
core__wb_ctrl_dp 1'b0
core__ex_reg_xcpt_interrupt 1'b0
frontend__icache__tag_array_0_ext__Memory[26] 21'h1fffff
core__ex_reg_valid 1'b0
core__ex_reg_rvc 1'b0
core__ex_reg_btb_resp_cfiType 2'b00
core__ibuf__buf_mask 2'b00
core__ex_reg_btb_resp_taken 1'b0
core__ibuf__buf_xcpt_pf_inst 1'b0
core__ex_reg_btb_resp_mask 2'b00
core__ibuf__buf_xcpt_gf_inst 1'b0
core__ibuf__buf_xcpt_ae_inst 1'b0
core__ex_reg_btb_resp_bridx 1'b0
core__ibuf__buf_replay 1'b0
core__ex_reg_btb_resp_target 33'h000000000
core__ibuf__ibufBTBResp_cfiType 2'b00
core__ibuf__ibufBTBResp_taken 1'b0
core__ibuf__ibufBTBResp_mask 2'b00
core__ibuf__ibufBTBResp_bridx 1'b0
core__ibuf__ibufBTBResp_target 33'h000000000
dcache__tag_array_0_ext__Memory[14] 22'h3fffff
frontend__fq__elts_2_data 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[27] 21'h1fffff
dcache__pstore2_storegen_mask 8'hff
dcache__tag_array_0_ext__Memory[15] 22'h3fffff
core__ex_reg_btb_resp_entry 1'b0
frontend__icache__tag_array_0_ext__Memory[28] 21'h1fffff
core__ex_reg_btb_resp_bht_history 8'h00
core__ibuf__ibufBTBResp_entry 1'b0
core__ibuf__ibufBTBResp_bht_history 8'h00
core__ex_reg_btb_resp_bht_value 1'b0
core__ex_reg_xcpt 1'b0
core__ex_reg_flush_pipe 1'b0
frontend__fq__elts_2_mask 2'b00
core__ex_reg_load_use 1'b0
coverage31 64'h8389002000890020
core__ex_reg_cause 64'h800000000000000e
frontend__fq__elts_2_xcpt_pf_inst 1'b0
dcache__uncachedReqs_0_tag 6'h3c
core__rf_ext__Memory[13] 64'hffffffffffffffff
frontend__fq__elts_2_xcpt_gf_inst 1'b0
frontend__fq__elts_2_xcpt_ae_inst 1'b0
core__ibuf__ibufBTBResp_bht_value 1'b0
frontend__fq__elts_2_replay 1'b0
core__csr__small_1 6'h0b
frontend__fq__elts_3_btb_cfiType 2'b00
frontend__fq__elts_3_btb_taken 1'b0
coverage7 64'h0820820820820ae0
frontend__fq__elts_3_btb_mask 2'b00
dcache__tag_array_0_ext__Memory[16] 22'h3fffff
tlMasterXbar__monitor__c_first_counter 9'h002
frontend__icache__tag_array_0_ext__Memory[29] 21'h1fffff
frontend__fq__elts_3_btb_bridx 1'b0
frontend__fq__elts_3_btb_target 33'h000000000
dcache__uncachedReqs_0_cmd 5'h00
core__csr__large_1 58'h000000000000000
dcache__uncachedReqs_0_size 2'b11
dcache__uncachedReqs_0_signed 1'b0
dcache__uncachedReqs_0_dprv 2'b00
tlMasterXbar__monitor_1__a_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[30] 21'h1fffff
dcache__tag_array_0_ext__Memory[17] 22'h3fffff
dcache__uncachedReqs_0_dv 1'b0
dcache__uncachedReqs_0_phys 1'b0
dcache__uncachedReqs_0_no_alloc 1'b0
tlMasterXbar__monitor__opcode_3 3'b101
dcache__uncachedReqs_0_no_xcpt 1'b0
dcache__uncachedReqs_0_data 64'h0000000000000000
tlMasterXbar__monitor__param_3 3'b011
frontend__fq__elts_3_btb_entry 1'b0
tlMasterXbar__monitor__size_3 4'b0110
frontend__fq__elts_3_btb_bht_history 8'h00
tlMasterXbar__monitor_1__address 32'h00000800
tlMasterXbar__monitor__source_3 1'b0
tlMasterXbar__monitor__address_2 32'hfffff000
frontend__icache__tag_array_0_ext__Memory[31] 21'h1fffff
dcache__tag_array_0_ext__Memory[18] 22'h3fffff
frontend__fq__elts_3_btb_bht_value 1'b0
frontend__fq__elts_3_pc 34'h3ffffffff
coverage32 64'haeaaa9aaaaae65a0
core__ex_reg_replay 1'b0
core__rf_ext__Memory[14] 64'hffffffffffffffff
core__ex_reg_pc 34'h000010050
coverage8 64'h2bae082082082082
frontend__icache__tag_array_0_ext__Memory[32] 21'h1fffff
dcache__tag_array_0_ext__Memory[19] 22'h3fffff
tlMasterXbar__monitor__inflight 2'b00
tlMasterXbar__monitor__inflight_opcodes 8'h00
frontend__fq__elts_3_data 32'hffffffff
tlMasterXbar__monitor__inflight_sizes 16'h0000
frontend__icache__tag_array_0_ext__Memory[33] 21'h1fffff
dcache__tag_array_0_ext__Memory[20] 22'h3fffff
core__ex_reg_mem_size 2'b10
core__ex_reg_inst 32'hffffffff
ptw__state_reg_1 7'h00
ptw__valid_1 8'h00
frontend__icache__s1_valid 1'b1
frontend__icache__tag_array_0_ext__Memory[34] 21'h1fffff
frontend__icache__s1_vaddr 33'h000000804
core___r 32'h00000004
dcache__tag_array_0_ext__Memory[21] 22'h3fffff
frontend__fq__elts_3_mask 2'b00
frontend__fq__elts_3_xcpt_pf_inst 1'b0
frontend__fq__elts_3_xcpt_gf_inst 1'b0
frontend__fq__elts_3_xcpt_ae_inst 1'b0
frontend__fq__elts_3_replay 1'b0
frontend__fq__elts_4_btb_cfiType 2'b00
frontend__fq__elts_4_btb_mask 2'b00
coverage33 64'haeaa966aaaaaaaaa
frontend__fq__elts_4_btb_bridx 1'b0
core__rf_ext__Memory[15] 64'hffffffffffffffff
frontend__fq__elts_4_btb_target 33'h000000000
core__ex_reg_raw_inst 32'hffffffff
frontend__icache__tag_array_0_ext__Memory[35] 21'h1fffff
coverage9 64'h820820820820ae08
dcache__tag_array_0_ext__Memory[22] 22'h3fffff
frontend__icache__s2_valid 1'b1
frontend__icache__s2_hit 1'b0
frontend__icache__invalidated 1'b0
frontend__icache__refill_valid 1'b1
tlMasterXbar__monitor__a_first_counter_1 9'h000
tlMasterXbar__monitor_1__d_first_counter 9'h000
frontend__icache__tag_array_0_ext__Memory[36] 21'h1fffff
frontend__icache__s2_request_refill_REG 1'b0
frontend__icache__refill_paddr 32'h00000800
dcache__tag_array_0_ext__Memory[23] 22'h3fffff
frontend__fq__elts_4_btb_entry 1'b0
frontend__fq__elts_4_btb_bht_history 8'h00
core__ex_reg_wphit_0 1'b0
core__mem_reg_xcpt_interrupt 1'b0
core__mem_reg_valid 1'b0
dcache__uncachedReqs_0_mask 8'h00
core__mem_reg_rvc 1'b0
core__mem_reg_btb_resp_cfiType 2'b00
core__mem_reg_btb_resp_taken 1'b0
frontend__fq__elts_4_btb_bht_value 1'b0
core__mem_reg_btb_resp_mask 2'b00
frontend__fq__elts_4_pc 34'h3ffffffff
core__mem_reg_btb_resp_bridx 1'b0
core__mem_reg_btb_resp_target 33'h000000000
frontend__icache__tag_array_0_ext__Memory[37] 21'h1fffff
dcache__tag_array_0_ext__Memory[24] 22'h3fffff
tlMasterXbar__monitor_1__opcode_1 3'b111
tlMasterXbar__monitor_1__param_1 2'b11
tlMasterXbar__monitor_1__size_1 4'b0011
frontend__icache__refill_vaddr 33'h000000800
coverage34 64'h000000000020fbfa
tlMasterXbar__monitor_1__sink 2'b00
core__rf_ext__Memory[16] 64'hffffffffffffffff
tlMasterXbar__monitor_1__denied 1'b1
tlMasterXbar__monitor_1__inflight 1'b1
tlMasterXbar__monitor_1__inflight_opcodes 4'b1001
frontend__icache__tag_array_0_ext__Memory[38] 21'h1fffff
coverage10 64'h0820820820820820
tlMasterXbar__monitor_1__inflight_sizes 8'h0d
dcache__s1_did_read 1'b0
dcache__tag_array_0_ext__Memory[25] 22'h3fffff
frontend__fq__elts_4_data 32'hffffffff
core__mem_reg_btb_resp_entry 1'b0
tlMasterXbar__monitor_1__a_first_counter_1 9'h000
core__mem_reg_btb_resp_bht_history 8'h00
core__mem_reg_btb_resp_bht_value 1'b0
core__mem_reg_xcpt 1'b0
frontend__icache__tag_array_0_ext__Memory[39] 21'h1fffff
core__mem_reg_replay 1'b0
core__mem_reg_flush_pipe 1'b0
core__mem_reg_cause 64'h800000000000000e
tlMasterXbar__monitor__d_first_counter_1 9'h002
dcache__tag_array_0_ext__Memory[26] 22'h3fffff
dcache__data__data_arrays_0_ext__Memory 1'b0
dcache__data__data_arrays_0_ext___RW0_raddr_d0 9'h007
frontend__fq__elts_4_mask 2'b00
frontend__icache__tag_array_0_ext__Memory[40] 21'h1fffff
frontend__fq__elts_4_xcpt_pf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_ren_d0 1'b1
frontend__fq__elts_4_xcpt_gf_inst 1'b0
dcache__data__data_arrays_0_ext___RW0_rmode_d0 1'b0
frontend__fq__elts_4_xcpt_ae_inst 1'b0
frontend__fq__elts_4_replay 1'b0
dcache__tag_array_0_ext__Memory[27] 22'h3fffff
core__rf_ext__Memory[17] 64'hffffffffffffffff
frontend__icache__tag_array_0_ext__Memory[41] 21'h1fffff
coverage11 64'h20820820ae082082
dcache__tag_array_0_ext__Memory[28] 22'h3fffff
tlMasterXbar__monitor_1__d_first_counter_1 9'h000
frontend__icache__tag_array_0_ext__Memory[42] 21'h1fffff
core__dcache_blocked_blocked 1'b0
core__mem_reg_slow_bypass 1'b0
core__rocc_blocked 1'b0
core__mem_reg_load 1'b0
core__mem_reg_store 1'b0
core__io_imem_progress_REG 1'b0
core__mem_reg_pc 34'h00001004c
dcache__tag_array_0_ext__Memory[29] 22'h3fffff
frontend__icache__counter 9'h000
frontend__icache__tag_array_0_ext__Memory[43] 21'h1fffff
dcache__counter 9'h002
core__csr__reg_mstatus_v 1'b0
core__csr__reg_mstatus_mpv 1'b0
core__csr__reg_mstatus_gva 1'b0
1
# Add Postfix Information after this line
