<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fp_math_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="neural_network_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="neural_network_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="neural_network_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="parallel_adder_16_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1582696165" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1582696165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582765721" xil_pn:in_ck="3103498719841759386" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1582765721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="definitions.v"/>
      <outfile xil_pn:name="fp_math_tb.v"/>
      <outfile xil_pn:name="fp_multiplier.v"/>
      <outfile xil_pn:name="neural_network_tb.v"/>
      <outfile xil_pn:name="parallel_adder_16.v"/>
      <outfile xil_pn:name="parallel_adder_16_tb.v"/>
      <outfile xil_pn:name="parallel_adder_4.v"/>
      <outfile xil_pn:name="parallel_adder_784.v"/>
      <outfile xil_pn:name="relu.v"/>
      <outfile xil_pn:name="sigmoid.v"/>
      <outfile xil_pn:name="vga_display.v"/>
    </transform>
    <transform xil_pn:end_ts="1582756955" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7435285019996384412" xil_pn:start_ts="1582756955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582756955" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5108825848438145958" xil_pn:start_ts="1582756955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582755104" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9150651868321260754" xil_pn:start_ts="1582755104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582765721" xil_pn:in_ck="3103498719841759386" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1582765721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="definitions.v"/>
      <outfile xil_pn:name="fp_math_tb.v"/>
      <outfile xil_pn:name="fp_multiplier.v"/>
      <outfile xil_pn:name="neural_network_tb.v"/>
      <outfile xil_pn:name="parallel_adder_16.v"/>
      <outfile xil_pn:name="parallel_adder_16_tb.v"/>
      <outfile xil_pn:name="parallel_adder_4.v"/>
      <outfile xil_pn:name="parallel_adder_784.v"/>
      <outfile xil_pn:name="relu.v"/>
      <outfile xil_pn:name="sigmoid.v"/>
      <outfile xil_pn:name="vga_display.v"/>
    </transform>
    <transform xil_pn:end_ts="1582765726" xil_pn:in_ck="3103498719841759386" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6285366121825336567" xil_pn:start_ts="1582765721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="neural_network_tb_beh.prj"/>
      <outfile xil_pn:name="neural_network_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1582765726" xil_pn:in_ck="1660309678138501069" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3635063763153936646" xil_pn:start_ts="1582765726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="neural_network_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
