 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fir4rca
Version: K-2015.06-SP2
Date   : Sun Dec 12 08:16:32 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dr_reg_3_/CP (DFQD4)                     0.00       0.00 r
  dr_reg_3_/Q (DFQD4)                      0.12       0.12 r
  U349/ZN (NR2D8)                          0.02       0.14 f
  U564/ZN (NR2D3)                          0.04       0.18 r
  U348/ZN (ND3D4)                          0.04       0.22 f
  U347/ZN (ND2D3)                          0.03       0.24 r
  U545/ZN (ND2D4)                          0.03       0.27 f
  U367/ZN (ND2D2)                          0.02       0.30 r
  U816/Z (CKXOR2D4)                        0.07       0.37 r
  U835/ZN (INVD1)                          0.02       0.39 f
  U260/ZN (ND2D2)                          0.02       0.42 r
  U340/ZN (CKND2D4)                        0.02       0.44 f
  U769/ZN (AOI21D4)                        0.05       0.50 r
  U343/ZN (CKND2D2)                        0.04       0.54 f
  U370/ZN (ND3D1)                          0.03       0.57 r
  U264/ZN (ND3D2)                          0.03       0.60 f
  U311/ZN (NR3D1)                          0.03       0.63 r
  s_reg_13_/D (DFQD1)                      0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.50       0.50
  clock network delay (ideal)              0.00       0.50
  s_reg_13_/CP (DFQD1)                     0.00       0.50 r
  library setup time                      -0.04       0.46
  data required time                                  0.46
  -----------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


1
