// Seed: 4166399802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) $display(1, 1, id_2, 1 - id_3, 1 == id_3, {id_6 + id_7} != (id_6));
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12,
    input wor id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    output supply1 id_17,
    input uwire id_18,
    output uwire id_19,
    input uwire id_20,
    output wor id_21,
    input wor id_22,
    output uwire id_23
);
  assign id_0 = ^(id_11);
  always @(posedge id_6 or posedge 1 - id_18) begin : LABEL_0
    id_19 = id_20;
  end
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  assign modCall_1.id_2 = 0;
endmodule
