{"vcs1":{"timestamp_begin":1731733602.445528267, "rt":1.72, "ut":0.28, "st":0.24}}
{"vcselab":{"timestamp_begin":1731733604.238373137, "rt":1.12, "ut":0.33, "st":0.17}}
{"link":{"timestamp_begin":1731733605.428810649, "rt":0.29, "ut":0.10, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731733601.844424657}
{"VCS_COMP_START_TIME": 1731733601.844424657}
{"VCS_COMP_END_TIME": 1731733607.002849925}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333760}}
{"stitch_vcselab": {"peak_mem": 231564}}
