// Seed: 4252576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    id_9,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7
);
  assign id_0 = -1'b0;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10
  );
  wand id_11;
  wire id_12;
  wire id_13;
  final {id_6, id_11, 1'b0} = id_3;
  assign id_9 = -1 - id_2;
endmodule
