- name: ICC_EOIR1
  long_name: "Interrupt Controller End Of Interrupt Register 1"
  purpose: |
       "
       A PE writes to this register to inform the CPU interface that it has
       completed the processing of the specified Group 1 interrupt.
       "
  size: 32
  arch: armv8a
  execution_state: aarch32
  is_internal: True

  access_mechanisms:
      - name: mcr
        is_write: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0xc
        crn: 0xc

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: INTID
            lsb: 0
            msb: 23

          - name: 0
            lsb: 24
            msb: 31
            reserved0: True
