[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OPA857IRGTR production of TEXAS INSTRUMENTS from the text:IN\nOUTNOUTRF2\nRF1\n25/c87\n25/c87+VS GND CTRL\nTest_SD\nTest_IN1:1\n2 k/c87TIA\nTEST\nREF Clamping\nCircuitCLAMP\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nOPA857 Ultralow-Noise, Wideband, Selectable-Feedback Resistance\nTransimpedance Amplifier\n11Features\n1•Internal Midscale Reference Voltage\n•Pseudo-Differential Output Voltage\n•Wide Dynamic Range\n•Closed-Loop Transimpedance Bandwidth:\n–125MHz (5-kΩTransimpedance Gain,\n1.5-pF External Parasitic Capacitance)\n–105MHz (20-kΩTransimpedance Gain,\n1.5-pF External Parasitic Capacitance)\n•Ultralow Input-Referred Current Noise\n(Brickwall Filter BW=135MHz):\n15nARMS(20-kΩTransimpedance)\n•Very Fast Overload Recovery Time: <25ns\n•Internal Input Protection Diode\n•Power Supply:\n–Voltage: 2.7Vto3.6V\n–Current: 23.4 mA\n•Extended Temperature Range: –40°Cto+85°C\n2Applications\n•Photodiode Monitoring\n•High-Speed I/VConversion\n•Optical Amplifiers\n•CAT-Scanner Front-Ends3Description\nThe OPA857 isawideband, fastoverdrive recovery,\nfast-settling, ultralow-noise transimpedance amplifier\ntargeted atphotodiode monitoring applications. With\nselectable feedback resistance, the OPA857\nsimplifies the design ofhigh-performance optical\nsystems. Very fast overload recovery time and\ninternal input protection provide thebest combination\ntoprotect theremainder ofthesignal chain from\noverdrive while minimizing recovery time. The two\nselectable transimpedance gain configurations allow\nhigh dynamic range andflexibility required inmodern\ntransimpedance amplifier applications. The OPA857\nisavailable ina3-mm ×3-mm VQFN package.\nThe device ischaracterized foroperation over thefull\nindustrial temperature range from –40°Cto+85°C.\nDevice Information(1)\nDEVICE NAME PACKAGE BODY SIZE\nOPA857 VQFN (16) 3mm×3mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedatasheet.\nFunctional Block Diagram\n2OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ..................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 15\n7.4 Device Functional Modes ........................................ 178Application andImplementation ........................ 18\n8.1 Application Information ............................................ 18\n8.2 Typical Application ................................................. 18\n9Power-Supply Recommendations ...................... 23\n10Layout ................................................................... 23\n10.1 Layout Guidelines ................................................. 23\n10.2 Layout Example .................................................... 24\n11Device andDocumentation Support ................. 25\n11.1 Device Support ...................................................... 25\n11.2 Documentation Support ........................................ 25\n11.3 Receiving Notification ofDocumentation Updates 25\n11.4 Community Resources .......................................... 25\n11.5 Trademarks ........................................................... 25\n11.6 Electrostatic Discharge Caution ............................ 26\n11.7 Glossary ................................................................ 26\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 26\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(April 2014) toRevision D Page\n•Changed Features bullets ...................................................................................................................................................... 1\n•Changed "Precision "to"High-Speed "in2ndApplications bullet ........................................................................................... 1\n•Changed pinconfiguration drawing andpinfunctions table ................................................................................................... 4\n•Changed Handling Ratings table toESD Ratings andmoved storage temperature toAbsolute Maximum Ratings ............ 5\n•Changed Supply Input Voltage minvalue from 3.0to2.7inRecommended Operating Conditions ..................................... 5\n•Changed VOUT unitfrom VPtoVPPinElectrical Charateristics condition line...................................................................... 6\n•Changed allACPerformance values except Closed-Loop Output Impedance ..................................................................... 6\n•Changed testconditions forEquivalent Input-Referred Current Noise parameter inElectrical Characteristics .................... 6\n•Deleted Operating Voltage from Electrical Characteristics; already inRecommended Operating Conditions ...................... 7\n•Deleted Temperature Range from Electrical Characteristics; already inRecommended Operating Conditions ................... 7\n•Changed allplots inTypical Characteristics section except figures 17,35,and36............................................................. 8\n•Changed 4.5kΩand18.2 kΩto5kΩand20kΩ,respectively, infirstparagrpah ofOverview section .............................. 14\n•Changed textinTransimpedance Amplifier (TIA) Block section .......................................................................................... 15\n•Changed textinReference Voltage (REF) Block section..................................................................................................... 15\n•Changed textinIntegrated Test Structure (TEST) Block section ........................................................................................ 15\n•Changed Table 2values ....................................................................................................................................................... 17\n•Added Test Mode section ..................................................................................................................................................... 17\n•Changed Application Information section ............................................................................................................................. 18\n•Changed Figure 50;updated pinnames .............................................................................................................................. 24\nChanges from Revision B(January 2014) toRevision C Page\n•Changed document format tomeet new data sheet standards; added Handling Ratings andDevice and\nDocumentation Support sections, andmoved existing sections ............................................................................................ 1\n•Changed OUTN toOUT inOutput Voltage Swing parameter testconditions ....................................................................... 6\n•Changed Functional Block Diagram .................................................................................................................................... 14\n3OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedChanges from Revision A(December 2013) toRevision B Page\n•Changed document status toProduction Data ....................................................................................................................... 1\n•Changed transimpedance value inboth sub-bullets ofBandwidth Features bullet ................................................................ 1\n•Changed Extended Temperature Range Features bullet toarange of–40°Cto+85°C....................................................... 1\n•Changed firstsentence ofDescription section: added "targeted atphotodiode monitoring applications "............................. 1\n•Changed temperature range to–40°Cto+85°Cinlastsentence ofDescription section ...................................................... 1\n•Changed front-page graphic ................................................................................................................................................... 1\n•Added pages 2through endofdocument .............................................................................................................................. 4\nChanges from Original (December 2013) toRevision A Page\n•Changed document status toProduct Preview ...................................................................................................................... 1\n•Deleted allpages past page 1................................................................................................................................................ 1\n•Deleted fourth Applications bullet ........................................................................................................................................... 1\n•Changed firstsentence ofDescription section ....................................................................................................................... 1\n16 NC 5 OUTN1 GND 12  GND15 IN 6 GND2 CTRL 11  +VS 14 Test_IN 7 GND3 GND 10  +VS 13 Test_SD 8 OUT4 GND 9  +VS \nNot to scaleThermal\nPad\n4OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nRGT Package\n16-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nCTRL 2 IControl pinfortransimpedance gain.\nGND, logic 0=5-kΩinternal resistance; +VS,logic 1=20-kΩinternal resistance.\nGND 1,3,4,6,7,12 I Ground\nIN 15 I Input\nNC 16 — Notconnected\nOUT 8 O Signal output\nOUTN 5 O Common-mode voltage output reference\nTest_IN 14 I Test mode input. Connect to+VSduring normal operation.\nTest_SD 13 I Test mode enable. Connect toGND fornormal operation, andconnect to+VStoenable testmode.\n+VS 9,10,11 I Supply voltage\n5OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVoltageSupply voltage, VS–toVS+ 3.8\nV Input andoutput voltage, VIN,VOUTpins (VS–)–0.7 (VS+)+0.7\nDifferential input voltage 1\nCurrentOutput current 50\nmA\nInput current, VINpin 10\nContinuous power dissipation See Thermal Information table\nTemperatureMaximum junction, TJ 150\n°CMaximum junction, TJ(continuous operation, long-term reliability) 140\nOperating free-air, TA –40 85\nStorage, Tstg –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVSSSupply input voltage 2.7 3.3 3.6 V\nTJOperating junction temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).6.4 Thermal Information\nTHERMAL METRIC(1)OPA857\nUNIT RGT (VQFN)\n16PINS\nRθJA Junction-to-ambient thermal resistance 67.1 °C/W\nRθJC(top) Junction-to-case(top) thermal resistance 91.6 °C/W\nRθJB Junction-to-board thermal resistance 41.6 °C/W\nψJT Junction-to-top characterization parameter 7.1 °C/W\nψJB Junction-to-board characterization parameter 41.7 °C/W\nRθJC(bot) Junction-to-case(bottom) thermal resistance 23.1 °C/W\n6OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Junction temperature =ambient for70°Cspecifications.\n(2) Test levels: (A)100% tested at25°C.Overtemperature limits setbycharacterization andsimulation. (B)Limits setbycharacterization\nandsimulation. (C)Typical value only forinformation.\n(3) See theApplication andImplementation section fordetails onloading andeffective transimpedance gain.\n(4) Note thattheeffective transimpedance gain isreduced to18.2 kΩand4.5kΩ,respectively, with a500-Ωload resulting from theinternal\nseries resistance onOUT andOUTN.\n(5) Junction temperature =ambient atlowtemperature; junction temperature =ambient +3.5°Cforovertemperature specifications.6.5 Electrical Characteristics\natTA=25°C(1),VS=3.3V,VS+–VS–=3.3V,CSource =1.5pF,VOUT=0.5VPP(differential), RL=500-Ωdifferential, single-\nended input, pseudo-differential output, andinput andoutput referenced tomidsupply (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL(2)\nACPERFORMANCE\nSmall-signal bandwidthCTRL =1,TA=–40°Cto+85°C 105 MHz C\nCTRL =0,TA=–40°Cto+85°C 125 MHz C\nSR Slew rate(differential) VOUT=1-Vstep 215 V/μs C\ntSSettling time to1%VOUT=0.5-V step, CTRL =0,TA=25°C 8 ns B\nVOUT=0.5-V step, CTRL =1,TA=25°C 8 ns B\nSettling time to0.001%VOUT=0.5-V step, CTRL =0 600 ns C\nVOUT=0.5-V step, CTRL =1 700 ns C\nHD2 Second-harmonic distortionVOUT=0.5VPP,f=10MHz, RF=5kΩ,TA=25°C –80 dBc C\nVOUT=0.5VPP,f=10MHz, RF=20kΩ,TA=25°C –83 dBc C\nHD3 Third-harmonic distortionVOUT=0.5VPP,f=10MHz, RF=5kΩ,TA=25°C –88 dBc C\nVOUT=0.5VPP,f=10MHz, RF=20kΩ,TA=25°C –83 dBc C\nEquivalent input-referred\ncurrent noiseCTRL =0,using 135-MHz brickwall filter 25 nARMS C\nCTRL =1,using 135-MHz brickwall filter 15 nARMS C\nOverdrive recovery timeIIN=2xoverload, CTRL =1,settling to1%offinal\nvalue25 ns B\nClosed-loop output\nimpedancef=1MHz (differential) 50 Ω C\nDCPERFORMANCE\nTransimpedance gainCTRL =1into500Ω(3)(4)18.2 kΩ C\nCTRL =0into500Ω(3)(4)4.5 kΩ C\nTransimpedance gain error TA=25°C,RF=20kΩandRF=5kΩ ±1% ±15% A\nVOO Output offset voltageTA=+25°C ±1 ±5 mV A\nTA=–40°Cto+85°C(5)±6 mV B\nOutput offset voltage drift TA=–40°Cto+85°C(5)±15μV/°C C\nVICRCommon-mode voltage\nrangeTA=25°C,OUTN 1.78 1.83 1.88 V A\nINPUT\nInput pincapacitance 2 pF C\nOUTPUT\nOutput voltage swingOUT, TA=25°C 0.6 1.9 V A\nTA=–40°Cto+85°C(5)1.9 V B\nOutput current drive\n(forlinear operation)OUT, differential 50-Ωbetween OUT andOUTN+5 mA C\n–20 mA C\n7OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTA=25°C(1),VS=3.3V,VS+–VS–=3.3V,CSource =1.5pF,VOUT=0.5VPP(differential), RL=500-Ωdifferential, single-\nended input, pseudo-differential output, andinput andoutput referenced tomidsupply (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL(2)\nPOWER SUPPLY\nQuiescent operating currentCTRL =0,TA=25°C 20.5 23.4 26.3 mA A\nCTRL =0,TA=–40°Cto+85°C(5)20.0 26.8 mA B\nCTRL =1,TA=25°C 20.5 23.4 26.3 mA A\nCTRL =1,TA=–40°Cto+85°C(5)20.0 26.8 mA B\nPSRR Power-supply rejection ratioAtdc,TA=25°C 70 80 dB A\nf=10MHz, TA=–40°Cto+85°C(5)15 18 dB B\nLOGIC LEVEL (CTRL)\nVIH High-level input voltage 2 V A\nVIL Low-level input voltage 0.8 V A\nHigh-level control pininput\nbias current1 µA A\nLow-level control pininput\nbias current1 µA A\nTime (50 ns/div)Output Voltage (V)\n-1.25-1-0.75-0.5-0.2500.25\nD005\nTime (50 ns/div)Output Voltage (V)\n-1.25-1-0.75-0.5-0.2500.25\nD006\nFrequency (Hz)Normalized Gain (dB :)\n-4-3-2-10123\n1M 10M 100M\nD003100 :\n500 :\n1 k:\n5 k:\nFrequency (Hz)Normalized Gain (dB :)\n-18-15-12-9-6-303\n1M 10M 100M 500M\nD004-40qC\n25qC\n85qC\nFrequency (Hz)Normalized Gain (dB :)\n-4-3-2-10123\n1M 10M 100M\nD001100 :\n500 :\n1 k:\n5 k:\nFrequency (Hz)Normalized Gain (dB :)\n-18-15-12-9-6-303\n1M 10M 100M 500M\nD002-40qC\n25qC\n85qC\n8OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nAtTA=25°C,CS=1.5pF,andRL=500-Ωdifferential between OUT andOUTN (unless otherwise noted).\nTZGain =20kΩ\nFigure 1.Frequency Response vsLoad ResistanceTZGain =20kΩ\nFigure 2.Frequency Response vsTemperature\nTZGain =5kΩ\nFigure 3.Frequency Response vsLoad ResistanceTZGain =5kΩ\nFigure 4.Frequency Response vsTemperature\nTZGain =20kΩ\nFigure 5.1-VPPPulse ResponseTZGain =5kΩ\nFigure 6.1-VPPPulse Response\nFrequency (Hz)Normalized Gain (dB :)\n-4-3-2-10123\n1M 10M 100M\nD011Parasitic\n1.5 pF\n4.7 pF\n10 pF\n22 pF\nFrequency (Hz)Normalized Gain (dB :)\n-4-3-2-10123\n1M 10M 100M\nD012Parasitic\n1.5 pF\n4.7 pF\n10 pF\n22 pF\nSource Capacitance (pF)Input-Referred Current Noise (nA RMS)\n0 5 10 15 20 25020406080100\nD0105-k: Gain\nSource Capacitance (pF)Input-Referred Current Noise (nA RMS)\n0 5 10 15 20 25020406080100\nD00920-k: Gain\nTemperature ( qC)Input-Referred Current Noise (nA RMS)\n-50 -25 0 25 50 75 1001015202530\nD0075-k: Gain\n20-k: Gain\nSupply Voltage (V)Input-Referred Current Noise (nA RMS)\n2.5 2.75 3 3.25 3.5 3.751015202530\nD0085-k: Gain\n20-k: Gain\n9OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,CS=1.5pF,andRL=500-Ωdifferential between OUT andOUTN (unless otherwise noted).\nFigure 7.RMS Input-Referred Current Noise\nvsTemperatureFigure 8.RMS Input-Referred Current Noise\nvsSupply Voltage\nFigure 9.RMS Input-Referred\nCurrent Noise vsCapacitanceFigure 10.Gain RMS Input-Referred\nCurrent Noise vsInput Capacitance\nTZGain =20kΩ\nFigure 11.Gain Frequency Response vs\nInput CapacitanceTZGain =5kΩ\nFigure 12.Gain Frequency Response vs\nInput Capacitance\nFrequency (Hz)Harmonic Distortion (dBc)\n-90-85-80-75-70-65-60-55-50\n1M 10M 100M\nD018HD2\nHD3\n0 5 10 15 20 25 \n-50 -25 0 25 50 75 100 125 Output Current (mA) \nTemperature ( \x83C) Source \nSink \nC016 \n±100 ±90 ±80 ±70 ±60 ±50 ±40 ±30 ±20 ±10 0 \n0.001 0.01 0.1 1 10 100 1000 PSRR (dB) \nFrequency (MHz) -40\x83C \n+0\x83C \n+25\x83C \n+70\x83C \n+105\x83C \nC014 \n±100 ±90 ±80 ±70 ±60 ±50 ±40 ±30 ±20 ±10 0 \n0.001 0.01 0.1 1 10 100 1000 PSRR (dB) \nFrequency (MHz) -40\x83C \n+0\x83C \n+25\x83C \n+70\x83C \n+105\x83C \nC015 \nTime (100 ns/div)Output Voltage (V)\n-0.8-0.400.40.81.21.62\nD014Measured Output\nIdeal Output\nTime (100 ns/div)Output Voltage (V)\n-0.8-0.400.40.81.21.62\nD013Measured Output\nIdeal Output\n10OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,CS=1.5pF,andRL=500-Ωdifferential between OUT andOUTN (unless otherwise noted).\nTZGain =20kΩ\nFigure 13.2xOverdrive RecoveryTZGain =5kΩ\nFigure 14.2xOverdrive Recovery\nTZGain =20-kΩ\nFigure 15.Power-Supply Rejection Ratio\nvsFrequencyTZGain =5kΩ\nFigure 16.Power-Supply Rejection Ratio\nvsFrequency\nFigure 17.Output Current vsTemperatureTZGain =5kΩ,RLOAD =500Ω\nFigure 18.Harmonic Distortion vsFrequency\nSupply Voltage (V)Harmonic Distortion (dBc)\n2.5 2.7 2.9 3.1 3.3 3.5 3.7-90-85-80-75-70-65-60-55-50\nD024HD2\nHD3\nOutput Load ( :)Harmonic Distortion (dBc)\n01000 2000 3000 4000 5000 6000-90-85-80-75-70-65-60-55-50\nD023HD2\nHD3\nOutput Load ( :)Harmonic Distortion (dBc)\n01000 2000 3000 4000 5000 6000-90-85-80-75-70-65-60-55-50\nD022HD2\nHD3\nOutput Voltage (V)Harmonic Distortion (dBc)\n0 0.25 0.5 0.75 1 1.25-90-85-80-75-70-65-60-55-50\nD021HD2\nHD3\nOutput Voltage (V)Harmonic Distortion (dBc)\n0 0.25 0.5 0.75 1 1.25-90-85-80-75-70-65-60-55-50\nD020HD2\nHD3\nFrequency (Hz)Harmonic Distortion (dBc)\n-90-85-80-75-70-65-60-55-50\n1M 10M 100M\nD019HD2\nHD3\n11OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,CS=1.5pF,andRL=500-Ωdifferential between OUT andOUTN (unless otherwise noted).\nTZGain =20kΩ,RLOAD =500Ω\nFigure 19.Harmonic Distortion vsFrequencyTZGain =5kΩ,RLOAD =500Ω,f=50MHz\nFigure 20.Harmonic Distortion vsOutput Voltage\nTZGain =20kΩ,RLOAD =500Ω,f=50MHz\nFigure 21.Harmonic Distortion vsOutput VoltageTZGain =5kΩ,f=50MHz\nFigure 22.Harmonic Distortion vsRLOAD\nTZGain =20kΩ,f=50MHz\nFigure 23.Harmonic Distortion vsRLOADTZGain =5kΩ,TA=25°C,RLOAD =500Ω,f=50MHz\nFigure 24.Harmonic Distortion vsSupply Voltage\n0 500 1000 1500 2000 2500 \n<21.7 \n22.0 \n22.3 \n22.7 \n23.0 \n23.4 \n23.7 \n24.0 \n24.4 \n24.7 \n25.1 \n25.4 \n25.7 \n26.1 \n26.4 \n26.8 \n27.1 \n>27.4 Count \nQuiescent Current (mA) C028 \n22.92323.123.223.323.423.523.6\n–50 –25 0 25 50 75 100 125Quiescent Current (mA)\nTemperature (°C)5 kΩ\n20 kΩ\nC029\n0 500 1000 1500 2000 2500 \n<21.9 \n22.2 \n22.5 \n22.8 \n23.1 \n23.4 \n23.8 \n24.1 \n24.4 \n24.7 \n25.0 \n25.3 \n25.7 \n26.0 \n26.3 \n26.6 \n26.9 \n>27.2 Count \nQuiescent Current (mA) C027 \nFrequency (Hz)Input Referred Current Noise (pA/ \x97Hz)\n0.1110100\n1M 10M 100M 1G\nD027No Cap\n1.5 pF\n4.7 pF\n10 pF\n22 pF\nFrequency (Hz)Input Referred Current Noise (pA/ \x97Hz)\n0.1110100\n1M 10M 100M 1G\nD026No Cap\n1.5 pF\n4.7 pF\n10 pF\n22 pF\nSupply Voltage (V)Harmonic Distortion (dBc)\n2.5 2.7 2.9 3.1 3.3 3.5 3.7-90-85-80-75-70-65-60-55-50\nD025HD2\nHD3\n12OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,CS=1.5pF,andRL=500-Ωdifferential between OUT andOUTN (unless otherwise noted).\nTZGain =20kΩ,TA=25°C,RLOAD =500Ω,f=50MHz\nFigure 25.Harmonic Distortion vsSupply VoltageTZGain =5kΩ\nFigure 26.Input-Referred Current Noise Density vs\nFrequency\nTZGain =20kΩ\nFigure 27.Input-Referred Current Noise Density vs\nFrequencyTZGain =20kΩ\nFigure 28.IQHistogram\nTZGain =5kΩ\nFigure 29.IQHistogramFigure 30.Quiescent Current vsTemperature\n0 500 1000 1500 2000 2500 3000 3500 4000 4500 \n<1.76 \n1.767 \n1.775 \n1.784 \n1.792 \n1.801 \n1.809 \n1.817 \n1.826 \n1.834 \n1.843 \n1.851 \n1.859 \n1.868 \n1.876 \n1.885 \n1.893 \n>1.9 Count \nReference Voltage (mV) C034 \n1.75 1.77 1.79 1.81 1.83 1.85 1.87 1.89 \n±50 ±25 0 25 50 75 100 125 Reference Voltage (mV) \nTemperature ( \x83C) C035 Characteristic unit \n0 500 1000 1500 2000 2500 3000 3500 \n<-6 \n-5.4 \n-4.7 \n-4.0 \n-3.2 \n-2.5 \n-1.8 \n-1.1 \n-0.4 \n0.4 \n1.1 \n1.8 \n2.5 \n3.2 \n4.0 \n4.7 \n5.4 \n>6 Count \nOutput Offset Voltage (mV) \nC032 \n–0.6–0.4–0.200.20.40.6\n–50 –25 0 25 50 75 100 125Output Offset Voltage (mV)\nTemperature ( °C)5 kΩ\n20 kΩ\nC033Same Characteristic Unit\n0 500 1000 1500 2000 2500 3000 \n<-5 \n-4.5 \n-3.9 \n-3.3 \n-2.7 \n-2.1 \n-1.5 \n-0.9 \n-0.3 \n0.3 \n0.9 \n1.5 \n2.1 \n2.7 \n3.3 \n3.9 \n4.5 \n>5 Count \nOutput Offset Voltage (mV) \nC031 \n101214161820222426\n2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6Quiescent Current (mA)\nSupply Voltage (V)5 kΩ\n20 kΩ\nC030\n13OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTA=25°C,CS=1.5pF,andRL=500-Ωdifferential between OUT andOUTN (unless otherwise noted).\nFigure 31.Quiescent Current vsSupply VoltageTZGain =5kΩ\nFigure 32.Differential VOSOHistogram\nTZGain =20kΩ\nFigure 33.Differential VOSOHistogramFigure 34.Output Offset Voltage vsTemperature\nFigure 35.Reference Voltage (VOUTN)Distribution HistogramFigure 36.Reference Voltage (VOUTN)vsTemperature\nIN\nOUTNOUTRF2\nRF1\n25/c87\n25/c87+VS GND CTRL\nTest_SD\nTest_IN1:1\n2 k/c87TIA\nTEST\nREF Clamping\nCircuitCLAMP\n14OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe OPA857 provides aunique combination oflow-noise, high-bandwidth, and high-transimpedance gain. The\namplifier isoptimized toachieve greater than 100-MHz bandwidth oneither the5-kΩor20-kΩtransimpedance\ngain for the lowest possible RMS noise onthe output for atargeted low input capacitance of\n1.5pF.Note that this1.5-pF capacitance includes theboard parasitic; thus, great attention must beplaced on\nminimizing stray capacitance inthelayout. This value isselected because thedevice isexpected tobedriven by\naphotodiode with biasing high enough toinclude the photodiode capacitance contribution between\napproximately 0.5pFand0.7pF,leaving between 0.8pFto1pFfortheexternal parasitic.\nThe OPA857 isadedicated transimpedance amplifier with apseudo-differential output. Ablock diagram is\nprovided intheFunctional Block Diagram section.\nThere arefourdistinct blocks inthisdiagram: atransimpedance amplifier (TIA), areference voltage (REF), atest\nstructure (TEST), andaninternal clamping circuit (CLAMP).\nThe TIAblock oftheFunctional Block Diagram includes twoselectable gain configurations: RF1and RF2.Fora\n500-Ωload, including theGND alternatives resulting from theinternal 25-Ωseries resistor oneach output, the\nresulting gain is4.5kΩor18.2 kΩ.TheTIAblock isdesigned toprovide excellent bandwidth (>100MHz) inboth\ngain configurations with thelowest possible RMS noise over theentire bandwidth. This level ofperformance is\nachieved byminimizing thenoise gain peaking athigher frequencies. The noise gain peaking resulting from\nfeedback andsource capacitance isthemain noise contributor inhigh-speed transimpedance amplifiers.\nThe reference voltage block oftheFunctional Block Diagram has several purposes: this block provides an\nadequate dcreference voltage totheinput, and provides adcreference attheoutput (thus allowing thedc-\ncoupled solution tointerface toafully-differential signal chain). TheCMRR provided bythefully-differential signal\nchain reduces anyfeedthrough from theOPA857 power supply, thereby increasing thePSRR oftheamplifier.\nThe teststructure block isavailable onthepinout, butthemain purpose ofthisstructure istoallow thedevice\ncharacterization toproceed assmoothly aspossible.\nThe internal clamping circuit block and ESD diodes ontheINpinareused forinternal protection and tomake\nsure thattheamplifier canrecover quickly after saturation.\nThese blocks areeach described infurther detail intheFeature Description section.\n7.2 Functional Block Diagram\n+VS\n2 k/c87Test_INTest_SD\nIN\n+VS\n15OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Transimpedance Amplifier (TIA) Block\nThe amplifier oftheTIAblock hasaclass-A output stage, which limits itsusable swing from thecommon-mode\nvoltage of1.83 Vtothenegative rail.Because theinternal protection allows excellent overdrive recovery, the\nnegative swing cannot gocloser than 0.6Vtotherail.The resulting output dynamic range oftheOPA857 ona\n3.3-V supply is1.2V.This 1.2-V swing corresponds toamaximum input current of60µAinthehigh-gain\nconfiguration, and240µAinthelow-gain configuration. A25-Ωseries resistor between theinternal output ofthe\nTIAblock andOUT (pin8)limits theamplifier load during short-circuit conditions. Asimilar 25-Ωseries resistor\nalso exists between theoutput ofthereference voltage amplifier and OUTN (pin 5).The internal resistors on\nOUT andOUTN reduce theoverall gain oftheOPA857. With a500-Ωdifferential load, theattenuation resulting\nfrom theload is0.83 dB,which affects theoverall transimpedance gain. Because oftheload attenuation, the20-\nkΩtransimpedance gain isreduced toaneffective 18.2 kΩ,while the5-kΩinternal resistor gain isreduced toan\neffective 4.5-kΩinternal resistor.\n7.3.2 Reference Voltage (REF) Block\nThereference output voltage issettobe5/9th ofthepower supply. Thus, forasingle 3.3-V supply, thereference\nvoltage is1.83 V.Awideband amplifier with lowoutput impedance tohigh frequencies isused inthereference\nvoltage block. The amplifier output drives twopaths: thefirst path drives theoutput (OUTN) through a25-Ω\nseries resistor, while thesecond path drives thenoninverting input oftheTIAblock. The output from thesecond\npath isfiltered through anRCfilter inorder toreduce thenoise contribution from thereference block.\n7.3.3 Integrated Test Structure (TEST) Block\nInorder toevaluate thelowinput capacitance condition ontheinput oftheOPA857, simply evaluate theOPA857\nperformance without thephotodiode. Anintegrated voltage-to-current conversion isimplemented and can be\naccessed with theuseofTest_SD (pin13)andTest_IN (pin14). This V-to-I converter structure isrepresented in\nFigure 37.Ifrequired, acapacitor can beadded toIN(pin 15)tomatch thetarget input capacitance during\nnormal operation with anexternal photodiode. The test structure inFigure 37allows fortheevaluation ofthe\nOPA857 asaTIAusing standard labequipment, such asfunction generators andnetwork analyzers.\nFigure 37.Internal V-to-I Converter\nWhen using aphotodiode, make sure thatthissource isturned offcompletely. This teststructure isnotintended\ntobeused asaoutput dc-control voltage.\nExternal\nPin+VCC\n−VCCInternal\nCircuitry\n16OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7.3.4 Internal Clamping Circuit (CLAMP) Block\nThe OPA857 isbuilt using avery high-speed, complementary, BICMOS process. The internal junction\nbreakdown voltages arerelatively lowforthese very small geometry devices. These breakdowns arereflected in\ntheAbsolute Maximum Ratings(1)table. Alldevice pins areprotected with internal ESD protection diodes tothe\npower supplies, asshown inFigure 38.\nFigure 38.Internal ESD Protection\nThese diodes provide moderate protection toinput overdrive voltages above thesupplies aswell. The protection\ndiodes cantypically support 30-mA continuous current. Use additional external low-capacitance protection where\nhigher currents arepossible.\n17OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Gain Control\nThe device transimpedance gain iscontrolled with theCTRL pin.Setting theCTRL pinhigh results inselecting\nthehigh-gain configuration. Setting theCTRL pinlowresults inselecting thelow-gain configuration, asdescribed\ninTable 1.\nTable 1.Gain Control Logic Table\nGAIN CTRL (Pin 2)\n5kΩ Logic 0(GND)\n20kΩ Logic 1(+V S)\n7.4.2 Test Mode\nThe OPA857 operates innormal mode when theinput isdriven byaphotodiode. Intestmode, theteststructure\ndescribed intheIntegrated Test Structure (TEST) Block section isused toemulate aphotodiode using avoltage\ninput. Table 2describes how toconfigure theOPA857 ineach mode.\nTable 2.Mode Configuration\nMODE Test_IN PINCONNECTED TO Test_SD PINCONNECTED TO\nNormal mode +VS GND\nTest modeAC-coupled input using aseries capor\ndc-coupled signal ona2.1-V (approx) offset voltage+VS\nSetanadequate dcvoltage attheinput tomake sure that theoutput isoperating within normal operation. At\nminimum, theoutput oftheTIA block must besetto5/9th ofthesupply voltage inpreparation forapulse\nconfiguration. Forsine-wave operation, asrequired when measuring afrequency response, setthedcvoltage on\ntheOUT pintoallow thefullsine-wave amplitude andavoid clipping. Insuch acase, theOUT pinvoltage isset\nlower than 5/9th ofthesupply voltage.\nNote that the2-kΩinternal resistance used fortheV-to-I conversion isnottrimmed and can vary ±15% with\nprocess. Therefore, thesource must becapable ofsourcing both dcandacvoltages tomake sure thattheoutput\nvoltage swing iscompliant with theclass-A output stage oftheTIA block. Any change inthetest circuit\nconfiguration (such asgain change) requires anew calibration oftheinternal V-to-I converter.\nAgain ifaphotodiode isused, theinternal V-to-I converter must beshut offcompletely. Failure todosoresults in\ndegraded performance andhigher than normal quiescent current.\n+\n±+\n±VBIAS\nBias \nReferenceOPA857\n374 \r\n374 \r2 k\r\n2 k\r     ADC34J4550 \r\n50 \r1 k\r1 k\r\nVREFTHS4541 Clocking + FPGA+ Memory\n18OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe OPA857 isatransimpedance amplifier offering twoselectable gains. This device isused inconjunction with\naphotodiode atitsinput. The output ispseudo differential and may ormay notrequire theuse ofafully\ndifferential amplifier, depending ontheanalog-to-digital converter (ADC) used forimplementation.\nThe OPA857 requires aphotodiode tobeconnected tothepositive bias voltage because theoutput voltage can\nonly swing down from thereference voltage (1.85 Vfora3.3-V supply) toground.\n8.2 Typical Application\n8.2.1 TIAWith Associated Signal Chain\nFigure 39presents acomplete end-to-end receive signal chain foranoptical input. Itincludes ahigh-speed\nphotodiode, theOPA857, aTHS4541 fully-differential amplifier, and a16-bit, 160-MSPS, high-speed ADC. For\nthecomplete wide-bandwidth, optical front-end reference design, gotohttp://www.ti.com/tool/TIDA-00725 .\nFigure 39.TIAWith Associated Signal Chain\n19OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1.1 Design Requirements\nForthisexample, usethevalues listed inTable 3fortheinput parameters.\nTable 3.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nSupply voltage 5-Vexternal supply\nAnalog bandwidth 120MHz\nADC sampling rate 160MSPS\nMaximum system gain 100kΩ\nProgrammable transimpedance gain 5kΩ/20kΩ\nMaximum signal swing 1VPP\nNoise performance ≥60-dB SNR\nAveraged noise performance <10-µVRMS\n8.2.1.2 Detailed Design Procedure\n1.Use ahigh-speed, lowinput capacitance photodiode, such astheNR7500 orNR8300, asthefront-end\noptical sensor. Take care during layout tominimize parasitic capacitance added because ofthePCB.\n2.Bias thephotodiode with thecathode connected toapositive supply, andtheanode connected toINpinof\ntheOPA857. These connections make sure thatthephotodiode sources anoutput current thatresults inthe\nOPA857 output swinging down below thereference voltage =(5/9)×3.3V=1.83 V.\n3.Disable theOPA857 testmode bysetting Test_IN =+VSandTest_SD =GND. The transimpedance gain is\nselected bysetting CTRL =+VS(gain =20kΩ)orCTRL =GND (gain =5kΩ).\n4.The THS4541 isconfigured inagain of5V/Vinorder toachieve amaximum signal transimpedance gain of\n100kΩ.Itisimportant tocarefully select thevalue oftheRGgain resistors fortheTHS4541.\n5.Setting RGvery lowincreases theresistive loading ontheprevious OPA857 output stage, andreduces the\nbandwidth oftheOPA857.\n6.Setting RGvery high results inalarge value offeedback resistance, RF,ontheTHS4541 inorder toachieve\nthedesired 5V/V gain. RFinteracts with theinput capacitance oftheTHS4541 tocreate azero inthenoise-\ngain response oftheamplifier, and ifnotproperly compensated, results inreduced phase-margin and\npotential instability.\n7.Avalue ofRG=374Ωwas selected that results inatotal differential load of798ΩontheOPA857. The\nresultant RF=2kΩ.\n8.The response toanoptical pulsed input isshown inFigure 40toFigure 43.Toprevent signal reflections\nbetween theTHS4541 output and theADC34J45 input, thesignal isdoubly terminated through 50-Ω\nresistors. IftheTHS4541 and ADC34J45 arephysically close together onthePCB, then thedouble-\ntermination iseliminated, which increases theoverall gain ofthesignal chain without affecting thetransient\nresponse ofthesystem. These results were verified, andthecomplete data isavailable inreference design\nTIDA-00725.\n9.Anoptional antialiasing filter can beadded between theTHS4541 and theADC34J45 toreduce system\nnoise caused byaliasing.\nTime (Ps)Output Voltage (V)\n00.250.50.7511.251.51.7522.252.52.7533.253.53.75 410P100P1m10m100m1\nD006125 mV\n250 mV\n500 mV\n950 mV\nTime (Ps)Output Voltage (V)\n0 1 2 3 4 5 6 7 8 9 10\nD007-50P0P50P100P150P200P250P300P350P400P\n125 mV\n250 mV\n500 mV\n1 V\nTime (Ps)Output Voltage (V)\n00.250.50.7511.251.51.7522.252.52.7533.253.53.75 410P100P1m10m100m1\nD004125 mV\n250 mV\n500 mV\n950 mV\nTime (Ps)Output Voltage (V)\n0 1 2 3 4 5 6 7 8 9 10\nD0050\n-50P50P100P150P200P250P300P350P400P\n125 mV\n250 mV\n500 mV\n1 V\n20OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.2.1.3 Application Curves\nTZGain =20kΩ\nFigure 40.Pulse Response vsOutput VoltageTZGain =20kΩ\nFigure 41.Long-Term Settling Response vsOutput\nVoltage\nTZGain =5kΩ\nFigure 42.Pulse Response vsOutput VoltageTZGain =5kΩ\nFigure 43.Long-Term Settling Response vsOutput\nVoltage\n+\n±RF1RF2TIA\nIN\nREF\nClamping\nCicuit25 \r\n25 \rOUT\nOUTN\nCLAMP\n1:1\n2 k\rTEST\nTest_InTest_SDCTRL +VS GNDExternal R F\nVBIASExternal C F\n21OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.2.2 Extending Transimpedance Bandwidth\nAtthecore oftheOPA857 isanultrawide bandwidth opamp. One ofthehighlights oftheOPA857 isthe\nrelatively small change inthetransimpedance bandwidth asafunction oftheinternal gain selected; 130 MHz\n(gain =5kΩ)and105MHz (gain =20kΩ).Theoretically, forafour times increase ingain, thebandwidth should\nreduce bytwotimes; however, asobserved inthecase oftheOPA857, theresults donotfollow theory. Formore\ninformation onthe various factors that contribute toanamplifier frequency-response performance when\nconfigured asaTIA, seeWhat You Need ToKnow About Transimpedance Amplifiers –Part 1ontheTIE2E\nCommunity website ate2e.ti.com. This blog also contains areference toanexcel calculator tosimplify TIA\ndesigns when using discrete opamps. The OPA857 isunique indisplaying thistype ofbehavior because the\nCTRL logic controls aninternal switch intheamplifier core that recompensates theamplifier open-loop gain\ncharacteristic depending upon thelogic level. Inthisapplication, ititshown how theclosed-loop transimpedance\nbandwidth canbeincreased togreater than 250 MHz. The circuit used forthistestisshown inFigure 44.An\nexternal feedback resistor, RF,isadded inparallel totheinternal transimpedance gain resistors oftheOPA857.\nThis resistor hastheeffect ofreducing theoverall transimpedance gain, butwith increased bandwidth.\nFigure 44.Extending Transimpedance Bandwidth\n8.2.2.1 Design Requirements\nForthisexample, usethevalues listed inTable 4fortheinput parameters.\nTable 4.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nSupply voltage 3.3V\nOutput swing 500mVPP\nDifferential output load 500kΩand1kΩ\nTarget bandwidth 250MHz\nEffective transimpedance gain 5kΩ\nFrequency (Hz)Output (dB)\n-4-3-2-101234\n1M 10M 100M 1G\nD007RF(Internal) = 20 k :, RF || CF(External) = 6.8 k : || 0.1 pF\nRF(Internal) = 5 k :, RF || CF(External) = 6.8 k : || 0.1 pF\nFrequency (Hz)Output (dB)\n-4-3-2-101234\n1M 10M 100M 1G\nD003RF = 20 k: (Internal) || 6.8 k : (External)\nRF = 5 k: (Internal) || 6.8 k : (External)\nFrequency (Hz)Output (dB)\n-2-1.5-1-0.500.511.52\n1M 10M 100M\nD004RF(Internal) = 20 k :, RF || CF(External) = 6.8 k : || 0.1 pF\nRF(Internal) = 5 k :, RF || CF(External) = 6.8 k : || 0.1 pF\n22OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.2.2.2 Application Curves\nFigure 45shows thefrequency response with afeedback resistance of6.8kΩandanoutput load of500Ω.The\nlarge amount ofpeaking indicates alow phase-margin and potential instability. Next, a0.1-pF feedback\ncapacitor, CF,isadded inparallel tothe6.8-kΩRF.Both RFandCFinteract tocreate pole inthenoise gain curve\nthat counteracts theeffect ofthezero caused byRF,and thetotal input capacitance atpinINoftheOPA857.\nThe input capacitance iscaused bytheopamps inherent input capacitance, thephotodiode capacitance, andthe\nparasitic input capacitance from thePCB. Thepole zero cancellation increases thephase margin, asisevident in\nthereduced peaking shown inFigure 46.InFigure 47,anoutput load of1kΩwas used, along with anRF=6.8\nkΩandCF=0.1pF.The reduced load helps toincrease theopamp open-loop gain, which inturn increases the\nclosed-loop bandwidth oftheOPA857 circuit.\nRF=6.8kΩ\nFigure 45.Frequency Response With External FeedbackRF=6.8kΩ,CF=0.1pF\nFigure 46.Frequency Response With External Feedback\nRF=6.8kΩ,CF=0.1pF\nFigure 47.Frequency Response With External Feedback\n23OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9Power-Supply Recommendations\nUse alinear power supply with good PSRR. Foragood, high-frequency, power-supply bypass, useaceramic\ncapacitor connected asclose aspossible tothe+VSpin.\n10Layout\n10.1 Layout Guidelines\nAchieving optimum performance with ahigh-frequency amplifier such astheOPA857 requires careful attention to\nboard layout parasitics andexternal component types. Recommendations thatoptimize performance include:\na.Minimize parasitic capacitance toany acground forallsignal I/Opins. Parasitic capacitance onthe\ninverting input pincancause instability. Toreduce unwanted capacitance, open awindow around thesignal\nI/Opins inallground and power planes around those pins. Otherwise, make sure that ground and power\nplanes areunbroken elsewhere ontheboard.\nb.Minimize thedistance (<0.25") from thepower-supply pins tohigh-frequency 0.1-µFdecoupling capacitors,\nasshown inFigure 48.Atthedevice pins, make sure that theground and power-plane layout arenotin\nclose proximity tothesignal I/Opins. Avoid narrow power andground traces tominimize inductance between\nthepins and decoupling capacitors. Always decouple thepower-supply connections with these capacitors.\nAnoptional supply decoupling capacitor (0.1 µF)across thetwo power supplies (forbipolar operation)\nimproves second-harmonic distortion performance. Use larger (2.2 µFto6.8µF)decoupling capacitors,\neffective atlower frequencies, onthemain supply pins. These capacitors canbeplaced somewhat farther\nfrom thedevice andcanbeshared among several devices inthesame area ofthePCboard.\nc.Careful selection andplacement ofexternal components preserves thehigh-frequency performance\noftheOPA857. Use very lowreactance type resistors. Surface-mount resistors function best and allow a\ntighter overall layout. Metal-film orcarbon composition, axially-leaded resistors also provide good high-\nfrequency performance. Again, keep theleads and PCboard traces asshort aspossible. Never use\nwirewound type resistors inahigh-frequency application.\nd.Connections toother wideband devices ontheboard canbemade with short, direct traces orthrough\nonboard transmission lines. Forshort connections, consider thetrace andtheinput tothenext device asa\nlumped capacitive load. Use relatively wide traces (50mils to100 mils), preferably with ground and power\nplanes opened uparound them.\ne.Donotsocket ahigh-speed part such astheOPA857. The additional lead length and pin-to-pin\ncapacitance introduced bythesocket can create anextremely troublesome parasitic network that makes\nachieving asmooth, stable frequency response almost impossible. Best results areobtained bysoldering the\nOPA857 onto theboard.\n10-nF\nBypass Capacitor\nC2 and C3\nas Close as Possible\nto +Vs and GND Pins\nOUT\nGND\nGND\nOUTNTest_SD\nTest_IN\nIN\nNC\nCTRLOpen Planes to \nMinimize Parasitic \nInput Capacitance100-nF\nBypass Capacitor\n< 0.25"\n24OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 48.Layout Example\n25OPA857\nwww.ti.com SBOS630D –DECEMBER 2013 –REVISED AUGUST 2016\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Module\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theOPA857.\nThesummary information forthisfixture isshown inTable 5.\nTable 5.EVM Ordering Information\nPRODUCT PACKAGE ORDERING NUMBER LITERATURE NUMBER\nOPA857IRGT RGT OPA857EVM SBOU138\nTheEVM canberequested attheTexas Instruments web site(www.ti.com) through theOPA857 product folder .\n11.1.1.2 Spice Model\nComputer simulation ofcircuit performance using spice isoften useful when analyzing theperformance ofanalog\ncircuits andsystems. The previous statement isparticularly true fortransimpedance applications where parasitic\ncapacitance and inductance canhave amajor effect oncircuit performance. Aspice model fortheOPA857 is\navailable through theOPA857 product folder under simulation models. These models doagood jobofpredicting\nsmall-signal acandtransient performance under awide variety ofoperating conditions. These models, however,\ndonotdoaswellinpredicting harmonic distortion.\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•OPA857EVM Evaluation Module (SBOU138)\n•Transimpedance Considerations forHigh-speed Amplifiers (SBOA122)\n•Wide Bandwidth Optical Front-end Reference Design (TIDUAZ1)\n•Reference Design forExtending theOPA857 Transimpedance Bandwidth (TIDUBX7)\n•Learn how tocompensate transimpedance amplifiers intuitively in:\nWhat YouNeed ToKnow About Transimpedance Amplifiers –Part 1(Cherian 2016)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n26OPA857\nSBOS630D –DECEMBER 2013 –REVISED AUGUST 2016 www.ti.com\nProduct Folder Links: OPA857Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nOPA857IRGTR ACTIVE VQFN RGT 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA857\nOPA857IRGTT ACTIVE VQFN RGT 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA857\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nOPA857IRGTR VQFN RGT 163000 330.0 12.4 3.33.31.18.012.0 Q2\nOPA857IRGTT VQFN RGT 16250 180.0 12.4 3.33.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Aug-2017\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nOPA857IRGTR VQFN RGT 163000 367.0 367.0 35.0\nOPA857IRGTT VQFN RGT 16250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Aug-2017\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.45 0.1\n16X 0.50.31 MAX\n(0.2) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9VQFN - 1 mm max height RGT0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219032/A   02/2017PIN 1 INDEX AREA\n0.08SEATING PLANE\n14\n9\n125 8\n16 13\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nSYMM\nSYMM17\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.4. Reference JEDEC registration MO-220SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.475)\nTYP(1.45)\n(R0.05)\nALL PAD CORNERS(0.475) TYPVQFN - 1 mm max height RGT0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219032/A   02/2017SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.34)\n(R0.05) TYPVQFN - 1 mm max height RGT0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219032/A   02/2017\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n86% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: OPA857IRGTR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage: 2.7V to 3.6V
  - Absolute Maximum Supply Voltage: 3.8V

- **Current Ratings:**
  - Quiescent Operating Current: 23.4 mA (typical)
  - Output Current: 50 mA (maximum)

- **Power Consumption:**
  - Power Supply Rejection Ratio (PSRR): 70 dB (typical at DC)

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - VQFN (16 pins), dimensions: 3mm x 3mm

- **Special Features or Notes:**
  - Ultralow input-referred current noise: 15 nARMS (at 20-kΩ transimpedance)
  - Fast overload recovery time: <25 ns
  - Internal input protection diode
  - Selectable feedback resistance: 5 kΩ or 20 kΩ
  - Pseudo-differential output voltage
  - Internal midscale reference voltage

- **Moisture Sensitive Level (MSL) JEDEC J-STD-020E:**
  - Level 2, 260°C, 1 year

**Description:**
The OPA857 is an ultralow-noise, wideband transimpedance amplifier designed for high-speed applications, particularly in photodiode monitoring. It features selectable feedback resistance, allowing for flexibility in gain settings, which is crucial for optimizing performance in various optical systems. The device is characterized by its high bandwidth and low noise, making it suitable for applications requiring precise signal amplification.

**Typical Applications:**
- **Photodiode Monitoring:** Used in optical systems to convert light signals into electrical signals.
- **High-Speed I/V Conversion:** Ideal for applications that require rapid conversion of current to voltage.
- **Optical Amplifiers:** Enhances the performance of optical communication systems.
- **CAT-Scanner Front-Ends:** Utilized in medical imaging systems for signal processing.

The OPA857 is particularly beneficial in environments where high-speed data acquisition and low noise are critical, such as in telecommunications and medical imaging applications. Its design allows for effective integration into complex signal chains, ensuring reliable performance across a range of operating conditions.