`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/10/25 21:42:56
// Design Name: 
// Module Name: Data_selector16_sim
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Data_selector16_sim();
reg [3:0] a0 = 4'b0000;
reg [3:0] a1 = 4'b0001;
reg [3:0] a2 = 4'b0010;
reg [3:0] a3 = 4'b0011;
reg [3:0] a4 = 4'b0100;
reg [3:0] a5 = 4'b0101;
reg [3:0] a6 = 4'b0110;
reg [3:0] a7 = 4'b0111;
reg [3:0] a8 = 4'b1000;
reg [3:0] a9 = 4'b1001;
reg [3:0] a10 = 4'b1010;
reg [3:0] a11 = 4'b1011;
reg [3:0] a12 = 4'b1100;
reg [3:0] a13 = 4'b1101;
reg [3:0] a14 = 4'b1110;
reg [3:0] a15 = 4'b1111;
 reg P1;reg P2;reg P3;reg P4;
 reg S;
 wire [3:0] q;
Data_selector16 Data_selector16(
.D1_16(a0),.D2_16(a1),.D3_16(a2),.D4_16(a3),
 .D5_16(a4),.D6_16(a5),.D7_16(a6),.D8_16(a7),
 .D9_16(a8),.D10_16(a9),.D11_16(a10),.D12_16(a11),
  .D13_16(a12),.D14_16(a13),.D15_16(a14),.D16_16(a15),
 .P1_16(P1),.P2_16(P2),.P3_16(P3),.P4_16(P4),
 .S_16(S),
 .out4_16(q));
 initial 
 begin
a0 = 4'b0000;
a1 = 4'b0001;
a2 = 4'b0010;
a3 = 4'b0011;
a4 = 4'b0100;
a5 = 4'b0101;
a6 = 4'b0110;
a7 = 4'b0111;
a8 = 4'b1000;
a9 = 4'b1001;
a10 = 4'b1010;
a11 = 4'b1011;
a12 = 4'b1100;
a13 = 4'b1101;
a14 = 4'b1110;
a15 = 4'b1111;
 S=1;
    P1=0;P2=0;P3=0;P4=0;
#20 P1=0;P2=0;P3=0;P4=1;
#20 P1=0;P2=0;P3=1;P4=0;
#20 P1=0;P2=0;P3=1;P4=1;
#20 P1=0;P2=1;P3=0;P4=0;
#20 P1=0;P2=1;P3=0;P4=1;
#20 P1=0;P2=1;P3=1;P4=0;
#20 P1=0;P2=1;P3=1;P4=1;
#20 P1=1;P2=0;P3=0;P4=0;
#20 P1=1;P2=0;P3=0;P4=1;
#20 P1=1;P2=0;P3=1;P4=0;
#20 P1=1;P2=0;P3=1;P4=1;
#20 P1=1;P2=1;P3=0;P4=0;
#20 P1=1;P2=1;P3=0;P4=1;
#20 P1=1;P2=1;P3=1;P4=0;
#20 P1=1;P2=1;P3=1;P4=1;
 end
endmodule
