19:44:53 INFO  : Registering command handlers for SDK TCF services
19:44:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
19:44:57 INFO  : XSCT server has started successfully.
19:44:59 INFO  : Successfully done setting XSCT server connection channel  
19:44:59 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
19:44:59 INFO  : Successfully done setting SDK workspace  
20:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:39:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:39:49 INFO  : 'fpga -state' command is executed.
20:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:39:50 INFO  : 'jtag frequency' command is executed.
20:39:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:50 INFO  : Context for 'APU' is selected.
20:39:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:50 INFO  : Context for 'APU' is selected.
20:39:50 INFO  : 'stop' command is executed.
20:39:50 INFO  : 'ps7_init' command is executed.
20:39:50 INFO  : 'ps7_post_config' command is executed.
20:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:50 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:51 INFO  : Memory regions updated for context APU
20:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:51 INFO  : 'con' command is executed.
20:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:39:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:40:33 INFO  : Disconnected from the channel tcfchan#1.
20:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:40:35 INFO  : 'fpga -state' command is executed.
20:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:35 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:40:35 INFO  : 'jtag frequency' command is executed.
20:40:35 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:35 INFO  : Context for 'APU' is selected.
20:40:37 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:37 INFO  : Context for 'APU' is selected.
20:40:37 INFO  : 'stop' command is executed.
20:40:37 INFO  : 'ps7_init' command is executed.
20:40:37 INFO  : 'ps7_post_config' command is executed.
20:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:37 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:38 INFO  : Memory regions updated for context APU
20:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:38 INFO  : 'con' command is executed.
20:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:40:38 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:41:29 INFO  : Disconnected from the channel tcfchan#2.
20:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:41:30 INFO  : 'fpga -state' command is executed.
20:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:30 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:41:30 INFO  : 'jtag frequency' command is executed.
20:41:30 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:30 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:32 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : 'stop' command is executed.
20:41:33 INFO  : 'ps7_init' command is executed.
20:41:33 INFO  : 'ps7_post_config' command is executed.
20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:33 INFO  : Memory regions updated for context APU
20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : 'con' command is executed.
20:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:41:33 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:41:51 INFO  : Disconnected from the channel tcfchan#3.
10:03:30 INFO  : Registering command handlers for SDK TCF services
10:03:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
10:03:33 INFO  : XSCT server has started successfully.
10:03:33 INFO  : Successfully done setting XSCT server connection channel  
10:03:33 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
10:03:33 INFO  : Successfully done setting SDK workspace  
10:03:33 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
10:03:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524943106572,  Project:1524937343414
10:03:36 INFO  : The hardware specification for project 'simple_led_wrapper_hw_platform_0' is different from C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
10:03:36 INFO  : Copied contents of C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf into \simple_led_wrapper_hw_platform_0\system.hdf.
10:03:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:03:42 INFO  : 
10:03:43 INFO  : Updating hardware inferred compiler options for simple_start_gpio.
10:03:43 INFO  : Clearing existing target manager status.
10:07:44 INFO  : No changes in MSS file content so not generating sources.
10:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
10:49:08 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
10:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
10:49:16 INFO  : 'fpga -state' command is executed.
10:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:16 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
10:49:16 INFO  : 'jtag frequency' command is executed.
10:49:16 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:16 INFO  : Context for 'APU' is selected.
10:49:16 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
10:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:16 INFO  : Context for 'APU' is selected.
10:49:16 INFO  : 'stop' command is executed.
10:49:17 INFO  : 'ps7_init' command is executed.
10:49:17 INFO  : 'ps7_post_config' command is executed.
10:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:17 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:17 INFO  : Memory regions updated for context APU
10:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:17 INFO  : 'con' command is executed.
10:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

10:49:17 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
10:49:42 INFO  : Disconnected from the channel tcfchan#1.
15:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:15:42 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
15:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:15:50 INFO  : 'fpga -state' command is executed.
15:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:15:50 INFO  : 'jtag frequency' command is executed.
15:15:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:50 INFO  : Context for 'APU' is selected.
15:15:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:50 INFO  : Context for 'APU' is selected.
15:15:50 INFO  : 'stop' command is executed.
15:15:51 INFO  : 'ps7_init' command is executed.
15:15:51 INFO  : 'ps7_post_config' command is executed.
15:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:52 INFO  : Memory regions updated for context APU
15:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:52 INFO  : 'con' command is executed.
15:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:15:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:16:52 INFO  : Disconnected from the channel tcfchan#2.
15:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:25:58 INFO  : 'fpga -state' command is executed.
15:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:25:59 INFO  : 'jtag frequency' command is executed.
15:25:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:59 INFO  : Context for 'APU' is selected.
15:25:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:59 INFO  : Context for 'APU' is selected.
15:25:59 INFO  : 'stop' command is executed.
15:26:00 INFO  : 'ps7_init' command is executed.
15:26:00 INFO  : 'ps7_post_config' command is executed.
15:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:02 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:02 INFO  : Memory regions updated for context APU
15:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:03 INFO  : 'con' command is executed.
15:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:26:03 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:26:55 INFO  : Disconnected from the channel tcfchan#3.
15:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:27:00 INFO  : 'fpga -state' command is executed.
15:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:00 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:27:00 INFO  : 'jtag frequency' command is executed.
15:27:00 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:00 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:00 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : 'stop' command is executed.
15:27:01 INFO  : 'ps7_init' command is executed.
15:27:01 INFO  : 'ps7_post_config' command is executed.
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:02 INFO  : Memory regions updated for context APU
15:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:02 INFO  : 'con' command is executed.
15:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:27:02 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:28:02 INFO  : Disconnected from the channel tcfchan#4.
15:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:33:47 INFO  : 'fpga -state' command is executed.
15:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:48 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:33:48 INFO  : 'jtag frequency' command is executed.
15:33:48 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:49 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:49 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : 'stop' command is executed.
15:33:51 INFO  : 'ps7_init' command is executed.
15:33:51 INFO  : 'ps7_post_config' command is executed.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:52 INFO  : Memory regions updated for context APU
15:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:52 INFO  : 'con' command is executed.
15:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:33:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:35:37 INFO  : Disconnected from the channel tcfchan#5.
16:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:19:14 INFO  : 'fpga -state' command is executed.
16:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:14 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:19:14 INFO  : 'jtag frequency' command is executed.
16:19:14 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:15 INFO  : Context for 'APU' is selected.
16:19:15 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:16 INFO  : Context for 'APU' is selected.
16:19:16 INFO  : 'stop' command is executed.
16:19:17 INFO  : 'ps7_init' command is executed.
16:19:17 INFO  : 'ps7_post_config' command is executed.
16:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:18 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:18 INFO  : Memory regions updated for context APU
16:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:18 INFO  : 'con' command is executed.
16:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:19:18 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:20:13 INFO  : Disconnected from the channel tcfchan#6.
16:36:32 INFO  : Registering command handlers for SDK TCF services
16:36:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
16:36:35 INFO  : XSCT server has started successfully.
16:36:35 INFO  : Successfully done setting XSCT server connection channel  
16:36:35 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
16:36:35 INFO  : Successfully done setting SDK workspace  
16:36:35 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
16:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:37:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:37:36 INFO  : 'fpga -state' command is executed.
16:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:36 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:37:36 INFO  : 'jtag frequency' command is executed.
16:37:36 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:36 INFO  : Context for 'APU' is selected.
16:37:36 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:36 INFO  : Context for 'APU' is selected.
16:37:36 INFO  : 'stop' command is executed.
16:37:37 INFO  : 'ps7_init' command is executed.
16:37:37 INFO  : 'ps7_post_config' command is executed.
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:37 INFO  : Memory regions updated for context APU
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : 'con' command is executed.
16:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:37:37 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:42:26 INFO  : Disconnected from the channel tcfchan#1.
16:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:46:13 INFO  : 'fpga -state' command is executed.
16:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:13 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:46:13 INFO  : 'jtag frequency' command is executed.
16:46:13 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:14 INFO  : Context for 'APU' is selected.
16:46:14 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:15 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : 'stop' command is executed.
16:46:16 INFO  : 'ps7_init' command is executed.
16:46:16 INFO  : 'ps7_post_config' command is executed.
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:18 INFO  : Memory regions updated for context APU
16:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : 'con' command is executed.
16:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:46:18 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:47:05 INFO  : Disconnected from the channel tcfchan#2.
16:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:47:21 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:48:40 INFO  : 'fpga -state' command is executed.
16:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:40 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:48:40 INFO  : 'jtag frequency' command is executed.
16:48:40 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:41 INFO  : Context for 'APU' is selected.
16:48:41 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:48:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:41 INFO  : Context for 'APU' is selected.
16:48:41 INFO  : 'stop' command is executed.
16:48:42 INFO  : 'ps7_init' command is executed.
16:48:42 INFO  : 'ps7_post_config' command is executed.
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:42 INFO  : Memory regions updated for context APU
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : 'con' command is executed.
16:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:48:42 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:50:13 INFO  : Disconnected from the channel tcfchan#3.
19:56:08 INFO  : Registering command handlers for SDK TCF services
19:56:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
19:56:11 INFO  : XSCT server has started successfully.
19:56:11 INFO  : Successfully done setting XSCT server connection channel  
19:56:13 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
19:56:13 INFO  : Successfully done setting SDK workspace  
19:56:13 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
19:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
19:59:40 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:09:58 INFO  : 'fpga -state' command is executed.
20:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:58 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:09:58 INFO  : 'jtag frequency' command is executed.
20:09:58 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:58 INFO  : Context for 'APU' is selected.
20:09:58 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:58 INFO  : Context for 'APU' is selected.
20:09:58 INFO  : 'stop' command is executed.
20:09:59 INFO  : 'ps7_init' command is executed.
20:09:59 INFO  : 'ps7_post_config' command is executed.
20:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:59 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:59 INFO  : Memory regions updated for context APU
20:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:59 INFO  : 'con' command is executed.
20:09:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:09:59 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:10:40 INFO  : Disconnected from the channel tcfchan#1.
20:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:11:09 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:18:00 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:18:46 INFO  : 'fpga -state' command is executed.
20:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:46 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:18:46 INFO  : 'jtag frequency' command is executed.
20:18:46 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:46 INFO  : Context for 'APU' is selected.
20:18:46 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:47 INFO  : Context for 'APU' is selected.
20:18:47 INFO  : 'stop' command is executed.
20:18:47 INFO  : 'ps7_init' command is executed.
20:18:47 INFO  : 'ps7_post_config' command is executed.
20:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:47 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:47 INFO  : Memory regions updated for context APU
20:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:48 INFO  : 'con' command is executed.
20:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:18:48 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:19:57 INFO  : Disconnected from the channel tcfchan#2.
20:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:20:36 INFO  : 'fpga -state' command is executed.
20:20:43 INFO  : Memory regions updated for context APU
20:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:20:51 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:21:02 INFO  : 'fpga -state' command is executed.
20:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:02 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:21:02 INFO  : 'jtag frequency' command is executed.
20:21:02 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:02 INFO  : Context for 'APU' is selected.
20:21:02 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:02 INFO  : Context for 'APU' is selected.
20:21:02 INFO  : 'stop' command is executed.
20:21:03 INFO  : 'ps7_init' command is executed.
20:21:03 INFO  : 'ps7_post_config' command is executed.
20:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:03 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:03 INFO  : Memory regions updated for context APU
20:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:04 INFO  : 'con' command is executed.
20:21:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:21:04 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:23:26 INFO  : Disconnected from the channel tcfchan#3.
20:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:38:09 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:40:59 INFO  : 'fpga -state' command is executed.
20:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:40:59 INFO  : 'jtag frequency' command is executed.
20:40:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:59 INFO  : Context for 'APU' is selected.
20:40:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:40:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:00 INFO  : Context for 'APU' is selected.
20:41:00 INFO  : 'stop' command is executed.
20:41:00 INFO  : 'ps7_init' command is executed.
20:41:00 INFO  : 'ps7_post_config' command is executed.
20:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:00 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:00 INFO  : Memory regions updated for context APU
20:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:01 INFO  : 'con' command is executed.
20:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:41:01 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:41:29 INFO  : Disconnected from the channel tcfchan#4.
20:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:42:18 INFO  : 'fpga -state' command is executed.
20:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:19 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:42:19 INFO  : 'jtag frequency' command is executed.
20:42:19 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:19 INFO  : Context for 'APU' is selected.
20:42:20 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:20 INFO  : Context for 'APU' is selected.
20:42:20 INFO  : 'stop' command is executed.
20:42:21 INFO  : 'ps7_init' command is executed.
20:42:21 INFO  : 'ps7_post_config' command is executed.
20:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:21 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:21 INFO  : Memory regions updated for context APU
20:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:21 INFO  : 'con' command is executed.
20:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:42:21 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:43:35 INFO  : Disconnected from the channel tcfchan#5.
20:45:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:45:05 INFO  : 'fpga -state' command is executed.
20:45:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:06 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:45:06 INFO  : 'jtag frequency' command is executed.
20:45:06 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:06 INFO  : Context for 'APU' is selected.
20:45:08 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:08 INFO  : Context for 'APU' is selected.
20:45:08 INFO  : 'stop' command is executed.
20:45:08 INFO  : 'ps7_init' command is executed.
20:45:08 INFO  : 'ps7_post_config' command is executed.
20:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:08 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:08 INFO  : Memory regions updated for context APU
20:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:08 INFO  : 'con' command is executed.
20:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:45:08 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:47:41 INFO  : Disconnected from the channel tcfchan#6.
20:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:48:05 INFO  : 'fpga -state' command is executed.
20:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:05 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:48:05 INFO  : 'jtag frequency' command is executed.
20:48:05 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:05 INFO  : Context for 'APU' is selected.
20:48:07 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:07 INFO  : Context for 'APU' is selected.
20:48:07 INFO  : 'stop' command is executed.
20:48:07 INFO  : 'ps7_init' command is executed.
20:48:07 INFO  : 'ps7_post_config' command is executed.
20:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:07 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:07 INFO  : Memory regions updated for context APU
20:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:08 INFO  : 'con' command is executed.
20:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:48:08 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:48:34 INFO  : Disconnected from the channel tcfchan#7.
20:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:48:45 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:49:03 INFO  : 'fpga -state' command is executed.
20:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:03 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:49:03 INFO  : 'jtag frequency' command is executed.
20:49:03 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:03 INFO  : Context for 'APU' is selected.
20:49:03 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:03 INFO  : Context for 'APU' is selected.
20:49:03 INFO  : 'stop' command is executed.
20:49:04 INFO  : 'ps7_init' command is executed.
20:49:04 INFO  : 'ps7_post_config' command is executed.
20:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:04 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:04 INFO  : Memory regions updated for context APU
20:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:04 INFO  : 'con' command is executed.
20:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:49:04 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:49:18 INFO  : Disconnected from the channel tcfchan#8.
20:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:49:22 INFO  : 'fpga -state' command is executed.
20:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:23 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:49:23 INFO  : 'jtag frequency' command is executed.
20:49:23 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:23 INFO  : Context for 'APU' is selected.
20:49:24 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:25 INFO  : Context for 'APU' is selected.
20:49:25 INFO  : 'stop' command is executed.
20:49:25 INFO  : 'ps7_init' command is executed.
20:49:25 INFO  : 'ps7_post_config' command is executed.
20:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:25 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:25 INFO  : Memory regions updated for context APU
20:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:25 INFO  : 'con' command is executed.
20:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:49:25 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:49:40 INFO  : Disconnected from the channel tcfchan#9.
20:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:49:52 INFO  : 'fpga -state' command is executed.
20:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:52 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:49:52 INFO  : 'jtag frequency' command is executed.
20:49:52 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:52 INFO  : Context for 'APU' is selected.
20:49:54 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:54 INFO  : Context for 'APU' is selected.
20:49:54 INFO  : 'stop' command is executed.
20:49:55 INFO  : 'ps7_init' command is executed.
20:49:55 INFO  : 'ps7_post_config' command is executed.
20:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:55 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:55 INFO  : Memory regions updated for context APU
20:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:55 INFO  : 'con' command is executed.
20:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:49:55 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:50:21 INFO  : Disconnected from the channel tcfchan#10.
20:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:50:56 INFO  : 'fpga -state' command is executed.
20:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:56 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:50:56 INFO  : 'jtag frequency' command is executed.
20:50:56 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:56 INFO  : Context for 'APU' is selected.
20:50:58 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:58 INFO  : Context for 'APU' is selected.
20:50:58 INFO  : 'stop' command is executed.
20:51:00 INFO  : 'ps7_init' command is executed.
20:51:00 INFO  : 'ps7_post_config' command is executed.
20:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:00 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:00 INFO  : Memory regions updated for context APU
20:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:00 INFO  : 'con' command is executed.
20:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:51:00 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:51:13 INFO  : Disconnected from the channel tcfchan#11.
20:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:51:30 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:52:34 INFO  : 'fpga -state' command is executed.
20:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:34 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:52:34 INFO  : 'jtag frequency' command is executed.
20:52:34 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:34 INFO  : Context for 'APU' is selected.
20:52:35 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:35 INFO  : Context for 'APU' is selected.
20:52:35 INFO  : 'stop' command is executed.
20:52:35 INFO  : 'ps7_init' command is executed.
20:52:35 INFO  : 'ps7_post_config' command is executed.
20:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:35 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:35 INFO  : Memory regions updated for context APU
20:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:35 INFO  : 'con' command is executed.
20:52:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:52:35 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:53:56 INFO  : Disconnected from the channel tcfchan#12.
20:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:54:10 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:54:20 INFO  : 'fpga -state' command is executed.
20:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:20 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:54:20 INFO  : 'jtag frequency' command is executed.
20:54:20 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:20 INFO  : Context for 'APU' is selected.
20:54:20 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:20 INFO  : Context for 'APU' is selected.
20:54:20 INFO  : 'stop' command is executed.
20:54:21 INFO  : 'ps7_init' command is executed.
20:54:21 INFO  : 'ps7_post_config' command is executed.
20:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:21 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:21 INFO  : Memory regions updated for context APU
20:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:21 INFO  : 'con' command is executed.
20:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:54:21 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:55:17 INFO  : Disconnected from the channel tcfchan#13.
20:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:56:12 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:56:55 INFO  : 'fpga -state' command is executed.
20:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:56 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:56:56 INFO  : 'jtag frequency' command is executed.
20:56:56 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:56 INFO  : Context for 'APU' is selected.
20:56:56 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:56:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:56 INFO  : Context for 'APU' is selected.
20:56:56 INFO  : 'stop' command is executed.
20:56:56 INFO  : 'ps7_init' command is executed.
20:56:56 INFO  : 'ps7_post_config' command is executed.
20:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:56 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:56 INFO  : Memory regions updated for context APU
20:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:57 INFO  : 'con' command is executed.
20:56:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:56:57 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:57:26 INFO  : Disconnected from the channel tcfchan#14.
20:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:58:01 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:58:07 INFO  : 'fpga -state' command is executed.
20:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:07 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:58:07 INFO  : 'jtag frequency' command is executed.
20:58:07 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:07 INFO  : Context for 'APU' is selected.
20:58:07 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:07 INFO  : Context for 'APU' is selected.
20:58:07 INFO  : 'stop' command is executed.
20:58:07 INFO  : 'ps7_init' command is executed.
20:58:08 INFO  : 'ps7_post_config' command is executed.
20:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:08 INFO  : Memory regions updated for context APU
20:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : 'con' command is executed.
20:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:58:08 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:59:52 INFO  : Disconnected from the channel tcfchan#15.
21:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:01:42 INFO  : 'fpga -state' command is executed.
21:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:43 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:01:43 INFO  : 'jtag frequency' command is executed.
21:01:43 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:43 INFO  : Context for 'APU' is selected.
21:01:45 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:45 INFO  : Context for 'APU' is selected.
21:01:45 INFO  : 'stop' command is executed.
21:01:45 INFO  : 'ps7_init' command is executed.
21:01:45 INFO  : 'ps7_post_config' command is executed.
21:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:45 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:45 INFO  : Memory regions updated for context APU
21:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:45 INFO  : 'con' command is executed.
21:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:01:45 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:02:06 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:02:18 INFO  : Disconnected from the channel tcfchan#16.
21:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:02:19 INFO  : 'fpga -state' command is executed.
21:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:19 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:02:19 INFO  : 'jtag frequency' command is executed.
21:02:19 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:19 INFO  : Context for 'APU' is selected.
21:02:22 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:22 INFO  : Context for 'APU' is selected.
21:02:22 INFO  : 'stop' command is executed.
21:02:22 INFO  : 'ps7_init' command is executed.
21:02:22 INFO  : 'ps7_post_config' command is executed.
21:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:22 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:22 INFO  : Memory regions updated for context APU
21:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:22 INFO  : 'con' command is executed.
21:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:02:22 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:03:38 INFO  : Disconnected from the channel tcfchan#17.
21:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:04:02 INFO  : 'fpga -state' command is executed.
21:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:02 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:04:02 INFO  : 'jtag frequency' command is executed.
21:04:02 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:02 INFO  : Context for 'APU' is selected.
21:04:04 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:04 INFO  : Context for 'APU' is selected.
21:04:04 INFO  : 'stop' command is executed.
21:04:05 INFO  : 'ps7_init' command is executed.
21:04:05 INFO  : 'ps7_post_config' command is executed.
21:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:05 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:05 INFO  : Memory regions updated for context APU
21:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:05 INFO  : 'con' command is executed.
21:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:04:05 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:04:17 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:04:20 INFO  : Disconnected from the channel tcfchan#18.
21:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:04:24 INFO  : 'fpga -state' command is executed.
21:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:25 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:04:25 INFO  : 'jtag frequency' command is executed.
21:04:25 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:25 INFO  : Context for 'APU' is selected.
21:04:26 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:27 INFO  : Context for 'APU' is selected.
21:04:27 INFO  : 'stop' command is executed.
21:04:27 INFO  : 'ps7_init' command is executed.
21:04:27 INFO  : 'ps7_post_config' command is executed.
21:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:27 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:27 INFO  : Memory regions updated for context APU
21:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:27 INFO  : 'con' command is executed.
21:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:04:27 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:05:29 INFO  : Disconnected from the channel tcfchan#19.
21:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:06:26 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:07:53 INFO  : 'fpga -state' command is executed.
21:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:53 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:07:53 INFO  : 'jtag frequency' command is executed.
21:07:53 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:53 INFO  : Context for 'APU' is selected.
21:07:53 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:53 INFO  : Context for 'APU' is selected.
21:07:53 INFO  : 'stop' command is executed.
21:07:53 INFO  : 'ps7_init' command is executed.
21:07:53 INFO  : 'ps7_post_config' command is executed.
21:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:54 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:54 INFO  : Memory regions updated for context APU
21:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:54 INFO  : 'con' command is executed.
21:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:07:54 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:09:08 INFO  : Disconnected from the channel tcfchan#20.
21:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:09:44 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:09:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:09:52 INFO  : 'fpga -state' command is executed.
21:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:52 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:09:52 INFO  : 'jtag frequency' command is executed.
21:09:52 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:52 INFO  : Context for 'APU' is selected.
21:09:52 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:52 INFO  : Context for 'APU' is selected.
21:09:52 INFO  : 'stop' command is executed.
21:09:53 INFO  : 'ps7_init' command is executed.
21:09:53 INFO  : 'ps7_post_config' command is executed.
21:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:53 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:53 INFO  : Memory regions updated for context APU
21:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:53 INFO  : 'con' command is executed.
21:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:09:53 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:11:13 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:11:28 INFO  : Disconnected from the channel tcfchan#21.
21:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:11:29 INFO  : 'fpga -state' command is executed.
21:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:29 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:11:29 INFO  : 'jtag frequency' command is executed.
21:11:29 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:29 INFO  : Context for 'APU' is selected.
21:11:31 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:31 INFO  : Context for 'APU' is selected.
21:11:31 INFO  : 'stop' command is executed.
21:11:32 INFO  : 'ps7_init' command is executed.
21:11:32 INFO  : 'ps7_post_config' command is executed.
21:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:32 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:32 INFO  : Memory regions updated for context APU
21:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:32 INFO  : 'con' command is executed.
21:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:11:32 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:17:15 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:17:23 INFO  : Disconnected from the channel tcfchan#22.
21:17:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:17:24 INFO  : 'fpga -state' command is executed.
21:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:24 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:17:24 INFO  : 'jtag frequency' command is executed.
21:17:24 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:24 INFO  : Context for 'APU' is selected.
21:17:27 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:27 INFO  : Context for 'APU' is selected.
21:17:27 INFO  : 'stop' command is executed.
21:17:27 INFO  : 'ps7_init' command is executed.
21:17:27 INFO  : 'ps7_post_config' command is executed.
21:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:27 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:27 INFO  : Memory regions updated for context APU
21:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:27 INFO  : 'con' command is executed.
21:17:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:17:27 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:18:41 INFO  : Disconnected from the channel tcfchan#23.
21:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:18:54 INFO  : 'fpga -state' command is executed.
21:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:55 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:18:55 INFO  : 'jtag frequency' command is executed.
21:18:55 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:55 INFO  : Context for 'APU' is selected.
21:18:57 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:18:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:57 INFO  : Context for 'APU' is selected.
21:18:57 INFO  : 'stop' command is executed.
21:18:57 INFO  : 'ps7_init' command is executed.
21:18:57 INFO  : 'ps7_post_config' command is executed.
21:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:57 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:57 INFO  : Memory regions updated for context APU
21:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:57 INFO  : 'con' command is executed.
21:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:18:57 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:22:19 INFO  : Disconnected from the channel tcfchan#24.
21:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:29:16 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:29:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:29:30 INFO  : 'fpga -state' command is executed.
21:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:31 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:29:31 INFO  : 'jtag frequency' command is executed.
21:29:31 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:31 INFO  : Context for 'APU' is selected.
21:29:31 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:31 INFO  : Context for 'APU' is selected.
21:29:31 INFO  : 'stop' command is executed.
21:29:31 INFO  : 'ps7_init' command is executed.
21:29:31 INFO  : 'ps7_post_config' command is executed.
21:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:31 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:31 INFO  : Memory regions updated for context APU
21:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:31 INFO  : 'con' command is executed.
21:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:29:31 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:30:09 INFO  : Disconnected from the channel tcfchan#25.
21:34:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:34:49 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:34:55 INFO  : 'fpga -state' command is executed.
21:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:55 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:34:55 INFO  : 'jtag frequency' command is executed.
21:34:55 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:55 INFO  : Context for 'APU' is selected.
21:34:55 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:55 INFO  : Context for 'APU' is selected.
21:34:55 INFO  : 'stop' command is executed.
21:34:56 INFO  : 'ps7_init' command is executed.
21:34:56 INFO  : 'ps7_post_config' command is executed.
21:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:56 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:56 INFO  : Memory regions updated for context APU
21:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:56 INFO  : 'con' command is executed.
21:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:34:56 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:35:24 INFO  : Disconnected from the channel tcfchan#26.
21:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:35:37 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:35:44 INFO  : 'fpga -state' command is executed.
21:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:45 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:35:45 INFO  : 'jtag frequency' command is executed.
21:35:45 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:45 INFO  : Context for 'APU' is selected.
21:35:45 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:45 INFO  : Context for 'APU' is selected.
21:35:45 INFO  : 'stop' command is executed.
21:35:45 INFO  : 'ps7_init' command is executed.
21:35:45 INFO  : 'ps7_post_config' command is executed.
21:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:45 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:45 INFO  : Memory regions updated for context APU
21:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:45 INFO  : 'con' command is executed.
21:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:35:45 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:36:00 INFO  : Disconnected from the channel tcfchan#27.
21:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:36:16 INFO  : 'fpga -state' command is executed.
21:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:17 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:36:17 INFO  : 'jtag frequency' command is executed.
21:36:17 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:17 INFO  : Context for 'APU' is selected.
21:36:18 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:18 INFO  : Context for 'APU' is selected.
21:36:18 INFO  : 'stop' command is executed.
21:36:19 INFO  : 'ps7_init' command is executed.
21:36:19 INFO  : 'ps7_post_config' command is executed.
21:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:19 INFO  : Memory regions updated for context APU
21:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : 'con' command is executed.
21:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:36:19 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:36:40 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:36:44 INFO  : Disconnected from the channel tcfchan#28.
21:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:36:48 INFO  : 'fpga -state' command is executed.
21:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:48 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:36:48 INFO  : 'jtag frequency' command is executed.
21:36:48 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:48 INFO  : Context for 'APU' is selected.
21:36:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:50 INFO  : Context for 'APU' is selected.
21:36:50 INFO  : 'stop' command is executed.
21:36:51 INFO  : 'ps7_init' command is executed.
21:36:51 INFO  : 'ps7_post_config' command is executed.
21:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:51 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:51 INFO  : Memory regions updated for context APU
21:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:51 INFO  : 'con' command is executed.
21:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:36:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:37:02 INFO  : Disconnected from the channel tcfchan#29.
21:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:37:14 INFO  : 'fpga -state' command is executed.
21:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:14 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:37:14 INFO  : 'jtag frequency' command is executed.
21:37:14 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:14 INFO  : Context for 'APU' is selected.
21:37:16 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:16 INFO  : Context for 'APU' is selected.
21:37:16 INFO  : 'stop' command is executed.
21:37:17 INFO  : 'ps7_init' command is executed.
21:37:17 INFO  : 'ps7_post_config' command is executed.
21:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:17 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:17 INFO  : Memory regions updated for context APU
21:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:17 INFO  : 'con' command is executed.
21:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:37:17 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:37:27 INFO  : Disconnected from the channel tcfchan#30.
21:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:37:39 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:37:52 INFO  : 'fpga -state' command is executed.
21:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:52 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:37:53 INFO  : 'jtag frequency' command is executed.
21:37:53 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:53 INFO  : Context for 'APU' is selected.
21:37:53 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:53 INFO  : Context for 'APU' is selected.
21:37:53 INFO  : 'stop' command is executed.
21:37:53 INFO  : 'ps7_init' command is executed.
21:37:53 INFO  : 'ps7_post_config' command is executed.
21:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:54 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:54 INFO  : Memory regions updated for context APU
21:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:54 INFO  : 'con' command is executed.
21:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:37:54 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:39:02 INFO  : Disconnected from the channel tcfchan#31.
21:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:39:42 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:39:49 INFO  : 'fpga -state' command is executed.
21:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:49 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:39:49 INFO  : 'jtag frequency' command is executed.
21:39:49 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:49 INFO  : Context for 'APU' is selected.
21:39:49 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:49 INFO  : Context for 'APU' is selected.
21:39:50 INFO  : 'stop' command is executed.
21:39:50 INFO  : 'ps7_init' command is executed.
21:39:50 INFO  : 'ps7_post_config' command is executed.
21:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:50 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:50 INFO  : Memory regions updated for context APU
21:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:50 INFO  : 'con' command is executed.
21:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:39:50 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:40:10 INFO  : Disconnected from the channel tcfchan#32.
21:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:40:21 INFO  : 'fpga -state' command is executed.
21:40:27 INFO  : Memory regions updated for context APU
21:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:40:32 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:40:42 INFO  : 'fpga -state' command is executed.
21:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:42 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:40:42 INFO  : 'jtag frequency' command is executed.
21:40:42 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:42 INFO  : Context for 'APU' is selected.
21:40:42 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:43 INFO  : Context for 'APU' is selected.
21:40:43 INFO  : 'stop' command is executed.
21:40:43 INFO  : 'ps7_init' command is executed.
21:40:43 INFO  : 'ps7_post_config' command is executed.
21:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:44 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:44 INFO  : Memory regions updated for context APU
21:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:44 INFO  : 'con' command is executed.
21:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:40:44 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:40:58 INFO  : Disconnected from the channel tcfchan#33.
21:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:42:27 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:42:34 INFO  : 'fpga -state' command is executed.
21:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:35 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:42:35 INFO  : 'jtag frequency' command is executed.
21:42:35 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:35 INFO  : Context for 'APU' is selected.
21:42:35 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:35 INFO  : Context for 'APU' is selected.
21:42:35 INFO  : 'stop' command is executed.
21:42:35 INFO  : 'ps7_init' command is executed.
21:42:35 INFO  : 'ps7_post_config' command is executed.
21:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:35 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:35 INFO  : Memory regions updated for context APU
21:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:36 INFO  : 'con' command is executed.
21:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:42:36 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:43:15 INFO  : Disconnected from the channel tcfchan#34.
21:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:49:45 INFO  : 'fpga -state' command is executed.
21:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:45 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:49:45 INFO  : 'jtag frequency' command is executed.
21:49:45 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:45 INFO  : Context for 'APU' is selected.
21:49:48 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:48 INFO  : Context for 'APU' is selected.
21:49:48 INFO  : 'stop' command is executed.
21:49:48 INFO  : 'ps7_init' command is executed.
21:49:48 INFO  : 'ps7_post_config' command is executed.
21:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:48 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:48 INFO  : Memory regions updated for context APU
21:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:48 INFO  : 'con' command is executed.
21:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:49:48 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:50:11 INFO  : Disconnected from the channel tcfchan#35.
21:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:50:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
21:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
21:50:47 INFO  : 'fpga -state' command is executed.
21:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:47 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
21:50:47 INFO  : 'jtag frequency' command is executed.
21:50:47 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:47 INFO  : Context for 'APU' is selected.
21:50:47 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
21:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:48 INFO  : Context for 'APU' is selected.
21:50:48 INFO  : 'stop' command is executed.
21:50:48 INFO  : 'ps7_init' command is executed.
21:50:48 INFO  : 'ps7_post_config' command is executed.
21:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:48 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:48 INFO  : Memory regions updated for context APU
21:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:48 INFO  : 'con' command is executed.
21:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

21:50:48 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
21:51:45 INFO  : Disconnected from the channel tcfchan#36.
22:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:00:29 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
22:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:00:58 INFO  : 'fpga -state' command is executed.
22:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:58 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:00:58 INFO  : 'jtag frequency' command is executed.
22:00:58 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:58 INFO  : Context for 'APU' is selected.
22:00:58 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:58 INFO  : Context for 'APU' is selected.
22:00:58 INFO  : 'stop' command is executed.
22:00:59 INFO  : 'ps7_init' command is executed.
22:00:59 INFO  : 'ps7_post_config' command is executed.
22:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:59 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:59 INFO  : Memory regions updated for context APU
22:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:59 INFO  : 'con' command is executed.
22:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:00:59 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:11:39 INFO  : Disconnected from the channel tcfchan#37.
22:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:14:44 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
22:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:14:56 INFO  : 'fpga -state' command is executed.
22:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:56 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:14:56 INFO  : 'jtag frequency' command is executed.
22:14:56 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:56 INFO  : Context for 'APU' is selected.
22:14:56 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:56 INFO  : Context for 'APU' is selected.
22:14:56 INFO  : 'stop' command is executed.
22:14:56 INFO  : 'ps7_init' command is executed.
22:14:57 INFO  : 'ps7_post_config' command is executed.
22:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:57 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:57 INFO  : Memory regions updated for context APU
22:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:57 INFO  : 'con' command is executed.
22:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:14:57 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:16:03 INFO  : Disconnected from the channel tcfchan#38.
22:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:16:40 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
22:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:17:16 INFO  : 'fpga -state' command is executed.
22:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:16 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:17:16 INFO  : 'jtag frequency' command is executed.
22:17:16 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:16 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:16 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : 'stop' command is executed.
22:17:16 INFO  : 'ps7_init' command is executed.
22:17:16 INFO  : 'ps7_post_config' command is executed.
22:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:17 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:17 INFO  : Memory regions updated for context APU
22:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:17 INFO  : 'con' command is executed.
22:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:17:17 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:25:47 INFO  : Disconnected from the channel tcfchan#39.
22:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:25:48 INFO  : 'fpga -state' command is executed.
22:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:49 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:25:49 INFO  : 'jtag frequency' command is executed.
22:25:49 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:49 INFO  : Context for 'APU' is selected.
22:25:51 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:51 INFO  : Context for 'APU' is selected.
22:25:51 INFO  : 'stop' command is executed.
22:25:51 INFO  : 'ps7_init' command is executed.
22:25:51 INFO  : 'ps7_post_config' command is executed.
22:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:51 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:51 INFO  : Memory regions updated for context APU
22:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:51 INFO  : 'con' command is executed.
22:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:25:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:33:13 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
22:33:23 INFO  : Disconnected from the channel tcfchan#40.
22:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:33:37 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
22:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:33:50 INFO  : 'fpga -state' command is executed.
22:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:33:50 INFO  : 'jtag frequency' command is executed.
22:33:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:50 INFO  : Context for 'APU' is selected.
22:33:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:50 INFO  : Context for 'APU' is selected.
22:33:50 INFO  : 'stop' command is executed.
22:33:51 INFO  : 'ps7_init' command is executed.
22:33:51 INFO  : 'ps7_post_config' command is executed.
22:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:51 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:51 INFO  : Memory regions updated for context APU
22:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:51 INFO  : 'con' command is executed.
22:33:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:33:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:40:15 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
22:40:37 INFO  : Disconnected from the channel tcfchan#41.
22:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:40:38 INFO  : 'fpga -state' command is executed.
22:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:38 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:40:38 INFO  : 'jtag frequency' command is executed.
22:40:38 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:38 INFO  : Context for 'APU' is selected.
22:40:40 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:41 INFO  : Context for 'APU' is selected.
22:40:41 INFO  : 'stop' command is executed.
22:40:41 INFO  : 'ps7_init' command is executed.
22:40:41 INFO  : 'ps7_post_config' command is executed.
22:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:41 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:41 INFO  : Memory regions updated for context APU
22:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:41 INFO  : 'con' command is executed.
22:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:40:41 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:41:18 INFO  : Disconnected from the channel tcfchan#42.
22:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:41:19 INFO  : 'fpga -state' command is executed.
22:41:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:20 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:41:20 INFO  : 'jtag frequency' command is executed.
22:41:20 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:20 INFO  : Context for 'APU' is selected.
22:41:22 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:41:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:22 INFO  : Context for 'APU' is selected.
22:41:22 INFO  : 'stop' command is executed.
22:41:22 INFO  : 'ps7_init' command is executed.
22:41:22 INFO  : 'ps7_post_config' command is executed.
22:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:22 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:22 INFO  : Memory regions updated for context APU
22:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:22 INFO  : 'con' command is executed.
22:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:41:22 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:42:24 INFO  : Disconnected from the channel tcfchan#43.
22:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
22:42:26 INFO  : 'fpga -state' command is executed.
22:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:26 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
22:42:26 INFO  : 'jtag frequency' command is executed.
22:42:26 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:26 INFO  : Context for 'APU' is selected.
22:42:28 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
22:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:28 INFO  : Context for 'APU' is selected.
22:42:28 INFO  : 'stop' command is executed.
22:42:28 INFO  : 'ps7_init' command is executed.
22:42:28 INFO  : 'ps7_post_config' command is executed.
22:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:29 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:29 INFO  : Memory regions updated for context APU
22:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:29 INFO  : 'con' command is executed.
22:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

22:42:29 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
22:46:21 INFO  : Disconnected from the channel tcfchan#44.
23:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:18:31 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
23:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:18:51 INFO  : 'fpga -state' command is executed.
23:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:51 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:18:51 INFO  : 'jtag frequency' command is executed.
23:18:51 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:51 INFO  : Context for 'APU' is selected.
23:18:51 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:51 INFO  : Context for 'APU' is selected.
23:18:51 INFO  : 'stop' command is executed.
23:18:52 INFO  : 'ps7_init' command is executed.
23:18:52 INFO  : 'ps7_post_config' command is executed.
23:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:52 INFO  : Memory regions updated for context APU
23:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:52 INFO  : 'con' command is executed.
23:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:18:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:20:09 INFO  : 'fpga -state' command is executed.
23:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:09 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:20:09 INFO  : 'jtag frequency' command is executed.
23:20:09 INFO  : Context for 'APU' is selected.
23:20:09 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:20:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

23:20:18 INFO  : Disconnected from the channel tcfchan#45.
23:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:20:29 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
23:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:21:09 INFO  : 'fpga -state' command is executed.
23:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:09 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:21:09 INFO  : 'jtag frequency' command is executed.
23:21:09 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:09 INFO  : Context for 'APU' is selected.
23:21:09 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:09 INFO  : Context for 'APU' is selected.
23:21:09 INFO  : 'stop' command is executed.
23:21:10 INFO  : 'ps7_init' command is executed.
23:21:10 INFO  : 'ps7_post_config' command is executed.
23:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:10 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:41 WARN  : channel "tcfchan#45" closed
23:21:47 INFO  : Disconnected from the channel tcfchan#46.
23:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:23:10 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
23:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:23:26 INFO  : 'fpga -state' command is executed.
23:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:26 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:23:26 INFO  : 'jtag frequency' command is executed.
23:23:26 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:26 INFO  : Context for 'APU' is selected.
23:23:27 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:27 INFO  : Context for 'APU' is selected.
23:23:27 INFO  : 'stop' command is executed.
23:23:27 INFO  : 'ps7_init' command is executed.
23:23:27 INFO  : 'ps7_post_config' command is executed.
23:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:27 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:27 INFO  : Memory regions updated for context APU
23:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:27 INFO  : 'con' command is executed.
23:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:23:27 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:24:00 INFO  : Disconnected from the channel tcfchan#47.
23:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:24:05 INFO  : 'fpga -state' command is executed.
23:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:05 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:24:05 INFO  : 'jtag frequency' command is executed.
23:24:05 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:05 INFO  : Context for 'APU' is selected.
23:24:08 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:08 INFO  : Context for 'APU' is selected.
23:24:08 INFO  : 'stop' command is executed.
23:24:08 INFO  : 'ps7_init' command is executed.
23:24:08 INFO  : 'ps7_post_config' command is executed.
23:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:08 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:08 INFO  : Memory regions updated for context APU
23:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:09 INFO  : 'con' command is executed.
23:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:24:09 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:24:24 INFO  : Disconnected from the channel tcfchan#48.
23:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:24:25 INFO  : 'fpga -state' command is executed.
23:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:26 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:24:26 INFO  : 'jtag frequency' command is executed.
23:24:26 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:26 INFO  : Context for 'APU' is selected.
23:24:28 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:28 INFO  : Context for 'APU' is selected.
23:24:28 INFO  : 'stop' command is executed.
23:24:28 INFO  : 'ps7_init' command is executed.
23:24:28 INFO  : 'ps7_post_config' command is executed.
23:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:29 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:29 INFO  : Memory regions updated for context APU
23:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:29 INFO  : 'con' command is executed.
23:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:24:29 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:30:25 INFO  : Disconnected from the channel tcfchan#49.
23:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:34:05 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
23:34:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:34:51 INFO  : 'fpga -state' command is executed.
23:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:51 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:34:51 INFO  : 'jtag frequency' command is executed.
23:34:51 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:51 INFO  : Context for 'APU' is selected.
23:34:51 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:51 INFO  : Context for 'APU' is selected.
23:34:51 INFO  : 'stop' command is executed.
23:34:52 INFO  : 'ps7_init' command is executed.
23:34:52 INFO  : 'ps7_post_config' command is executed.
23:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:52 INFO  : Memory regions updated for context APU
23:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:52 INFO  : 'con' command is executed.
23:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:34:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:35:21 INFO  : Disconnected from the channel tcfchan#50.
23:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:35:48 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
23:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:35:54 INFO  : 'fpga -state' command is executed.
23:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:55 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:35:55 INFO  : 'jtag frequency' command is executed.
23:35:55 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:55 INFO  : Context for 'APU' is selected.
23:35:55 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:55 INFO  : Context for 'APU' is selected.
23:35:55 INFO  : 'stop' command is executed.
23:35:55 INFO  : 'ps7_init' command is executed.
23:35:55 INFO  : 'ps7_post_config' command is executed.
23:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:55 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:56 INFO  : Memory regions updated for context APU
23:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:56 INFO  : 'con' command is executed.
23:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:35:56 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:37:15 INFO  : Disconnected from the channel tcfchan#51.
23:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:37:31 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
23:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:41:59 INFO  : 'fpga -state' command is executed.
23:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:41:59 INFO  : 'jtag frequency' command is executed.
23:41:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:59 INFO  : Context for 'APU' is selected.
23:41:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:59 INFO  : Context for 'APU' is selected.
23:41:59 INFO  : 'stop' command is executed.
23:42:00 INFO  : 'ps7_init' command is executed.
23:42:00 INFO  : 'ps7_post_config' command is executed.
23:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:00 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:00 INFO  : Memory regions updated for context APU
23:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:00 INFO  : 'con' command is executed.
23:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:42:00 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:42:50 INFO  : Disconnected from the channel tcfchan#52.
23:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
23:45:33 INFO  : 'fpga -state' command is executed.
23:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:34 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
23:45:34 INFO  : 'jtag frequency' command is executed.
23:45:34 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:34 INFO  : Context for 'APU' is selected.
23:45:35 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
23:45:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:35 INFO  : Context for 'APU' is selected.
23:45:35 INFO  : 'stop' command is executed.
23:45:36 INFO  : 'ps7_init' command is executed.
23:45:36 INFO  : 'ps7_post_config' command is executed.
23:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:36 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:36 INFO  : Memory regions updated for context APU
23:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:37 INFO  : 'con' command is executed.
23:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

23:45:37 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
23:46:22 INFO  : Disconnected from the channel tcfchan#53.
19:29:15 INFO  : Registering command handlers for SDK TCF services
19:29:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
19:29:18 INFO  : XSCT server has started successfully.
19:29:18 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
19:29:18 INFO  : Successfully done setting XSCT server connection channel  
19:29:18 INFO  : Successfully done setting SDK workspace  
19:29:18 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
19:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
19:45:22 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
19:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
19:45:34 INFO  : 'fpga -state' command is executed.
19:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:34 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
19:45:34 INFO  : 'jtag frequency' command is executed.
19:45:34 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:34 INFO  : Context for 'APU' is selected.
19:45:34 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
19:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:34 INFO  : Context for 'APU' is selected.
19:45:34 INFO  : 'stop' command is executed.
19:45:35 INFO  : 'ps7_init' command is executed.
19:45:35 INFO  : 'ps7_post_config' command is executed.
19:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:35 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:35 INFO  : Memory regions updated for context APU
19:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:35 INFO  : 'con' command is executed.
19:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

19:45:35 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
08:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
08:49:51 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
08:49:54 INFO  : Disconnected from the channel tcfchan#1.
08:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
08:50:04 INFO  : 'fpga -state' command is executed.
08:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:50:05 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
08:50:05 INFO  : 'jtag frequency' command is executed.
08:50:05 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:50:05 INFO  : Context for 'APU' is selected.
08:50:07 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
08:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:50:07 INFO  : Context for 'APU' is selected.
08:50:07 INFO  : 'stop' command is executed.
08:50:08 INFO  : 'ps7_init' command is executed.
08:50:08 INFO  : 'ps7_post_config' command is executed.
08:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:08 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
08:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

08:50:08 INFO  : Memory regions updated for context APU
08:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:08 INFO  : 'con' command is executed.
08:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

08:50:08 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
08:51:19 INFO  : Disconnected from the channel tcfchan#2.
09:15:37 INFO  : Registering command handlers for SDK TCF services
09:15:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
09:15:41 INFO  : XSCT server has started successfully.
09:15:41 INFO  : Successfully done setting XSCT server connection channel  
09:15:43 INFO  : Successfully done setting SDK workspace  
09:15:43 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
09:15:44 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
09:15:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525158813623,  Project:1524943106572
09:15:48 INFO  : The hardware specification for project 'simple_led_wrapper_hw_platform_0' is different from C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
09:15:48 INFO  : Copied contents of C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf into \simple_led_wrapper_hw_platform_0\system.hdf.
09:15:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:15:57 INFO  : 
09:15:58 INFO  : Updating hardware inferred compiler options for simple_start_gpio.
09:15:58 INFO  : Clearing existing target manager status.
15:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:58:03 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
15:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:58:27 INFO  : 'fpga -state' command is executed.
15:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:28 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:58:28 INFO  : 'jtag frequency' command is executed.
15:58:28 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:28 INFO  : Context for 'APU' is selected.
15:58:28 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:28 INFO  : Context for 'APU' is selected.
15:58:28 INFO  : 'stop' command is executed.
15:58:28 INFO  : 'ps7_init' command is executed.
15:58:28 INFO  : 'ps7_post_config' command is executed.
15:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:29 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:29 INFO  : Memory regions updated for context APU
15:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:29 INFO  : 'con' command is executed.
15:58:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:58:29 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:00:09 INFO  : Disconnected from the channel tcfchan#1.
16:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:00:48 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:01:54 INFO  : 'fpga -state' command is executed.
16:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:55 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:01:55 INFO  : 'jtag frequency' command is executed.
16:01:55 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : 'stop' command is executed.
16:01:55 INFO  : 'ps7_init' command is executed.
16:01:55 INFO  : 'ps7_post_config' command is executed.
16:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:56 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:56 INFO  : Memory regions updated for context APU
16:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:56 INFO  : 'con' command is executed.
16:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:01:56 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:02:54 INFO  : Disconnected from the channel tcfchan#2.
16:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:03:24 INFO  : 'fpga -state' command is executed.
16:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:25 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:03:25 INFO  : 'jtag frequency' command is executed.
16:03:25 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:25 INFO  : Context for 'APU' is selected.
16:03:25 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:25 INFO  : Context for 'APU' is selected.
16:03:25 INFO  : 'stop' command is executed.
16:03:26 INFO  : 'ps7_init' command is executed.
16:03:26 INFO  : 'ps7_post_config' command is executed.
16:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:28 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:28 INFO  : Memory regions updated for context APU
16:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:29 INFO  : 'con' command is executed.
16:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:03:29 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:05:36 INFO  : Disconnected from the channel tcfchan#3.
16:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:08:01 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:08:13 INFO  : 'fpga -state' command is executed.
16:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:14 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:08:14 INFO  : 'jtag frequency' command is executed.
16:08:14 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:14 INFO  : Context for 'APU' is selected.
16:08:14 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:14 INFO  : Context for 'APU' is selected.
16:08:14 INFO  : 'stop' command is executed.
16:08:14 INFO  : 'ps7_init' command is executed.
16:08:14 INFO  : 'ps7_post_config' command is executed.
16:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:15 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:15 INFO  : Memory regions updated for context APU
16:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:15 INFO  : 'con' command is executed.
16:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:08:15 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:09:56 INFO  : Disconnected from the channel tcfchan#4.
16:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:10:13 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:10:26 INFO  : 'fpga -state' command is executed.
16:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:26 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:10:26 INFO  : 'jtag frequency' command is executed.
16:10:26 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:26 INFO  : Context for 'APU' is selected.
16:10:26 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:26 INFO  : Context for 'APU' is selected.
16:10:26 INFO  : 'stop' command is executed.
16:10:27 INFO  : 'ps7_init' command is executed.
16:10:27 INFO  : 'ps7_post_config' command is executed.
16:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:27 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:27 INFO  : Memory regions updated for context APU
16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : 'con' command is executed.
16:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:10:28 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:11:16 WARN  : channel "tcfchan#5" closed
16:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:12:01 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:12:11 INFO  : 'fpga -state' command is executed.
16:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:11 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:12:11 INFO  : 'jtag frequency' command is executed.
16:12:11 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : 'stop' command is executed.
16:12:12 INFO  : 'ps7_init' command is executed.
16:12:12 INFO  : 'ps7_post_config' command is executed.
16:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:12 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:12 INFO  : Memory regions updated for context APU
16:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:12 INFO  : 'con' command is executed.
16:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:12:12 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:12:27 INFO  : Disconnected from the channel tcfchan#6.
16:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:13:00 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:13:47 INFO  : 'fpga -state' command is executed.
16:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:47 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:13:47 INFO  : 'jtag frequency' command is executed.
16:13:47 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:47 INFO  : Context for 'APU' is selected.
16:13:47 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:47 INFO  : Context for 'APU' is selected.
16:13:47 INFO  : 'stop' command is executed.
16:13:48 INFO  : 'ps7_init' command is executed.
16:13:48 INFO  : 'ps7_post_config' command is executed.
16:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:48 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:48 INFO  : Memory regions updated for context APU
16:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:48 INFO  : 'con' command is executed.
16:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:13:48 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:14:09 INFO  : Disconnected from the channel tcfchan#7.
16:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:14:44 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:14:44 INFO  : 'fpga -state' command is executed.
16:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:44 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:14:44 INFO  : 'jtag frequency' command is executed.
16:14:44 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:45 INFO  : Context for 'APU' is selected.
16:14:45 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:45 INFO  : Context for 'APU' is selected.
16:14:45 INFO  : 'stop' command is executed.
16:14:47 INFO  : 'ps7_init' command is executed.
16:14:47 INFO  : 'ps7_post_config' command is executed.
16:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:48 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:48 INFO  : Memory regions updated for context APU
16:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:48 INFO  : 'con' command is executed.
16:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:14:48 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:17:56 INFO  : Disconnected from the channel tcfchan#8.
16:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:18:30 INFO  : 'fpga -state' command is executed.
16:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:30 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:18:30 INFO  : 'jtag frequency' command is executed.
16:18:30 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:31 INFO  : Context for 'APU' is selected.
16:18:31 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:32 INFO  : Context for 'APU' is selected.
16:18:32 INFO  : 'stop' command is executed.
16:18:32 INFO  : 'ps7_init' command is executed.
16:18:32 INFO  : 'ps7_post_config' command is executed.
16:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:34 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:34 INFO  : Memory regions updated for context APU
16:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:34 INFO  : 'con' command is executed.
16:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:18:34 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:18:44 INFO  : Disconnected from the channel tcfchan#9.
16:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:18:54 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:19:12 INFO  : 'fpga -state' command is executed.
16:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:12 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:19:12 INFO  : 'jtag frequency' command is executed.
16:19:12 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:12 INFO  : Context for 'APU' is selected.
16:19:12 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:12 INFO  : Context for 'APU' is selected.
16:19:12 INFO  : 'stop' command is executed.
16:19:13 INFO  : 'ps7_init' command is executed.
16:19:13 INFO  : 'ps7_post_config' command is executed.
16:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:13 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:13 INFO  : Memory regions updated for context APU
16:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:13 INFO  : 'con' command is executed.
16:19:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:19:13 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:20:11 INFO  : Disconnected from the channel tcfchan#10.
16:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:20:44 INFO  : 'fpga -state' command is executed.
16:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:47 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:20:47 INFO  : 'jtag frequency' command is executed.
16:20:47 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:47 INFO  : Context for 'APU' is selected.
16:20:47 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:47 INFO  : Context for 'APU' is selected.
16:20:47 INFO  : 'stop' command is executed.
16:20:47 INFO  : 'ps7_init' command is executed.
16:20:47 INFO  : 'ps7_post_config' command is executed.
16:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:48 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:48 INFO  : Memory regions updated for context APU
16:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:48 INFO  : 'con' command is executed.
16:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:20:48 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:20:51 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:20:53 INFO  : Disconnected from the channel tcfchan#11.
16:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:20:59 INFO  : 'fpga -state' command is executed.
16:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:20:59 INFO  : 'jtag frequency' command is executed.
16:20:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:59 INFO  : Context for 'APU' is selected.
16:20:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:59 INFO  : Context for 'APU' is selected.
16:20:59 INFO  : 'stop' command is executed.
16:21:00 INFO  : 'ps7_init' command is executed.
16:21:00 INFO  : 'ps7_post_config' command is executed.
16:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:00 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:00 INFO  : Memory regions updated for context APU
16:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:00 INFO  : 'con' command is executed.
16:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:21:00 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:22:44 INFO  : Disconnected from the channel tcfchan#12.
16:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:23:41 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:23:50 INFO  : 'fpga -state' command is executed.
16:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:51 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:23:51 INFO  : 'jtag frequency' command is executed.
16:23:51 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:51 INFO  : Context for 'APU' is selected.
16:23:51 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:51 INFO  : Context for 'APU' is selected.
16:23:51 INFO  : 'stop' command is executed.
16:23:51 INFO  : 'ps7_init' command is executed.
16:23:51 INFO  : 'ps7_post_config' command is executed.
16:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:52 INFO  : Memory regions updated for context APU
16:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:52 INFO  : 'con' command is executed.
16:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:23:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:24:18 INFO  : Disconnected from the channel tcfchan#13.
16:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:25:36 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:26:28 INFO  : 'fpga -state' command is executed.
16:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:28 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:26:28 INFO  : 'jtag frequency' command is executed.
16:26:28 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:28 INFO  : Context for 'APU' is selected.
16:26:28 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:28 INFO  : Context for 'APU' is selected.
16:26:28 INFO  : 'stop' command is executed.
16:26:29 INFO  : 'ps7_init' command is executed.
16:26:29 INFO  : 'ps7_post_config' command is executed.
16:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:29 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:29 INFO  : Memory regions updated for context APU
16:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:29 INFO  : 'con' command is executed.
16:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:26:29 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:27:32 INFO  : Disconnected from the channel tcfchan#14.
16:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:33:57 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:34:20 INFO  : 'fpga -state' command is executed.
16:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:21 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:34:21 INFO  : 'jtag frequency' command is executed.
16:34:21 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:21 INFO  : Context for 'APU' is selected.
16:34:21 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:21 INFO  : Context for 'APU' is selected.
16:34:21 INFO  : 'stop' command is executed.
16:34:21 INFO  : 'ps7_init' command is executed.
16:34:21 INFO  : 'ps7_post_config' command is executed.
16:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:21 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:21 INFO  : Memory regions updated for context APU
16:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:22 INFO  : 'con' command is executed.
16:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:34:22 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:34:44 INFO  : Disconnected from the channel tcfchan#15.
16:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:45:56 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:46:04 INFO  : 'fpga -state' command is executed.
16:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:05 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:46:05 INFO  : 'jtag frequency' command is executed.
16:46:05 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:05 INFO  : Context for 'APU' is selected.
16:46:05 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:05 INFO  : Context for 'APU' is selected.
16:46:05 INFO  : 'stop' command is executed.
16:46:06 INFO  : 'ps7_init' command is executed.
16:46:06 INFO  : 'ps7_post_config' command is executed.
16:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:06 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:06 INFO  : Memory regions updated for context APU
16:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:06 INFO  : 'con' command is executed.
16:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:46:06 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:46:29 INFO  : Disconnected from the channel tcfchan#16.
16:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:46:54 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:47:02 INFO  : 'fpga -state' command is executed.
16:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:02 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:47:02 INFO  : 'jtag frequency' command is executed.
16:47:02 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:02 INFO  : Context for 'APU' is selected.
16:47:03 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:03 INFO  : Context for 'APU' is selected.
16:47:03 INFO  : 'stop' command is executed.
16:47:03 INFO  : 'ps7_init' command is executed.
16:47:03 INFO  : 'ps7_post_config' command is executed.
16:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:03 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:03 INFO  : Memory regions updated for context APU
16:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:04 INFO  : 'con' command is executed.
16:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:47:04 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:47:24 INFO  : Disconnected from the channel tcfchan#17.
16:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:47:56 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:48:14 INFO  : 'fpga -state' command is executed.
16:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:14 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:48:14 INFO  : 'jtag frequency' command is executed.
16:48:14 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:14 INFO  : Context for 'APU' is selected.
16:48:14 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:48:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:14 INFO  : Context for 'APU' is selected.
16:48:14 INFO  : 'stop' command is executed.
16:48:15 INFO  : 'ps7_init' command is executed.
16:48:15 INFO  : 'ps7_post_config' command is executed.
16:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:15 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:15 INFO  : Memory regions updated for context APU
16:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:15 INFO  : 'con' command is executed.
16:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:48:15 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:48:37 INFO  : Disconnected from the channel tcfchan#18.
16:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:56:28 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:56:36 INFO  : 'fpga -state' command is executed.
16:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:36 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:56:36 INFO  : 'jtag frequency' command is executed.
16:56:36 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:36 INFO  : Context for 'APU' is selected.
16:56:36 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:37 INFO  : Context for 'APU' is selected.
16:56:37 INFO  : 'stop' command is executed.
16:56:37 INFO  : 'ps7_init' command is executed.
16:56:37 INFO  : 'ps7_post_config' command is executed.
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:37 INFO  : Memory regions updated for context APU
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : 'con' command is executed.
16:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:56:37 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:57:02 INFO  : Disconnected from the channel tcfchan#19.
16:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:58:06 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:58:13 INFO  : 'fpga -state' command is executed.
16:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:14 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:58:14 INFO  : 'jtag frequency' command is executed.
16:58:14 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : 'stop' command is executed.
16:58:15 INFO  : 'ps7_init' command is executed.
16:58:15 INFO  : 'ps7_post_config' command is executed.
16:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:15 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:15 INFO  : Memory regions updated for context APU
16:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:15 INFO  : 'con' command is executed.
16:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:58:15 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:00:36 INFO  : Disconnected from the channel tcfchan#20.
17:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:05:28 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:05:37 INFO  : 'fpga -state' command is executed.
17:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:37 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:05:37 INFO  : 'jtag frequency' command is executed.
17:05:37 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:37 INFO  : Context for 'APU' is selected.
17:05:37 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:37 INFO  : Context for 'APU' is selected.
17:05:37 INFO  : 'stop' command is executed.
17:05:38 INFO  : 'ps7_init' command is executed.
17:05:38 INFO  : 'ps7_post_config' command is executed.
17:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:38 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:38 INFO  : Memory regions updated for context APU
17:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:38 INFO  : 'con' command is executed.
17:05:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:05:38 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:06:20 INFO  : Disconnected from the channel tcfchan#21.
17:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:07:16 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:07:17 INFO  : 'fpga -state' command is executed.
17:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:17 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:07:18 INFO  : 'jtag frequency' command is executed.
17:07:18 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:18 INFO  : Context for 'APU' is selected.
17:07:18 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:07:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:18 INFO  : Context for 'APU' is selected.
17:07:18 INFO  : 'stop' command is executed.
17:07:18 INFO  : 'ps7_init' command is executed.
17:07:18 INFO  : 'ps7_post_config' command is executed.
17:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:19 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:19 INFO  : Memory regions updated for context APU
17:07:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:19 INFO  : 'con' command is executed.
17:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:07:19 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:07:45 INFO  : Disconnected from the channel tcfchan#22.
17:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:09:32 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:09:43 INFO  : 'fpga -state' command is executed.
17:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:43 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:09:43 INFO  : 'jtag frequency' command is executed.
17:09:43 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : 'stop' command is executed.
17:09:43 INFO  : 'ps7_init' command is executed.
17:09:43 INFO  : 'ps7_post_config' command is executed.
17:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:44 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:44 INFO  : Memory regions updated for context APU
17:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:44 INFO  : 'con' command is executed.
17:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:09:44 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:10:13 INFO  : Disconnected from the channel tcfchan#23.
17:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:11:33 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:11:42 INFO  : 'fpga -state' command is executed.
17:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:43 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:11:43 INFO  : 'jtag frequency' command is executed.
17:11:43 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:43 INFO  : Context for 'APU' is selected.
17:11:43 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:43 INFO  : Context for 'APU' is selected.
17:11:43 INFO  : 'stop' command is executed.
17:11:44 INFO  : 'ps7_init' command is executed.
17:11:44 INFO  : 'ps7_post_config' command is executed.
17:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:44 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:44 INFO  : Memory regions updated for context APU
17:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:44 INFO  : 'con' command is executed.
17:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:11:44 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:13:42 INFO  : Disconnected from the channel tcfchan#24.
17:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:14:04 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:14:18 INFO  : 'fpga -state' command is executed.
17:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:18 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:14:18 INFO  : 'jtag frequency' command is executed.
17:14:18 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:18 INFO  : Context for 'APU' is selected.
17:14:18 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:18 INFO  : Context for 'APU' is selected.
17:14:18 INFO  : 'stop' command is executed.
17:14:19 INFO  : 'ps7_init' command is executed.
17:14:19 INFO  : 'ps7_post_config' command is executed.
17:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:19 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:19 INFO  : Memory regions updated for context APU
17:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:19 INFO  : 'con' command is executed.
17:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:14:19 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:18:18 INFO  : Disconnected from the channel tcfchan#25.
17:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:19:22 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:19:33 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:19:44 INFO  : 'fpga -state' command is executed.
17:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:44 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:19:44 INFO  : 'jtag frequency' command is executed.
17:19:44 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:44 INFO  : Context for 'APU' is selected.
17:19:44 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:44 INFO  : Context for 'APU' is selected.
17:19:44 INFO  : 'stop' command is executed.
17:19:45 INFO  : 'ps7_init' command is executed.
17:19:45 INFO  : 'ps7_post_config' command is executed.
17:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:45 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:45 INFO  : Memory regions updated for context APU
17:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:45 INFO  : 'con' command is executed.
17:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:19:45 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:25:31 INFO  : Disconnected from the channel tcfchan#26.
17:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:26:04 INFO  : 'fpga -state' command is executed.
17:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:26:06 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:26:10 INFO  : Memory regions updated for context APU
17:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:26:16 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:26:21 INFO  : 'fpga -state' command is executed.
17:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:21 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:26:21 INFO  : 'jtag frequency' command is executed.
17:26:21 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:22 INFO  : Context for 'APU' is selected.
17:26:22 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:22 INFO  : Context for 'APU' is selected.
17:26:22 INFO  : 'stop' command is executed.
17:26:22 INFO  : 'ps7_init' command is executed.
17:26:22 INFO  : 'ps7_post_config' command is executed.
17:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:22 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:22 INFO  : Memory regions updated for context APU
17:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:23 INFO  : 'con' command is executed.
17:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:26:23 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:30:28 INFO  : Disconnected from the channel tcfchan#27.
17:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:30:40 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:30:58 INFO  : 'fpga -state' command is executed.
17:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:30:59 INFO  : 'jtag frequency' command is executed.
17:30:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:59 INFO  : Context for 'APU' is selected.
17:30:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:59 INFO  : Context for 'APU' is selected.
17:30:59 INFO  : 'stop' command is executed.
17:30:59 INFO  : 'ps7_init' command is executed.
17:30:59 INFO  : 'ps7_post_config' command is executed.
17:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:00 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:00 INFO  : Memory regions updated for context APU
17:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:00 INFO  : 'con' command is executed.
17:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:31:00 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:33:02 INFO  : Disconnected from the channel tcfchan#28.
17:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:33:41 INFO  : 'fpga -state' command is executed.
17:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:41 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:33:41 INFO  : 'jtag frequency' command is executed.
17:33:41 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:41 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:41 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : 'stop' command is executed.
17:33:42 INFO  : 'ps7_init' command is executed.
17:33:42 INFO  : 'ps7_post_config' command is executed.
17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:42 INFO  : Memory regions updated for context APU
17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : 'con' command is executed.
17:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:33:42 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:33:58 INFO  : Disconnected from the channel tcfchan#29.
17:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:34:06 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:34:16 INFO  : 'fpga -state' command is executed.
17:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:17 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:34:17 INFO  : 'jtag frequency' command is executed.
17:34:17 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:17 INFO  : Context for 'APU' is selected.
17:34:17 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:17 INFO  : Context for 'APU' is selected.
17:34:17 INFO  : 'stop' command is executed.
17:34:18 INFO  : 'ps7_init' command is executed.
17:34:18 INFO  : 'ps7_post_config' command is executed.
17:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:18 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:18 INFO  : Memory regions updated for context APU
17:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:18 INFO  : 'con' command is executed.
17:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:34:18 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:38:04 INFO  : Disconnected from the channel tcfchan#30.
17:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:38:34 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:38:39 INFO  : 'fpga -state' command is executed.
17:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:40 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:38:40 INFO  : 'jtag frequency' command is executed.
17:38:40 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:40 INFO  : Context for 'APU' is selected.
17:38:40 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:40 INFO  : Context for 'APU' is selected.
17:38:40 INFO  : 'stop' command is executed.
17:38:40 INFO  : 'ps7_init' command is executed.
17:38:40 INFO  : 'ps7_post_config' command is executed.
17:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:41 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:41 INFO  : Memory regions updated for context APU
17:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:41 INFO  : 'con' command is executed.
17:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:38:41 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:42:35 INFO  : Disconnected from the channel tcfchan#31.
17:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:43:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:43:33 INFO  : 'fpga -state' command is executed.
17:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:33 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:43:33 INFO  : 'jtag frequency' command is executed.
17:43:33 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:33 INFO  : Context for 'APU' is selected.
17:43:33 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:33 INFO  : Context for 'APU' is selected.
17:43:33 INFO  : 'stop' command is executed.
17:43:34 INFO  : 'ps7_init' command is executed.
17:43:34 INFO  : 'ps7_post_config' command is executed.
17:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:34 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:34 INFO  : Memory regions updated for context APU
17:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:34 INFO  : 'con' command is executed.
17:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:43:34 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:46:21 INFO  : Disconnected from the channel tcfchan#32.
17:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:46:43 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:46:50 INFO  : 'fpga -state' command is executed.
17:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:46:50 INFO  : 'jtag frequency' command is executed.
17:46:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:50 INFO  : Context for 'APU' is selected.
17:46:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:50 INFO  : Context for 'APU' is selected.
17:46:50 INFO  : 'stop' command is executed.
17:46:50 INFO  : 'ps7_init' command is executed.
17:46:50 INFO  : 'ps7_post_config' command is executed.
17:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:51 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:51 INFO  : Memory regions updated for context APU
17:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:51 INFO  : 'con' command is executed.
17:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:46:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:47:42 INFO  : Disconnected from the channel tcfchan#33.
17:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:48:11 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:48:27 INFO  : 'fpga -state' command is executed.
17:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:27 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:48:27 INFO  : 'jtag frequency' command is executed.
17:48:27 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:27 INFO  : Context for 'APU' is selected.
17:48:27 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:27 INFO  : Context for 'APU' is selected.
17:48:27 INFO  : 'stop' command is executed.
17:48:28 INFO  : 'ps7_init' command is executed.
17:48:28 INFO  : 'ps7_post_config' command is executed.
17:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:28 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:28 INFO  : Memory regions updated for context APU
17:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:28 INFO  : 'con' command is executed.
17:48:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:48:28 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:49:59 INFO  : Disconnected from the channel tcfchan#34.
17:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:50:45 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:50:59 INFO  : 'fpga -state' command is executed.
17:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:50:59 INFO  : 'jtag frequency' command is executed.
17:50:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:59 INFO  : Context for 'APU' is selected.
17:50:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:59 INFO  : Context for 'APU' is selected.
17:50:59 INFO  : 'stop' command is executed.
17:51:00 INFO  : 'ps7_init' command is executed.
17:51:00 INFO  : 'ps7_post_config' command is executed.
17:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:00 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:00 INFO  : Memory regions updated for context APU
17:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:00 INFO  : 'con' command is executed.
17:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:51:00 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
17:53:52 INFO  : Disconnected from the channel tcfchan#35.
17:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:54:28 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
17:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
17:54:36 INFO  : 'fpga -state' command is executed.
17:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:36 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
17:54:36 INFO  : 'jtag frequency' command is executed.
17:54:36 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:36 INFO  : Context for 'APU' is selected.
17:54:36 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
17:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:36 INFO  : Context for 'APU' is selected.
17:54:36 INFO  : 'stop' command is executed.
17:54:37 INFO  : 'ps7_init' command is executed.
17:54:37 INFO  : 'ps7_post_config' command is executed.
17:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:37 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:37 INFO  : Memory regions updated for context APU
17:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:37 INFO  : 'con' command is executed.
17:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

17:54:37 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
18:00:18 INFO  : Disconnected from the channel tcfchan#36.
20:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:12:39 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:12:48 INFO  : 'fpga -state' command is executed.
20:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:48 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:12:48 INFO  : 'jtag frequency' command is executed.
20:12:48 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : 'stop' command is executed.
20:12:48 INFO  : 'ps7_init' command is executed.
20:12:48 INFO  : 'ps7_post_config' command is executed.
20:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:49 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:49 INFO  : Memory regions updated for context APU
20:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:49 INFO  : 'con' command is executed.
20:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:12:49 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:14:35 INFO  : Disconnected from the channel tcfchan#37.
20:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:14:57 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:15:01 INFO  : 'fpga -state' command is executed.
20:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:02 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:15:02 INFO  : 'jtag frequency' command is executed.
20:15:02 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:02 INFO  : Context for 'APU' is selected.
20:15:02 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:15:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:02 INFO  : Context for 'APU' is selected.
20:15:02 INFO  : 'stop' command is executed.
20:15:02 INFO  : 'ps7_init' command is executed.
20:15:02 INFO  : 'ps7_post_config' command is executed.
20:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:02 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:02 INFO  : Memory regions updated for context APU
20:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:03 INFO  : 'con' command is executed.
20:15:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:15:03 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:16:46 INFO  : Disconnected from the channel tcfchan#38.
20:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:16:49 INFO  : 'fpga -state' command is executed.
20:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:16:50 INFO  : 'jtag frequency' command is executed.
20:16:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:50 INFO  : Context for 'APU' is selected.
20:16:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:50 INFO  : Context for 'APU' is selected.
20:16:50 INFO  : 'stop' command is executed.
20:16:50 INFO  : 'ps7_init' command is executed.
20:16:50 INFO  : 'ps7_post_config' command is executed.
20:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:51 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:51 INFO  : Memory regions updated for context APU
20:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:51 INFO  : 'con' command is executed.
20:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:16:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:17:17 INFO  : Disconnected from the channel tcfchan#39.
20:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:18:01 INFO  : 'fpga -state' command is executed.
20:18:02 INFO  : Memory regions updated for context APU
20:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:18:05 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:18:11 INFO  : 'fpga -state' command is executed.
20:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:11 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:18:11 INFO  : 'jtag frequency' command is executed.
20:18:11 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:11 INFO  : Context for 'APU' is selected.
20:18:11 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:11 INFO  : Context for 'APU' is selected.
20:18:11 INFO  : 'stop' command is executed.
20:18:11 INFO  : 'ps7_init' command is executed.
20:18:11 INFO  : 'ps7_post_config' command is executed.
20:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:12 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:12 INFO  : Memory regions updated for context APU
20:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:12 INFO  : 'con' command is executed.
20:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:18:12 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:19:20 INFO  : Disconnected from the channel tcfchan#40.
20:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:20:26 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:21:03 INFO  : 'fpga -state' command is executed.
20:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:04 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:21:04 INFO  : 'jtag frequency' command is executed.
20:21:04 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:04 INFO  : Context for 'APU' is selected.
20:21:04 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:04 INFO  : Context for 'APU' is selected.
20:21:04 INFO  : 'stop' command is executed.
20:21:04 INFO  : 'ps7_init' command is executed.
20:21:04 INFO  : 'ps7_post_config' command is executed.
20:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:05 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:05 INFO  : Memory regions updated for context APU
20:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:05 INFO  : 'con' command is executed.
20:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:21:05 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:21:24 INFO  : Disconnected from the channel tcfchan#41.
20:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:22:11 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:22:20 INFO  : 'fpga -state' command is executed.
20:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:20 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:22:20 INFO  : 'jtag frequency' command is executed.
20:22:20 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:20 INFO  : Context for 'APU' is selected.
20:22:20 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:20 INFO  : Context for 'APU' is selected.
20:22:20 INFO  : 'stop' command is executed.
20:22:20 INFO  : 'ps7_init' command is executed.
20:22:20 INFO  : 'ps7_post_config' command is executed.
20:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:21 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:21 INFO  : Memory regions updated for context APU
20:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:21 INFO  : 'con' command is executed.
20:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:22:21 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:23:02 INFO  : Disconnected from the channel tcfchan#42.
20:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:30:45 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:30:51 INFO  : 'fpga -state' command is executed.
20:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:51 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:30:51 INFO  : 'jtag frequency' command is executed.
20:30:51 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:51 INFO  : Context for 'APU' is selected.
20:30:52 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:52 INFO  : Context for 'APU' is selected.
20:30:52 INFO  : 'stop' command is executed.
20:30:52 INFO  : 'ps7_init' command is executed.
20:30:52 INFO  : 'ps7_post_config' command is executed.
20:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:53 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:53 INFO  : Memory regions updated for context APU
20:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:53 INFO  : 'con' command is executed.
20:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:30:53 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:31:33 INFO  : Disconnected from the channel tcfchan#43.
