
---------- Begin Simulation Statistics ----------
final_tick                                58668458000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731404                       # Number of bytes of host memory used
host_op_rate                                   138178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   730.63                       # Real time elapsed on the host
host_tick_rate                               80298986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100956628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058668                       # Number of seconds simulated
sim_ticks                                 58668458000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100956628                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.173369                       # CPI: cycles per instruction
system.cpu.discardedOps                        951288                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3784008                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.852247                       # IPC: instructions per cycle
system.cpu.numCycles                        117336916                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55545520     55.02%     55.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 168871      0.17%     55.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            285016      0.28%     55.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            268714      0.27%     55.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            164509      0.16%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54663      0.05%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           507065      0.50%     56.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36898      0.04%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::MemRead               37647012     37.29%     93.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6267411      6.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100956628                       # Class of committed instruction
system.cpu.tickCycles                       113552908                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          355                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       127318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       257686                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3488                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7256                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       343808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  343808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10744                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12686500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35407500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             31401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       122336                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2844                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            98973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           98973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3858                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10560                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       377500                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                388060                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       214464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7963264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8177728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           130374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052548                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 130013     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    361      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             130374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          191433000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         126516998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3858000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               117988                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119628                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1640                       # number of overall hits
system.l2.overall_hits::.cpu.data              117988                       # number of overall hits
system.l2.overall_hits::total                  119628                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8528                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10746                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2218                       # number of overall misses
system.l2.overall_misses::.cpu.data              8528                       # number of overall misses
system.l2.overall_misses::total                 10746                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    168427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    650845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        819272000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    168427000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    650845000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       819272000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           126516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          126516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.574909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.067406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.574909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.067406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75936.429216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76318.597561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76239.717104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75936.429216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76318.597561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76239.717104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10744                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    146247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    565453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    711700000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    146247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    565453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    711700000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.574909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.067391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.574909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.067391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65936.429216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66321.018062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66241.623232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65936.429216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66321.018062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66241.623232                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       122336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           122336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       122336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       122336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2812                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2812                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2812                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2812                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             91717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 91717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    550498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     550498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         98973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             98973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.073313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75867.971334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75867.971334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    477938000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    477938000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.073313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.073313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65867.971334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65867.971334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    168427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.574909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.574909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75936.429216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75936.429216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    146247000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    146247000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.574909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.574909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65936.429216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65936.429216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    100347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    100347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.046182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78889.150943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78889.150943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     87515000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     87515000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68909.448819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68909.448819                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10315.809046                       # Cycle average of tags in use
system.l2.tags.total_refs                      257329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10744                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.950949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2203.836657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8111.972389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.033628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.123779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.157407                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10744                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163940                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2069392                       # Number of tag accesses
system.l2.tags.data_accesses                  2069392                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      2218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10744                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  343808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      5.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   19180243000                       # Total gap between requests
system.mem_ctrls.avgGap                    1785205.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        70976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       272832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1209781.242247750983                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4650403.458703482524                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2218                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8526                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55494250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    215785250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25019.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25309.08                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        70976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       272832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        343808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        70976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2218                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10744                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1209781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4650403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          5860185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1209781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1209781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1209781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4650403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5860185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10744                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                69829500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              53720000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          271279500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6499.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25249.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9223                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1521                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   452.081525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   309.402392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   345.255243                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          237     15.58%     15.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          348     22.88%     38.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          119      7.82%     46.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          267     17.55%     63.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           68      4.47%     68.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           41      2.70%     71.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          153     10.06%     81.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           24      1.58%     82.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          264     17.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1521                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                687616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               11.720369                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5712000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3036000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       38220420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4630697760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1786903830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21023927040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27488497050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.539621                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54640737000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1958840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2068881000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         5147940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2736195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       38491740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4630697760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1696060650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21100426560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27473560845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.285034                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54840389750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1958840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1869228250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     20612229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20612229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20612229                       # number of overall hits
system.cpu.icache.overall_hits::total        20612229                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3858                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3858                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3858                       # number of overall misses
system.cpu.icache.overall_misses::total          3858                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195340000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195340000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195340000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195340000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20616087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20616087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20616087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20616087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000187                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000187                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50632.452048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50632.452048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50632.452048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50632.452048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2844                       # number of writebacks
system.cpu.icache.writebacks::total              2844                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3858                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3858                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3858                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3858                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    191482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    191482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    191482000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    191482000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49632.452048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49632.452048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49632.452048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49632.452048                       # average overall mshr miss latency
system.cpu.icache.replacements                   2844                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20612229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20612229                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3858                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3858                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20616087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20616087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50632.452048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50632.452048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3858                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    191482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    191482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49632.452048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49632.452048                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1012.450116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20616087                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5343.723950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1012.450116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1003                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41236032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41236032                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100956628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43038634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43038634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43057821                       # number of overall hits
system.cpu.dcache.overall_hits::total        43057821                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       136039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         136039                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       136279                       # number of overall misses
system.cpu.dcache.overall_misses::total        136279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2598480500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2598480500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2598480500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2598480500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43174673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43174673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43194100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43194100                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19100.996773                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19100.996773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19067.358140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19067.358140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          549                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   109.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       122336                       # number of writebacks
system.cpu.dcache.writebacks::total            122336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9792                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9792                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9792                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9792                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       126247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       126247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       126484                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       126484                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2071271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2071271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2082254500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2082254500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16406.496788                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16406.496788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16462.592107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16462.592107                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124468                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36881613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36881613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    444392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    444392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36909226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36909226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16093.579111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16093.579111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    407991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    407991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14958.990247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14958.990247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6157021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6157021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2154088500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2154088500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6265447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6265447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19866.900006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19866.900006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        98973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        98973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1663279500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1663279500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16805.386317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16805.386317                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          240                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          240                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19427                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19427                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012354                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012354                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          237                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          237                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10983500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10983500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012200                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012200                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 46343.881857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46343.881857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          990                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          990                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           32                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       548000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       548000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.031311                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031311                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        17125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        17125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.031311                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.031311                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        16125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2026.176442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43186349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            126516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            341.350888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2026.176442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86518804                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86518804                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6474247                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5064008                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            337137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4060360                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4055375                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.877228                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  310880                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          678618                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             103551                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           575067                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        36614                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49297761                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           39961287                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6254494                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58668458000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
