Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  18 Dec 2018 08:47:40 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 410B15805CF
	for <like.xu@linux.intel.com>; Mon, 17 Dec 2018 09:40:10 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by orsmga006-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 17 Dec 2018 09:40:10 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Ak21PuxSwgfVoOsQO0a4QWwXZkdpsv+yvbD5Q0YIu?=
 =?us-ascii?q?jvd0So/mwa67ZRaHt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KpwVhTmlD?=
 =?us-ascii?q?kIOCI48GHPi8x/kqRboA66pxdix4LYeZyZOOZicq/Ye94RWGhPUdtLVyFZHI28?=
 =?us-ascii?q?YYsBAekPM+lWoIbypUcBoxSjCwm0Bu7hyDBFimL40KEmzeshChrL3BAiEt8UrH?=
 =?us-ascii?q?jYsNv4OaUUXOuozKfI1zLDb/ZO1Dnh6YjHbhAhruuWXb1tbMHfy1cgFwXYgVqO?=
 =?us-ascii?q?s4zlJDSV1uIQuGWc9epgVP6gi249pAFrvzej3McshZfPho0I1F/E7z55wIEzJd?=
 =?us-ascii?q?CjTE57YNikH4FKtyGdLYd2RdkiQ25xtSs817YIuoa7cTAUxJg7xBPTceGLf5WL?=
 =?us-ascii?q?7x75SuqcLzd1iGh4dL+9nxq/9UqtxvfhWsWq0VtGtDdJnsTMu3wXyhDe6sqKR/?=
 =?us-ascii?q?1g9Um7wzmPzRrc6uRcLEA0i6XbL5khz6Y0lpoSqkTDAjT2lF/5jK+Qa0Uo4O+o?=
 =?us-ascii?q?6/7oYrn+p5+cMZF7ih3mP6gwhsCyAv40PhUTU2WY4+iwyrPu8E3jTLlXjPA6iq?=
 =?us-ascii?q?zZv4rbJcQfqK65GQhV0oM75hamETim1ckYkWAaI11bZhKIkYzpN0jVL/D/EPe/?=
 =?us-ascii?q?hUijnylwx/zBOr3hA5bNIWbZnLbuYLZw80pcyAs1zdBC6JNYELABIPTvWkDvsN?=
 =?us-ascii?q?zUFAM2Mwuxw+v8DtV90YUeWW2JAq+EKq/StkWI5u03L+mWeIAVoCr9K+Qi5/P2?=
 =?us-ascii?q?iX85mFwdcrez0ZoYdXC1BfBmI0SfYXrxjdYNC2YKvgwiTOP0jF2OSyJcZ3G3X/?=
 =?us-ascii?q?F02zcgFYjzDZvfXpv/x/uF3TynBdtQYWZJDE3KFm3nMICNWvMJYSTVJdd9kzsC?=
 =?us-ascii?q?Tv+4Roo8kB2jqgL+mIdhNfferygRtJb/04ps6ujO0B0/6zFwSt6QynyAVH1cmG?=
 =?us-ascii?q?QOSDkrmqdlrhtm112B3KNk1uFeDsFZ/PhTUw03ZqLbmslzEdO6cQvfc5KgWVKv?=
 =?us-ascii?q?RNnuVTQ4VNF3yNYQbgN0CtGriBzr3i6jBbMY0beMQoE3pOaUxnX0OoNxxmjL0I?=
 =?us-ascii?q?EniF8pRNYJMnepwuZm+g3OQpbRmG2fkKClc7la2zTCsC+PxHSPsGlXUQRrVqOD?=
 =?us-ascii?q?UWoYfkHbpM6/50+ERqLqQbA5MxVAxNSqMKZGatT1y15BQaTNItPbNliwkGe5Hx?=
 =?us-ascii?q?rA5r6KYIfwYGIblHHHCUMEmhofu3aLMwQzHDympUraDTpnD1WpZFnjp7ot4Ein?=
 =?us-ascii?q?R1M5mlnZJ3Zq0KC4r1tM3aSR?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CsBACd3hdchxHrdtBkH4MpgmKDfIh4i?=
 =?us-ascii?q?xiBYC18mE0UAQEYFIdWIjgSAQMBAQEBAQECARMBAQEKCwkIGw4jDII2BQIDGgE?=
 =?us-ascii?q?GglwBAgMBAiAdAQEECioCAwECBgEBChgCAhgHAwQCAgMBMAEFARwGAQwIAQEBg?=
 =?us-ascii?q?x2CAQEEnF88iiBwgS+CdgEBBYJDhFkIEnmLM4FXP4ERJ4I2NYgJgleJQAGGVTe?=
 =?us-ascii?q?QTgcCgiQEi0WDZwYYggCHc4dfiTyQAQIEAgQFAgUPIYE8gXdNMIMvglCITIVgU?=
 =?us-ascii?q?YEHi3iBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0CsBACd3hdchxHrdtBkH4MpgmKDfIh4ixiBYC18mE0UAQE?=
 =?us-ascii?q?YFIdWIjgSAQMBAQEBAQECARMBAQEKCwkIGw4jDII2BQIDGgEGglwBAgMBAiAdA?=
 =?us-ascii?q?QEECioCAwECBgEBChgCAhgHAwQCAgMBMAEFARwGAQwIAQEBgx2CAQEEnF88iiB?=
 =?us-ascii?q?wgS+CdgEBBYJDhFkIEnmLM4FXP4ERJ4I2NYgJgleJQAGGVTeQTgcCgiQEi0WDZ?=
 =?us-ascii?q?wYYggCHc4dfiTyQAQIEAgQFAgUPIYE8gXdNMIMvglCITIVgUYEHi3iBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,366,1539673200"; 
   d="scan'208";a="56235353"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 17 Dec 2018 09:40:09 -0800
Received: from localhost ([::1]:48197 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gYwsC-0003Ep-96
	for like.xu@linux.intel.com; Mon, 17 Dec 2018 12:40:08 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:45909)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gYwrn-0003Du-RP
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 12:39:46 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gYwrj-0004s0-QP
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 12:39:43 -0500
Received: from mail-pl1-x643.google.com ([2607:f8b0:4864:20::643]:46427)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gYwrf-0004oD-Sv
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 12:39:37 -0500
Received: by mail-pl1-x643.google.com with SMTP id t13so6441190ply.13
	for <qemu-devel@nongnu.org>; Mon, 17 Dec 2018 09:39:34 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=subject:to:references:from:openpgp:message-id:date:user-agent
	:mime-version:in-reply-to:content-language:content-transfer-encoding;
	bh=DRbe2DAbZgwZiBmLaBjz4QShgGiut4HPnci5xQwpBNM=;
	b=EBLlQqntLQMYTQWEW065bzrCVocCCImFKHPt9rYvALMDRHk5oyrC3qsnKn4P/S/Qvl
	Y58RZSNFkKjPSdRjdFtx+uj8KB/AL75u+RTd0TA/OK318YJ4WKWq1JPPbbIGS1hY4Bv6
	j+dwPB8xoOZ7BoIugj0E26EILH/fnyFVOCxsw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=DRbe2DAbZgwZiBmLaBjz4QShgGiut4HPnci5xQwpBNM=;
	b=aJJIDWFQBBbx24qXVYbcXQtGLWtTBqzt5hwgwjD/9KqpWCBi0oSy5PGUJTmeE3DZAs
	HN78g5rDE0goGIwaptNSwms+2IDreOC6eklDRnb1lLgqQfgstJfpTzr/bsLUxky8F2Mv
	+ZLzpIjllt0tOEFKkbmqymskeeqF3u6TWGLOp3ZA58JXIfNr0BZqVPJUVES8CUpZADQE
	8PUwsPJPDDcdRcQ5uS2Q1yU0+5aERrla98nOSTce0BmXkuwN4acz5l7WZD9Cc3kHZCzX
	xMt1BcurEHQA0kouFZMx4vZaKp6ntr+yfOPuPZeC/WGSGchzCZNDbeTY8NwlqZgJYL/F
	g68Q==
X-Gm-Message-State: AA+aEWZ/cqa92xKppWWZ/D4yc+2FxDIeNayJ3v5eLepud/ayU/LOEM+l
	/tZbhQw2iTvaOr56DIa5QEIZqw==
X-Google-Smtp-Source: AFSGD/Xu0VcUYBkAz7snNxj+J+YbImFUrkKm5w2CZ00r01lY3he016fuCjxYdT2dOqMBifmQuVdx4Q==
X-Received: by 2002:a17:902:1101:: with SMTP id
	d1mr13289779pla.136.1545068373620; 
	Mon, 17 Dec 2018 09:39:33 -0800 (PST)
Received: from cloudburst.twiddle.net (97-126-115-157.tukw.qwest.net.
	[97.126.115.157]) by smtp.gmail.com with ESMTPSA id
	k38sm19196172pgb.33.2018.12.17.09.39.32
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Mon, 17 Dec 2018 09:39:32 -0800 (PST)
To: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>, qemu-devel@nongnu.org,
	qemu-ppc@nongnu.org, david@gibson.dropbear.id.au, lvivier@redhat.com
References: <20181217122405.18732-1-mark.cave-ayland@ilande.co.uk>
From: Richard Henderson <richard.henderson@linaro.org>
Openpgp: preference=signencrypt
Message-ID: <2d7d128f-6cdc-11bf-af7d-8ba8ffa4d3fb@linaro.org>
Date: Mon, 17 Dec 2018 09:39:31 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.1
MIME-Version: 1.0
In-Reply-To: <20181217122405.18732-1-mark.cave-ayland@ilande.co.uk>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::643
Subject: Re: [Qemu-devel] [RFC PATCH v2 0/9] target/ppc: convert VMX
 instructions to use TCG vector operations
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 12/17/18 4:23 AM, Mark Cave-Ayland wrote:
> NOTE: there are a lot of instructions that cannot (yet) be optimised to use TCG vector
> operations, however it struck me that there may be some potential for converting
> saturating add/sub and cmp instructions if there were a mechanism to return a set of
> flags indicating the result of the saturation/comparison.

There are also a lot of instructions that can be converted, but aren't:

* vspltis[bhw] can use tcg_gen_gvec_dup{8,16,32}i.

* vsplt{b,h,w} can use tcg_gen_gvec_dup_mem.

  Note that you'll need something like vec_reg_offset from
  target/arm/translate-a64.h to compute the offset of the
  specific byte/word/long from which we are to splat.

* vmr should be handled by having tcg_gen_gvec_or notice aofs == bofs.
  For ARM, we do special case this during translation.
  But since tcg/tcg-op.c does these things for tcg_gen_or_i64,
  we should probably handle the same set of transformations.

* vnot would need to be handled by actually adding a tcg_gen_gvec_nor
  and then also noticing aofs == bofs.

For saturation, I think the easiest thing to do is represent SAT as a
ppc_avr_t.  We notice saturation by also computing normal arithmetic and
comparing to see if they differ.  E.g.

    tcg_gen_gvec_add(vece, offsetof_avr_tmp,
                     offsetof(ra), offsetof(rb), 16, 16);
    tcg_gen_gvec_ssadd(vece, offsetof(rt),
                       offsetof(ra), offsetof(rb), 16, 16);
    tcg_gen_gvec_cmp(TCG_COND_NE, vece, offsetof_avr_tmp,
                     offsetof_avr_tmp, offsetof(rt), 16, 16);
    tcg_gen_gvec_or(vece, offsetof_avr_sat, offsetof_avr_sat,
                    offsetof_avr_tmp, 16, 16);

You only need to convert the ppc_avr_t to a single bit when reading VSCR.

For comparisons... that's tricky.  I wonder if there's anything better than

    tcg_gen_gvec_cmp(TCG_COND_FOO, vece, offsetof(rt),
                     offsetof(ra), offsetof(rb), 16, 16);
    if (rc) {
        TCGv_i64 hi, lo, t, f;

        tcg_gen_ld_i64(hi, cpu_env, offsetof(rt));
        tcg_gen_ld_i64(lo, cpu_env, offsetof(rt) + 8);

        tcg_gen_and_i64(t, hi, lo);
        tcg_gen_or_i64(f, hi, lo);
        tcg_gen_setcondi_i64(TCG_COND_EQ, t, t, -1);
        tcg_gen_setcondi_i64(TCG_COND_EQ, f, f, 0);

        // truncate to i32, shift, or, and set to cr6.
    }


r~

