library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity shiftcolumns is
	port(inp : in  std_logic_vector(127 downto 0);
		  outp: out std_logic_vector(127 downto 0));
end shiftcolumns;
	  
architecture bhv of shiftcolumns is	


end bhv;
