Source Block: hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@173:183@HdlIdDef
  // reset and clocks

  wire            up_rstn;
  wire            up_clk;
  wire            hdmi_rst;
  wire            vdma_clk;
  wire            vdma_rst;

  // internal signals

  wire            up_wreq_s;

Diff Content:
- 178   wire            vdma_clk;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@172:182

  // reset and clocks

  wire            up_rstn;
  wire            up_clk;
  wire            hdmi_rst;
  wire            vdma_clk;
  wire            vdma_rst;

  // internal signals


Clone Blocks 2:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@174:184

  wire            up_rstn;
  wire            up_clk;
  wire            hdmi_rst;
  wire            vdma_clk;
  wire            vdma_rst;

  // internal signals

  wire            up_wreq_s;
  wire    [13:0]  up_waddr_s;

Clone Blocks 3:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@171:181
  input           s_axi_rready;

  // reset and clocks

  wire            up_rstn;
  wire            up_clk;
  wire            hdmi_rst;
  wire            vdma_clk;
  wire            vdma_rst;

  // internal signals

