<a href="../../">Home</a> > <a href="../notebook">Notebook</a> > Computer Architecture & Organization

# Computer Architecture & Organization



1. **<a href="./state-machine-and-flow-chart">State Machine & Flow Chart</a>**
1. **<a href="./introduction-to-computer-system-architecture">Introduction to Computer System Architecture</a>**
1. **<a href="./architecture-and-organization">Architecture & Organization</a>**
1. **<a href="./the-stored-program-computer">The Stored Program Computer</a>**
1. **<a href="./the-stored-program-concept">The Stored Program Concept</a>**
1. **<a href="./overview-of-the-computer-system">Overview of the Computer System</a>**
1. **<a href="./boolean-algebra">Boolean Algebra</a>**
1. **<a href="./computer-logic">Computer Logic</a>**
1. **<a href="./sequential-circuits">Sequential Circuits</a>**
1. **<a href="./multiplication-and-division">Multiplication & Division</a>**
1. **<a href="./floating-point-numbers">Floating-Point Numbers</a>**
1. **<a href="./floating-point-arithmetic">Floating-Point Arithmetic</a>**
1. **<a href="./floating-point-arithmetic-and-the-programmer">Floating-Point Arithmetic and the Programmer</a>**
1. **<a href="./buses-and-tristate-gates">Buses and Tristate Gates</a>**
1. **<a href="./arm-assembly-language-reference-card">ARM Assembly Language Reference Card</a>**
1. **<a href="./introduction-to-the-stored-program-machine-and-arm">Introduction to the Stored Program Machine & ARM</a>**
1. **<a href="./arm-assembly-language">ARM Assembly Language</a>**
1. **<a href="./structure-of-an-arm-assembly-program">Structure of an ARM Assembly Program</a>**
1. **<a href="./arm-register-set">ARM Register Set</a>**
1. **<a href="./arm-instruction-set-architecture-overview">ARM Instruction Set Architecture (ISA) - Overview</a>**
1. **<a href="./arm-instruction-set-architecture-data-processing-instructions">ARM Instruction Set Architecture (ISA) - Data Processing Instructions</a>**
1. **<a href="./arm-instruction-set-architecture-flow-control-instructions">ARM Instruction Set Architecture (ISA) - Flow Control Instructions</a>**
1. **<a href="./arms-load-and-store-encoding">ARM's Load & Store Encoding</a>**
1. **<a href="./arm-addressing-modes">ARM Addressing Modes</a>**
1. **<a href="./subroutine-call-and-return">Subroutine Call & Return</a>**
1. **<a href="./data-size-and-arrangements">Data Size & Arrangements</a>**
1. **<a href="./the-stack-and-data-storage">The Stack & Data Storage</a>**
1. **<a href="./passing-parameters-via-the-stack">Passing Parameters via the Stack</a>**
1. **<a href="./privileged-mode-and-exceptions">Privileged Mode and Exceptions</a>**
1. **<a href="./arm-thumb-instruction-set-architecture">ARM Thumb Instruction Set Architecture (ISA)</a>**
1. **<a href="./performance">Performance</a>**
1. **<a href="./microarchitecture">Microarchitecture</a>**
1. **<a href="./introduction-to-pipelining">Introduction to Pipelining</a>**
1. **<a href="./pipeline-hazards">Pipeline Hazards</a>**
1. **<a href="./pipeline-and-branches">Pipeline & Branches</a>**
1. **<a href="./cache-memory">Cache Memory</a>**
1. **<a href="./secondary-storage">Secondary Storage</a>**
