<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Drivers/LPSPI.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="s32k1xx_cookbook_logo.jpg"/></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">LPSPI.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_l_p_s_p_i_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* LPSPI.c              (c) 2016 NXP</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Descriptions: S32K144 FlexCAN example functions.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * May 31 2016 S. Mihalik: Initial version.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Sep 15 2016 SM: Added MC33904 initialization for CAN communication.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Oct 31 2016 SM: Adjusted PRESCALE for 40 MHz SPLLDIV2_CLK</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Nov 02 2016 SM - cleared flags in transmit, receive functions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;device_registers.h&quot;</span>     <span class="comment">/* include peripheral declarations */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_l_p_s_p_i_8h.html">LPSPI.h</a>&quot;</span>              </div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_flex_c_a_n_8h.html">FlexCAN.h</a>&quot;</span>            <span class="comment">/* FlexCAN.h defines SBC_MC33904 */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="_l_p_s_p_i_8c.html#ad39e1758fc00d52f4789bc4f9c41acdd">   13</a></span>&#160;<span class="preprocessor">#define SBC_MC33903</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifdef SBC_MC33903  </span><span class="comment">/* If board has MC33903, SPI pin config. is required */</span><span class="preprocessor"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="_l_p_s_p_i_8h.html#a229c87f8bd83afa2ae764e6609abc01c">   16</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_l_p_s_p_i_8c.html#a229c87f8bd83afa2ae764e6609abc01c">LPSPI1_init_master</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    PCC-&gt;PCCn[PCC_LPSPI1_INDEX] = 0;                <span class="comment">/* Disable clocks to modify PCS ( default)  */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    PCC-&gt;PCCn[PCC_LPSPI1_INDEX] = PCC_PCCn_PR_MASK  <span class="comment">/* (default) Peripheral is present.         */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                                 |PCC_PCCn_CGC_MASK <span class="comment">/* Enable PCS=SPLL_DIV2 (40 MHz func&#39;l clock)   */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                                 |PCC_PCCn_PCS(6);</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">     * LPSPI1 Initialization:</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">     * ===================================================</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  LPSPI1-&gt;CR    = 0x00000000;               <span class="comment">/* Disable module for configuration             */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  LPSPI1-&gt;IER   = 0x00000000;               <span class="comment">/* Interrupts not used                      */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  LPSPI1-&gt;DER   = 0x00000000;               <span class="comment">/* DMA not used                                 */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  LPSPI1-&gt;CFGR0 = 0x00000000;               <span class="comment">/* Defaults:                                    */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                            <span class="comment">/* RDM0=0: rec&#39;d data to FIFO as normal         */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                            <span class="comment">/* CIRFIFO=0; Circular FIFO is disabled         */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                            <span class="comment">/* HRSEL, HRPOL, HREN=0: Host request disabled */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  LPSPI1-&gt;CFGR1 = LPSPI_CFGR1_MASTER_MASK;  <span class="comment">/* Configurations: master mode                                  */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                            <span class="comment">/* PCSCFG=0: PCS[3:2] are enabled                               */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                            <span class="comment">/* OUTCFG=0: Output data retains last value when CS negated */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                            <span class="comment">/* PINCFG=0: SIN is input, SOUT is output                       */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                            <span class="comment">/* MATCFG=0: Match disabled                                     */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">/* PCSPOL=0: PCS is active low                              */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">/* NOSTALL=0: Stall if Tx FIFO empty or Rx FIFO full            */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">/* AUTOPCS=0: does not apply for master mode                    */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">/* SAMPLE=0: input data sampled on SCK edge                     */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">/* MASTER=1: Master mode                                        */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  LPSPI1-&gt;TCR   = LPSPI_TCR_CPHA_MASK</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                  |LPSPI_TCR_PRESCALE(2)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                  |LPSPI_TCR_PCS(3)</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                  |LPSPI_TCR_FRAMESZ(15);   <span class="comment">/* Transmit cmd: PCS3, 16 bits, prescale func&#39;l clk by 4, etc   */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">/* CPOL=0: SCK inactive state is low                            */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">/* CPHA=1: Change data on SCK lead&#39;g, capture on trail&#39;g edge   */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">/* PRESCALE=2: Functional clock divided by 2**2 = 4             */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">/* PCS=3: Transfer using PCS3                                   */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">/* LSBF=0: Data is transfered MSB first                         */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">/* BYSW=0: Byte swap disabled                                   */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">/* CONT, CONTC=0: Continuous transfer disabled              */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">/* RXMSK=0: Normal transfer: rx data stored in rx FIFO      */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">/* TXMSK=0: Normal transfer: data loaded from tx FIFO           */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">/* WIDTH=0: Single bit transfer                                 */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">/* FRAMESZ=15: # bits in frame = 15+1=16                        */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  LPSPI1-&gt;CCR   = LPSPI_CCR_SCKPCS(4)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                  |LPSPI_CCR_PCSSCK(4)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                  |LPSPI_CCR_DBT(8)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                  |LPSPI_CCR_SCKDIV(8);     <span class="comment">/* Clock dividers based on prescaled func&#39;l clk of 100 nsec     */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">/* SCKPCS=4: SCK to PCS delay = 4+1 = 5 (500 nsec)          */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">/* PCSSCK=4: PCS to SCK delay = 9+1 = 10 (1 usec)               */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">/* DBT=8: Delay between Transfers = 8+2 = 10 (1 usec)           */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">/* SCKDIV=8: SCK divider =8+2 = 10 (1 usec: 1 MHz baud rate)    */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  LPSPI1-&gt;FCR   = LPSPI_FCR_TXWATER(3);     <span class="comment">/* RXWATER=0: Rx flags set when Rx FIFO &gt;0  */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">/* TXWATER=3: Tx flags set when Tx FIFO &lt;= 3    */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  LPSPI1-&gt;CR    = LPSPI_CR_MEN_MASK</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                  |LPSPI_CR_DBGEN_MASK;     <span class="comment">/* Enable module for operation          */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">/* DBGEN=1: module enabled in debug mode    */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">/* DOZEN=0: module enabled in Doze mode     */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">/* RST=0: Master logic not reset            */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">/* MEN=1: Module is enabled                 */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="_l_p_s_p_i_8h.html#ac6ccfa35e0167042fcdb2f39918673ae">   89</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_l_p_s_p_i_8c.html#ac6ccfa35e0167042fcdb2f39918673ae">LPSPI1_init_MC33903</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  uint32_t i = 0;                   <span class="comment">/* Loop counter */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  uint16_t MC33903_spi_init[] = {   <span class="comment">/* SPI commands and data to initialize MC33903C             */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    0x2580,                         <span class="comment">/* Read SAFE register flags: bits 4:0 contain nonzero ID    */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    0xDF80,                         <span class="comment">/* Read Vreg High flags:                                */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    0x5A00,                         <span class="comment">/* Write Watchdog reg.: Enter NORMAL mode                   */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    0x5E10,                         <span class="comment">/* Write Regulator reg.: Enable 5V CAN regulator            */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    0x60C0,                         <span class="comment">/* Write CAN reg.: CAN in Tx &amp; Rx modes, fast slew      */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    0x66C4};                        <span class="comment">/* Write LIN/1 reg.: Tx/Rx mode, 20 Kbps slew, term. on     */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  uint16_t spi_result = 0;          <span class="comment">/* Result received SPI data from SBC                        */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                             <span class="comment">/*</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">                              * Note: MC33904 DBG input on EVB is tied to 9V nominal,</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">                              * =====================================================</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">                              */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                             <span class="comment">/*       which puts device in a debug state */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                             <span class="comment">/*       which disables the SBC&#39;s watchdog. */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">for</span> (i=0; i&lt; <span class="keyword">sizeof</span> (MC33903_spi_init)/2; i++)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="_l_p_s_p_i_8c.html#abfdd48740b6f3425ddbbc106cdac7b96">LPSPI1_transmit_16bits</a> (MC33903_spi_init[i]);   <span class="comment">/* Transmit to MC33904  */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    spi_result =  <a class="code" href="_l_p_s_p_i_8c.html#afc6893d62c3cdf31e382e22e0793cc6e">LPSPI1_receive_16bits</a>();          <span class="comment">/* Read result          */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                             <span class="comment">/*</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">                              * Note: It is good practice to verify SPI configuration by</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">                              * ========================================================</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">                              */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                             <span class="comment">/*       reading appropriate flags/registers, especially   */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                             <span class="comment">/*       fault flags, after configuration routines.        */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_l_p_s_p_i_8h.html#afc5d3f2e468461b010673a2bcc9957b8">  125</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_l_p_s_p_i_8c.html#abfdd48740b6f3425ddbbc106cdac7b96">LPSPI1_transmit_16bits</a> (uint16_t send)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">while</span>((LPSPI1-&gt;SR &amp; LPSPI_SR_TDF_MASK)&gt;&gt;LPSPI_SR_TDF_SHIFT==0);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                   <span class="comment">/* Wait for Tx FIFO available    */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  LPSPI1-&gt;TDR = send;              <span class="comment">/* Transmit data                 */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  LPSPI1-&gt;SR |= LPSPI_SR_TDF_MASK; <span class="comment">/* Clear TDF flag                */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_l_p_s_p_i_8h.html#afc6893d62c3cdf31e382e22e0793cc6e">  137</a></span>&#160;uint16_t <a class="code" href="_l_p_s_p_i_8c.html#afc6893d62c3cdf31e382e22e0793cc6e">LPSPI1_receive_16bits</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  uint16_t recieve = 0;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">while</span>((LPSPI1-&gt;SR &amp; LPSPI_SR_RDF_MASK)&gt;&gt;LPSPI_SR_RDF_SHIFT==0);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                   <span class="comment">/* Wait at least one RxFIFO entry    */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  recieve= LPSPI1-&gt;RDR;            <span class="comment">/* Read received data                */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  LPSPI1-&gt;SR |= LPSPI_SR_RDF_MASK; <span class="comment">/* Clear RDF flag                    */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">return</span> recieve;                  <span class="comment">/* Return received data          */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="ttc" id="_l_p_s_p_i_8c_html_ac6ccfa35e0167042fcdb2f39918673ae"><div class="ttname"><a href="_l_p_s_p_i_8c.html#ac6ccfa35e0167042fcdb2f39918673ae">LPSPI1_init_MC33903</a></div><div class="ttdeci">void LPSPI1_init_MC33903(void)</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_s_p_i_8c_source.html#l00089">LPSPI.c:89</a></div></div>
<div class="ttc" id="_l_p_s_p_i_8c_html_abfdd48740b6f3425ddbbc106cdac7b96"><div class="ttname"><a href="_l_p_s_p_i_8c.html#abfdd48740b6f3425ddbbc106cdac7b96">LPSPI1_transmit_16bits</a></div><div class="ttdeci">void LPSPI1_transmit_16bits(uint16_t send)</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_s_p_i_8c_source.html#l00125">LPSPI.c:125</a></div></div>
<div class="ttc" id="_l_p_s_p_i_8c_html_afc6893d62c3cdf31e382e22e0793cc6e"><div class="ttname"><a href="_l_p_s_p_i_8c.html#afc6893d62c3cdf31e382e22e0793cc6e">LPSPI1_receive_16bits</a></div><div class="ttdeci">uint16_t LPSPI1_receive_16bits(void)</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_s_p_i_8c_source.html#l00137">LPSPI.c:137</a></div></div>
<div class="ttc" id="_l_p_s_p_i_8h_html"><div class="ttname"><a href="_l_p_s_p_i_8h.html">LPSPI.h</a></div></div>
<div class="ttc" id="_l_p_s_p_i_8c_html_a229c87f8bd83afa2ae764e6609abc01c"><div class="ttname"><a href="_l_p_s_p_i_8c.html#a229c87f8bd83afa2ae764e6609abc01c">LPSPI1_init_master</a></div><div class="ttdeci">void LPSPI1_init_master(void)</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_s_p_i_8c_source.html#l00016">LPSPI.c:16</a></div></div>
<div class="ttc" id="_flex_c_a_n_8h_html"><div class="ttname"><a href="_flex_c_a_n_8h.html">FlexCAN.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
