[INFO]: Run Directory: /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00
[WARNING]: SYNTH_MAX_FANOUT is now deprecated; use MAX_FANOUT_CONSTRAINT instead.
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 680.34 and height 680.0.
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/floorplan/4-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/floorplan/5-tap.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/5-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/7-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/8-io.log)...
[INFO]: Running Global Placement (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/8-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/10-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/11-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/12-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/placement/13-dpl_sta.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/floorplan/14-pdn.log)...
[INFO]: Routing top-level power nets (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/15-power_routing.log)...
[ERROR]: during executing: "openroad -exit -no_init -python /openlane/scripts/odbpy/power_utils.py power_route --core-vdd-pin VPWR --core-gnd-pin VGND --input-lef /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00/tmp/merged.nom.lef --output-def /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00/tmp/routing/15-picorv32a.power_routed.def --output /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00/tmp/routing/15-picorv32a.power_routed.odb /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00/results/floorplan/picorv32a.odb |& tee /dev/null /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/15-power_routing.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
  File "/nix/store/6sszs80r74y1k2i9ydk7g590ng4h72nh-python3-3.11.6-env/lib/python3.11/site-packages/click/core.py", line 783, in invoke
    return __callback(*args, **kwargs)
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/openlane/scripts/odbpy/reader.py", line 90, in wrapper
    function(**kwargs)
  File "/openlane/scripts/odbpy/power_utils.py", line 847, in power_route
    assert len({box["type"]: None for box in ALL_BOXES}) == 3
           ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
AssertionError
child process exited abnormally

[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/floorplan/16-pdn.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/17-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/18-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/19-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/20-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/21-global.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/repair_antennas.tcl
[ERROR]: Log: designs/picorv32a/runs/RUN_2024.07.22_01.33.00/logs/routing/21-global.log
[ERROR]: Last 10 lines:
[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0103] Extra Run for hard benchmark.
[INFO GRT-0197] Via related to pin nodes: 127388
[INFO GRT-0198] Via related Steiner nodes: 2302
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 171694
[INFO GRT-0112] Final usage 3D: 667116
[ERROR GRT-0119] Routing congestion too high. Check the congestion heatmap in the GUI and load /openlane/designs/picorv32a/runs/RUN_2024.07.22_01.33.00/tmp/routing/groute-congestion.rpt in the DRC viewer.
Error: grt.tcl, 29 GRT-0119
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/picorv32a/runs/RUN_2024.07.22_01.33.00/issue_reproducible' if you're going to submit an issue.
[ERROR]: write_powered_verilog missing required -output_def
