<map id="lime::Streamer" name="lime::Streamer">
<area shape="rect" id="node15" href="$d7/db1/classlime_1_1StreamChannel.html" title="{lime::StreamChannel\n|+ overflow\l+ underflow\l+ pktLost\l+ mActive\l+ used\l|+ StreamChannel()\l+ ~StreamChannel()\l+ Setup()\l+ Close()\l+ Read()\l+ Write()\l+ GetInfo()\l+ GetStreamSize()\l+ IsActive()\l+ Start()\l+ Stop()\l}" alt="" coords="738,4515,882,4797"/>
<area shape="rect" id="node2" href="$db/d1d/classlime_1_1LMS7002M.html" title="{lime::LMS7002M\n|+ gVCO_frequency_table\l+ gCGEN_VCO_frequencies\l# mCalibrationByMCU\l# useCache\l# MemorySectionAddresses\l# log_callback\l# mdevIndex\l# mSelfCalDepth\l# opt_gain_tbb\l# _cachedRefClockRate\l# readOnlyRegisters\l# readOnlyRegistersMasks\l|+ LMS7002M()\l+ SetConnection()\l+ GetConnection()\l+ ~LMS7002M()\l+ SetActiveChannel()\l+ GetActiveChannel()\l+ GetActiveChannelIndex()\l+ EnableChannel()\l+ SetInterfaceFrequency()\l+ GetSampleRate()\land 16 more...\l+ CalibrateRx()\l+ CalibrateTx()\l+ TuneTxFilter()\l+ TuneRxFilter()\l+ TuneTxFilterWithCaching()\l+ TuneRxFilterWithCaching()\l+ CalibrateInternalADC()\l+ CalibrateRP_BIAS()\l+ CalibrateTxGain()\l+ CalibrateAnalogRSSI\l_DC_Offset()\l+ SetRBBPGA_dB()\l+ GetRBBPGA_dB()\l+ SetRFELNA_dB()\l+ GetRFELNA_dB()\l+ SetRFELoopbackLNA_dB()\l+ GetRFELoopbackLNA_dB()\l+ SetRFETIA_dB()\l+ GetRFETIA_dB()\l+ SetTRFPAD_dB()\l+ GetTRFPAD_dB()\l+ SetTBBIAMP_dB()\l+ GetTBBIAMP_dB()\l+ SetTRFLoopbackPAD_dB()\l+ GetTRFLoopbackPAD_dB()\l+ LoadDC_REG_IQ()\l+ SetNCOFrequency()\l+ GetNCOFrequency()\l+ SetNCOPhaseOffsetForMode0()\l+ SetNCOPhaseOffset()\l+ GetNCOPhaseOffset_Deg()\l+ SetGFIRCoefficients()\l+ GetGFIRCoefficients()\l+ GetReferenceClk_TSP()\l# Log()\l# Log()\l# Log()\l# LoadConfigLegacyFile()\l# BackupAllRegisters()\l# RestoreAllRegisters()\l# GetRSSI()\l# GetAvgRSSI()\l# SetRxDCOFF()\l# CalibrateRxDC()\l# AdjustAutoDC()\l# CalibrateRxDCAuto()\l# CalibrateTxDCAuto()\l# CalibrateTxDC()\land 20 more...\l* UploadAll()\l* DownloadAll()\l* IsSynced()\l* CopyChannelRegisters()\l* ResetChip()\l* SoftReset()\l* LoadConfig()\l* SaveConfig()\l* Get_SPI_Reg_bits()\l* Get_SPI_Reg_bits()\land 6 more...\l* CalibrateRx()\l* CalibrateTx()\l* TuneTxFilter()\l* TuneRxFilter()\l* TuneTxFilterWithCaching()\l* TuneRxFilterWithCaching()\l* CalibrateInternalADC()\l* CalibrateRP_BIAS()\l* CalibrateTxGain()\l* CalibrateAnalogRSSI\l_DC_Offset()\l* SetRBBPGA_dB()\l* GetRBBPGA_dB()\l* SetRFELNA_dB()\l* GetRFELNA_dB()\l* SetRFELoopbackLNA_dB()\l* GetRFELoopbackLNA_dB()\l* SetRFETIA_dB()\l* GetRFETIA_dB()\l* SetTRFPAD_dB()\l* GetTRFPAD_dB()\l* SetTBBIAMP_dB()\l* GetTBBIAMP_dB()\l* SetTRFLoopbackPAD_dB()\l* GetTRFLoopbackPAD_dB()\l* PathRFE\l* SetPathRFE()\l* GetPathRFE()\l* SetBandTRF()\l* GetBandTRF()\l* VCO_Module\l* SetReferenceClk_SX()\l* GetReferenceClk_SX()\l* GetFrequencyCGEN()\l* SetFrequencyCGEN()\l* GetCGENLocked()\l* GetFrequencySX()\l* SetFrequencySX()\l* SetFrequencySXWithSpurCancelation()\l* GetSXLocked()\l* TuneCGENVCO()\l* TuneVCO()\l* LoadDC_REG_IQ()\l* SetNCOFrequency()\l* GetNCOFrequency()\l* SetNCOPhaseOffsetForMode0()\l* SetNCOPhaseOffset()\l* GetNCOPhaseOffset_Deg()\l* SetGFIRCoefficients()\l* GetGFIRCoefficients()\l* GetReferenceClk_TSP()\l* LMLSampleSource\l* ConfigureLML_RF2BB()\l* ConfigureLML_BB2RF()\l* BackupAllRegisters()\l* RestoreAllRegisters()\l* GetRSSI()\l* GetAvgRSSI()\l* SetRxDCOFF()\l* CalibrateRxDC()\l* AdjustAutoDC()\l* CalibrateRxDCAuto()\l* CalibrateTxDCAuto()\l* CalibrateTxDC()\land 20 more...\l}" alt="" coords="414,1727,675,3945"/>
<area shape="rect" id="node3" href="$d2/de5/classlime_1_1IConnection.html" title="{lime::IConnection\n|# callback_logData\l|+ IConnection()\l+ ~IConnection()\l+ GetHandle()\l+ IsOpen()\l+ GetDeviceInfo()\l+ TransactSPI()\l+ WriteLMS7002MSPI()\l+ ReadLMS7002MSPI()\l+ WriteI2C()\l+ ReadI2C()\land 28 more...\l}" alt="" coords="581,592,743,816"/>
<area shape="rect" id="node7" href="$d8/d9c/classlime_1_1MCU__BD.html" title="{lime::MCU_BD\n|+ m_iLoopTries\l+ m_IRAM\l+ m_SFR\l+ byte_array\l+ callback\l+ cMaxFWSize\l# stepsDone\l# stepsTotal\l# aborted\l# m_bLoadedDebug\l# m_bLoadedProd\l# byte_array_size\l# mChipID\l|+ GetProgressInfo()\l+ MCU_BD()\l+ ~MCU_BD()\l+ GetProgramFilename()\l+ RunProcedure()\l+ SetParameter()\l+ WaitForMCU()\l+ ReadMCUProgramID()\l+ SetDebugMode()\l+ readIRAM()\land 21 more...\l+ MCUStatusMessage()\l# WaitUntilWritten()\l# ReadOneByte()\l# One_byte_command()\l# formREG2command()\l}" alt="" coords="385,893,552,1367"/>
<area shape="rect" id="node21" href="$db/dcf/classlime_1_1FPGA.html" title="{lime::FPGA\n||+ FPGA()\l+ ~FPGA()\l+ SetConnection()\l+ GetConnection()\l+ StartStreaming()\l+ StopStreaming()\l+ ResetTimestamp()\l+ UploadWFM()\l+ SetInterfaceFreq()\l+ SetInterfaceFreq()\l+ DetectRefClk()\l+ FPGAPacketPayload2Samples()\l+ Samples2FPGAPacketPayload()\l# SetPllFrequency()\l# SetDirectClocking()\l&#45; ReadRawStreamData()\l&#45; SetPllClock()\l}" alt="" coords="781,1391,1005,1703"/>
<area shape="rect" id="node4" href="$d6/d37/classlime_1_1ConnectionHandle.html" title="{lime::ConnectionHandle\n|+ index\l|+ ConnectionHandle()\l+ ConnectionHandle()\l+ serialize()\l+ ToString()\l}" alt="" coords="541,345,703,467"/>
<area shape="rect" id="node5" title="STL class. " alt="" coords="474,147,554,224"/>
<area shape="rect" id="node6" title="STL class. " alt="" coords="451,5,577,97"/>
<area shape="rect" id="node8" href="$da/de5/classlime_1_1LMS7002M__RegistersMap.html" title="{lime::LMS7002M_RegistersMap\n||+ LMS7002M_RegistersMap()\l+ ~LMS7002M_RegistersMap()\l+ GetValue()\l+ SetValue()\l+ InitializeDefaultValues()\l+ GetDefaultValue()\l+ GetUsedAddresses()\l+ operator=()\l}" alt="" coords="153,1040,361,1220"/>
<area shape="rect" id="node10" href="$d5/d95/structlime_1_1LMS7002M__RegistersMap_1_1Register.html" title="{lime::LMS7002M_Registers\lMap::Register\n|+ value\l+ defaultValue\l+ mask\l|}" alt="" coords="84,345,267,467"/>
<area shape="rect" id="node11" title="STL class. " alt="" coords="291,367,414,445"/>
<area shape="rect" id="node20" title="STL class. " alt="" coords="5,491,121,568"/>
<area shape="rect" id="node16" href="$d2/d97/classlime_1_1RingFIFO.html" title="{lime::RingFIFO\n|# mBufferSize\l# mHead\l# mTail\l# mElementsFilled\l# lock\l# hasItems\l|+ GetInfo()\l+ RingFIFO()\l+ ~RingFIFO()\l+ push_samples()\l+ pop_samples()\l+ Clear()\l}" alt="" coords="951,4125,1082,4349"/>
<area shape="rect" id="node17" href="$d0/d89/classlime_1_1SamplesPacket.html" title="{lime::SamplesPacket\n|+ timestamp\l+ first\l+ last\l+ flags\l+ maxSamplesInPacket\l|+ SamplesPacket()\l}" alt="" coords="950,2768,1113,2904"/>
<area shape="rect" id="node18" href="$d3/d26/structlime_1_1complex16__t.html" title="{lime::complex16_t\n|+ i\l+ q\l|}" alt="" coords="971,1084,1099,1176"/>
<area shape="rect" id="node19" href="$d4/d52/structlime_1_1StreamConfig.html" title="{lime::StreamConfig\n|+ isTx\l+ channelID\l+ performanceLatency\l+ bufferLength\l+ format\l+ linkFormat\l|+ StreamConfig()\l}" alt="" coords="738,4162,890,4313"/>
<area shape="rect" id="node22" title="STL class. " alt="" coords="305,2797,389,2875"/>
</map>
