\hypertarget{struct_l_d_d___a_d_c___t_pin_mask}{}\doxysection{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask Struct Reference}
\label{struct_l_d_d___a_d_c___t_pin_mask}\index{LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}}


{\ttfamily \#include $<$P\+E\+\_\+\+Types.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_d_d___a_d_c___t_pin_mask_a66d94f79f603c74c93540553a49bbf3f}{Channel0\+\_\+31\+Pin\+Mask}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_d_d___a_d_c___t_pin_mask_acd6bf6f512fb6e8cd170188dc663a4d8}{Channel32\+\_\+63\+Pin\+Mask}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_l_d_d___a_d_c___t_pin_mask_a004a4d3a4f4071684e6676f64322215f}{Trigger\+Pin\+Mask}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_d_d___a_d_c___t_pin_mask_a556430a91304e7db634bda25091b892c}{Volt\+Ref\+Pin\+Mask}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure pins for pin connection method 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_d_d___a_d_c___t_pin_mask_a66d94f79f603c74c93540553a49bbf3f}\label{struct_l_d_d___a_d_c___t_pin_mask_a66d94f79f603c74c93540553a49bbf3f}} 
\index{LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}!Channel0\_31PinMask@{Channel0\_31PinMask}}
\index{Channel0\_31PinMask@{Channel0\_31PinMask}!LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}}
\doxysubsubsection{\texorpdfstring{Channel0\_31PinMask}{Channel0\_31PinMask}}
{\footnotesize\ttfamily uint32\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Channel0\+\_\+31\+Pin\+Mask}

Channel pin mask for channels 0 through 31 \mbox{\Hypertarget{struct_l_d_d___a_d_c___t_pin_mask_acd6bf6f512fb6e8cd170188dc663a4d8}\label{struct_l_d_d___a_d_c___t_pin_mask_acd6bf6f512fb6e8cd170188dc663a4d8}} 
\index{LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}!Channel32\_63PinMask@{Channel32\_63PinMask}}
\index{Channel32\_63PinMask@{Channel32\_63PinMask}!LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}}
\doxysubsubsection{\texorpdfstring{Channel32\_63PinMask}{Channel32\_63PinMask}}
{\footnotesize\ttfamily uint32\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Channel32\+\_\+63\+Pin\+Mask}

Channel pin mask for channels 32 through 63 \mbox{\Hypertarget{struct_l_d_d___a_d_c___t_pin_mask_a004a4d3a4f4071684e6676f64322215f}\label{struct_l_d_d___a_d_c___t_pin_mask_a004a4d3a4f4071684e6676f64322215f}} 
\index{LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}!TriggerPinMask@{TriggerPinMask}}
\index{TriggerPinMask@{TriggerPinMask}!LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}}
\doxysubsubsection{\texorpdfstring{TriggerPinMask}{TriggerPinMask}}
{\footnotesize\ttfamily uint16\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Trigger\+Pin\+Mask}

Trigger pin mask \mbox{\Hypertarget{struct_l_d_d___a_d_c___t_pin_mask_a556430a91304e7db634bda25091b892c}\label{struct_l_d_d___a_d_c___t_pin_mask_a556430a91304e7db634bda25091b892c}} 
\index{LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}!VoltRefPinMask@{VoltRefPinMask}}
\index{VoltRefPinMask@{VoltRefPinMask}!LDD\_ADC\_TPinMask@{LDD\_ADC\_TPinMask}}
\doxysubsubsection{\texorpdfstring{VoltRefPinMask}{VoltRefPinMask}}
{\footnotesize\ttfamily uint8\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Volt\+Ref\+Pin\+Mask}

Voltage reference pin mask 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\mbox{\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}}\end{DoxyCompactItemize}
