C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  G:\EDA\W_74HC00\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile G:\EDA\W_74HC00\synthesis\synlog\report\W_74HC00_fpga_mapper.xml  -top_level_module  W_74HC00  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  G:\EDA\W_74HC00\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  G:\EDA\W_74HC00\synthesis\W_74HC00.edn   -freq 100.000   G:\EDA\W_74HC00\synthesis\synwork\W_74HC00_prem.srd  -sap  G:\EDA\W_74HC00\synthesis\W_74HC00.sap  -otap  G:\EDA\W_74HC00\synthesis\W_74HC00.tap  -omap  G:\EDA\W_74HC00\synthesis\W_74HC00.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  G:\EDA\W_74HC00\synthesis\W_74HC00.sap  -ologparam  G:\EDA\W_74HC00\synthesis\syntmp\W_74HC00.plg  -osyn  G:\EDA\W_74HC00\synthesis\W_74HC00.srm  -prjdir  G:\EDA\W_74HC00\synthesis\  -prjname  W_74HC00_syn  -log  G:\EDA\W_74HC00\synthesis\synlog\W_74HC00_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\W_74HC00_fpga_mapper.xml -top_level_module W_74HC00 -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\W_74HC00.edn -freq 100.000 ..\synwork\W_74HC00_prem.srd -sap ..\W_74HC00.sap -otap ..\W_74HC00.tap -omap ..\W_74HC00.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\W_74HC00.sap -ologparam W_74HC00.plg -osyn ..\W_74HC00.srm -prjdir ..\ -prjname W_74HC00_syn -log ..\synlog\W_74HC00_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1608560725|size:1663|exec:0|csum:
file:..\W_74HC00.edn|io:o|time:1608560740|size:8546|exec:0|csum:
file:..\synwork\W_74HC00_prem.srd|io:i|time:1608560740|size:1585|exec:0|csum:D311ED7D0072983883604B8644DC0376
file:..\W_74HC00.sap|io:o|time:1608560740|size:117|exec:0|csum:
file:..\W_74HC00.tap|io:o|time:0|size:0|exec:0|csum:
file:..\W_74HC00.map|io:o|time:1608560740|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\W_74HC00.sap|io:o|time:1608560740|size:117|exec:0|csum:
file:W_74HC00.plg|io:o|time:1608560740|size:97|exec:0|csum:
file:..\W_74HC00.srm|io:o|time:1608560740|size:63731|exec:0|csum:
file:..\synlog\W_74HC00_fpga_mapper.srr|io:o|time:1608560740|size:7384|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
