Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 14:50:15 2023
| Host         : DESKTOP-BU2GSH7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     52          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               66          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (244)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: squash/SevenSegmentLED/slowClk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: squash/si/bnf/vcd/divided_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: squash/si/db1/deb_count_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: tennis/SevenSegmentLED/slowClk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tennis/bnf/bnf/vcd/divided_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: tennis/bnf/db1/deb_count_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: tennis/bnf/db2/deb_count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (244)
--------------------------------------------------
 There are 244 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.319        0.000                      0                  722        0.130        0.000                      0                  722        4.500        0.000                       0                   403  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.319        0.000                      0                  510        0.130        0.000                      0                  510        4.500        0.000                       0                   403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.996        0.000                      0                  212        0.764        0.000                      0                  212  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 tennis/bnf/db2/deb_countprev_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/ponepenalty_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.812ns (39.101%)  route 2.822ns (60.899%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.725     5.328    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  tennis/bnf/db2/deb_countprev_reg[5]/Q
                         net (fo=2, routed)           0.645     6.429    tennis/bnf/db2/deb_countprev_reg_n_0_[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  tennis/bnf/db2/out0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.553    tennis/bnf/db2/out0_carry_i_3__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  tennis/bnf/db2/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    tennis/bnf/db2/out0_carry_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 f  tennis/bnf/db2/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.975     8.192    tennis/bnf/db2/out0_carry__0_n_0
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.118     8.310 r  tennis/bnf/db2/FSM_sequential_Qn[1]_i_8/O
                         net (fo=2, routed)           0.732     9.043    tennis/bnf/db2/Q_reg_2
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.326     9.369 r  tennis/bnf/db2/ponepenalty[1]_i_2/O
                         net (fo=2, routed)           0.469     9.838    tennis/bnf/db2_n_8
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.124     9.962 r  tennis/bnf/ponepenalty[0]_i_1/O
                         net (fo=1, routed)           0.000     9.962    tennis/bnf/ponepenalty[0]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  tennis/bnf/ponepenalty_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.601    10.024    tennis/bnf/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tennis/bnf/ponepenalty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.034    10.281    tennis/bnf/ponepenalty_reg[0]
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 tennis/bnf/db1/deb_countprev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/ptwoscore_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.678ns (36.277%)  route 2.948ns (63.723%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.724     5.327    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  tennis/bnf/db1/deb_countprev_reg[4]/Q
                         net (fo=2, routed)           0.721     6.566    tennis/bnf/db1/deb_countprev[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  tennis/bnf/db1/out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.690    tennis/bnf/db1/out0_carry_i_3_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  tennis/bnf/db1/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    tennis/bnf/db1/out0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 f  tennis/bnf/db1/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.813     8.168    tennis/bnf/db2/CO[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.292 f  tennis/bnf/db2/FSM_sequential_Qn[2]_i_9/O
                         net (fo=8, routed)           0.833     9.124    tennis/bnf/db2/Q_reg_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     9.248 r  tennis/bnf/db2/ptwoscore[1]_i_2/O
                         net (fo=2, routed)           0.580     9.828    tennis/bnf/db2_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  tennis/bnf/ptwoscore[1]_i_1/O
                         net (fo=1, routed)           0.000     9.952    tennis/bnf/ptwoscore[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  tennis/bnf/ptwoscore_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.603    10.026    tennis/bnf/clk_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  tennis/bnf/ptwoscore_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.034    10.283    tennis/bnf/ptwoscore_reg[1]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 tennis/bnf/db2/deb_countprev_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/ponepenalty_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.807ns (39.035%)  route 2.822ns (60.965%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.725     5.328    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  tennis/bnf/db2/deb_countprev_reg[5]/Q
                         net (fo=2, routed)           0.645     6.429    tennis/bnf/db2/deb_countprev_reg_n_0_[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  tennis/bnf/db2/out0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.553    tennis/bnf/db2/out0_carry_i_3__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  tennis/bnf/db2/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    tennis/bnf/db2/out0_carry_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 f  tennis/bnf/db2/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.975     8.192    tennis/bnf/db2/out0_carry__0_n_0
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.118     8.310 r  tennis/bnf/db2/FSM_sequential_Qn[1]_i_8/O
                         net (fo=2, routed)           0.732     9.043    tennis/bnf/db2/Q_reg_2
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.326     9.369 r  tennis/bnf/db2/ponepenalty[1]_i_2/O
                         net (fo=2, routed)           0.469     9.838    tennis/bnf/db2_n_8
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.119     9.957 r  tennis/bnf/ponepenalty[1]_i_1/O
                         net (fo=1, routed)           0.000     9.957    tennis/bnf/ponepenalty[1]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  tennis/bnf/ponepenalty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.601    10.024    tennis/bnf/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tennis/bnf/ponepenalty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.078    10.325    tennis/bnf/ponepenalty_reg[1]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 tennis/bnf/db2/deb_countprev_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/FSM_sequential_Qn_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.616ns (35.597%)  route 2.924ns (64.403%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.725     5.328    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  tennis/bnf/db2/deb_countprev_reg[5]/Q
                         net (fo=2, routed)           0.645     6.429    tennis/bnf/db2/deb_countprev_reg_n_0_[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  tennis/bnf/db2/out0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.553    tennis/bnf/db2/out0_carry_i_3__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  tennis/bnf/db2/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    tennis/bnf/db2/out0_carry_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 f  tennis/bnf/db2/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.937     8.154    tennis/bnf/db2/out0_carry__0_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.124     8.278 r  tennis/bnf/db2/FSM_sequential_Qn[0]_i_10/O
                         net (fo=2, routed)           0.696     8.973    tennis/bnf/bnf/bnf/FSM_sequential_Qn_reg[0]_5
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.124     9.097 f  tennis/bnf/bnf/bnf/FSM_sequential_Qn[0]_i_3/O
                         net (fo=1, routed)           0.646     9.743    tennis/bnf/bnf/bnf/FSM_sequential_Qn[0]_i_3_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.867 r  tennis/bnf/bnf/bnf/FSM_sequential_Qn[0]_i_1/O
                         net (fo=1, routed)           0.000     9.867    tennis/bnf/bnf_n_2
    SLICE_X4Y56          FDRE                                         r  tennis/bnf/FSM_sequential_Qn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.603    10.026    tennis/bnf/clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tennis/bnf/FSM_sequential_Qn_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.032    10.281    tennis/bnf/FSM_sequential_Qn_reg[0]
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 tennis/bnf/db1/deb_countprev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/set_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.881ns (41.453%)  route 2.657ns (58.547%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.724     5.327    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  tennis/bnf/db1/deb_countprev_reg[4]/Q
                         net (fo=2, routed)           0.721     6.566    tennis/bnf/db1/deb_countprev[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  tennis/bnf/db1/out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.690    tennis/bnf/db1/out0_carry_i_3_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  tennis/bnf/db1/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    tennis/bnf/db1/out0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 f  tennis/bnf/db1/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.813     8.168    tennis/bnf/db2/CO[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.292 f  tennis/bnf/db2/FSM_sequential_Qn[2]_i_9/O
                         net (fo=8, routed)           0.628     8.920    tennis/bnf/db2/Q_reg_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.119     9.039 r  tennis/bnf/db2/set[1]_i_5/O
                         net (fo=2, routed)           0.494     9.532    tennis/bnf/set
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.332     9.864 r  tennis/bnf/set[0]_i_1/O
                         net (fo=1, routed)           0.000     9.864    tennis/bnf/set[0]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  tennis/bnf/set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.602    10.025    tennis/bnf/clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  tennis/bnf/set_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.034    10.299    tennis/bnf/set_reg[0]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 tennis/bnf/db1/deb_countprev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/ptwoscore_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.678ns (37.177%)  route 2.836ns (62.823%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.724     5.327    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  tennis/bnf/db1/deb_countprev_reg[4]/Q
                         net (fo=2, routed)           0.721     6.566    tennis/bnf/db1/deb_countprev[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  tennis/bnf/db1/out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.690    tennis/bnf/db1/out0_carry_i_3_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  tennis/bnf/db1/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    tennis/bnf/db1/out0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 f  tennis/bnf/db1/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.813     8.168    tennis/bnf/db2/CO[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.292 f  tennis/bnf/db2/FSM_sequential_Qn[2]_i_9/O
                         net (fo=8, routed)           0.833     9.124    tennis/bnf/db2/Q_reg_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     9.248 r  tennis/bnf/db2/ptwoscore[1]_i_2/O
                         net (fo=2, routed)           0.468     9.716    tennis/bnf/db2_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124     9.840 r  tennis/bnf/ptwoscore[0]_i_1/O
                         net (fo=1, routed)           0.000     9.840    tennis/bnf/ptwoscore[0]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  tennis/bnf/ptwoscore_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.603    10.026    tennis/bnf/clk_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  tennis/bnf/ptwoscore_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.034    10.283    tennis/bnf/ptwoscore_reg[0]
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 tennis/bnf/db1/deb_countprev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/set_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.881ns (41.861%)  route 2.612ns (58.139%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.724     5.327    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  tennis/bnf/db1/deb_countprev_reg[4]/Q
                         net (fo=2, routed)           0.721     6.566    tennis/bnf/db1/deb_countprev[4]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  tennis/bnf/db1/out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.690    tennis/bnf/db1/out0_carry_i_3_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  tennis/bnf/db1/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    tennis/bnf/db1/out0_carry_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 f  tennis/bnf/db1/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.813     8.168    tennis/bnf/db2/CO[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.292 f  tennis/bnf/db2/FSM_sequential_Qn[2]_i_9/O
                         net (fo=8, routed)           0.628     8.920    tennis/bnf/db2/Q_reg_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.119     9.039 r  tennis/bnf/db2/set[1]_i_5/O
                         net (fo=2, routed)           0.449     9.488    tennis/bnf/set
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.332     9.820 r  tennis/bnf/set[1]_i_1/O
                         net (fo=1, routed)           0.000     9.820    tennis/bnf/set[1]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.602    10.025    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.034    10.299    tennis/bnf/set_reg[1]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 tennis/bnf/db2/deb_countprev_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/FSM_sequential_Qn_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.812ns (40.666%)  route 2.644ns (59.334%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.725     5.328    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  tennis/bnf/db2/deb_countprev_reg[5]/Q
                         net (fo=2, routed)           0.645     6.429    tennis/bnf/db2/deb_countprev_reg_n_0_[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     6.553 r  tennis/bnf/db2/out0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.553    tennis/bnf/db2/out0_carry_i_3__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.103 r  tennis/bnf/db2/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    tennis/bnf/db2/out0_carry_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 f  tennis/bnf/db2/out0_carry__0/CO[3]
                         net (fo=7, routed)           0.975     8.192    tennis/bnf/db2/out0_carry__0_n_0
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.118     8.310 r  tennis/bnf/db2/FSM_sequential_Qn[1]_i_8/O
                         net (fo=2, routed)           0.579     8.889    tennis/bnf/bnf/bnf/FSM_sequential_Qn_reg[1]_2
    SLICE_X4Y58          LUT6 (Prop_lut6_I1_O)        0.326     9.215 f  tennis/bnf/bnf/bnf/FSM_sequential_Qn[1]_i_3/O
                         net (fo=1, routed)           0.444     9.659    tennis/bnf/bnf/bnf/FSM_sequential_Qn[1]_i_3_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.124     9.783 r  tennis/bnf/bnf/bnf/FSM_sequential_Qn[1]_i_1/O
                         net (fo=1, routed)           0.000     9.783    tennis/bnf/bnf_n_1
    SLICE_X4Y58          FDRE                                         r  tennis/bnf/FSM_sequential_Qn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.602    10.025    tennis/bnf/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tennis/bnf/FSM_sequential_Qn_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.032    10.280    tennis/bnf/FSM_sequential_Qn_reg[1]
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 squash/si/db1/deb_countprev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/ponescore_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.492ns (35.078%)  route 2.761ns (64.922%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.719     5.322    squash/si/db1/clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  squash/si/db1/deb_countprev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  squash/si/db1/deb_countprev_reg[4]/Q
                         net (fo=2, routed)           0.718     6.496    squash/si/db1/deb_countprev_reg_n_0_[4]
    SLICE_X4Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.620 r  squash/si/db1/out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.620    squash/si/db1/out0_carry_i_3__1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  squash/si/db1/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    squash/si/db1/out0_carry_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 f  squash/si/db1/out0_carry__0/CO[3]
                         net (fo=1, routed)           1.031     8.314    squash/si/db1/out0_carry__0_n_0
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.438 f  squash/si/db1/FSM_sequential_Qn[2]_i_2__0/O
                         net (fo=8, routed)           0.468     8.906    squash/si/db1/Q_reg
    SLICE_X5Y62          LUT5 (Prop_lut5_I0_O)        0.124     9.030 r  squash/si/db1/ponescore[11]_i_1/O
                         net (fo=12, routed)          0.545     9.575    squash/si/db1_n_3
    SLICE_X6Y63          FDRE                                         r  squash/si/ponescore_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.598    10.021    squash/si/clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  squash/si/ponescore_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.164    10.097    squash/si/ponescore_reg[0]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 squash/si/db1/deb_countprev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/ponescore_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.492ns (35.475%)  route 2.714ns (64.525%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.719     5.322    squash/si/db1/clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  squash/si/db1/deb_countprev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  squash/si/db1/deb_countprev_reg[4]/Q
                         net (fo=2, routed)           0.718     6.496    squash/si/db1/deb_countprev_reg_n_0_[4]
    SLICE_X4Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.620 r  squash/si/db1/out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.620    squash/si/db1/out0_carry_i_3__1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.170 r  squash/si/db1/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.170    squash/si/db1/out0_carry_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 f  squash/si/db1/out0_carry__0/CO[3]
                         net (fo=1, routed)           1.031     8.314    squash/si/db1/out0_carry__0_n_0
    SLICE_X5Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.438 f  squash/si/db1/FSM_sequential_Qn[2]_i_2__0/O
                         net (fo=8, routed)           0.468     8.906    squash/si/db1/Q_reg
    SLICE_X5Y62          LUT5 (Prop_lut5_I0_O)        0.124     9.030 r  squash/si/db1/ponescore[11]_i_1/O
                         net (fo=12, routed)          0.498     9.527    squash/si/db1_n_3
    SLICE_X7Y63          FDRE                                         r  squash/si/ponescore_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.598    10.021    squash/si/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  squash/si/ponescore_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X7Y63          FDRE (Setup_fdre_C_CE)      -0.202    10.059    squash/si/ponescore_reg[2]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tennis/bnf/outpstate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/outpstateprev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     1.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tennis/bnf/outpstate_reg[15]/Q
                         net (fo=2, routed)           0.067     1.730    tennis/bnf/outpstate[15]
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstateprev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstateprev_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.078     1.600    tennis/bnf/outpstateprev_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tennis/bnf/outpstate_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/outpstateprev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     1.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstate_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tennis/bnf/outpstate_reg[13]/Q
                         net (fo=2, routed)           0.067     1.730    tennis/bnf/outpstate[13]
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstateprev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstateprev_reg[13]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.071     1.593    tennis/bnf/outpstateprev_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tennis/bnf/speed_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/speed_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.191ns (68.400%)  route 0.088ns (31.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.041 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     6.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  tennis/bnf/speed_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.146     6.668 r  tennis/bnf/speed_reg[1]/Q
                         net (fo=8, routed)           0.088     6.757    tennis/bnf/speed_reg_n_0_[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045     6.802 r  tennis/bnf/speed[3]_i_1/O
                         net (fo=1, routed)           0.000     6.802    tennis/bnf/speed[3]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  tennis/bnf/speed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.876     7.041    tennis/bnf/clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  tennis/bnf/speed_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.535    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.125     6.660    tennis/bnf/speed_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.660    
                         arrival time                           6.802    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toggleQprev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.111     1.777    toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  toggleQprev_i_1/O
                         net (fo=1, routed)           0.000     1.822    toggleQprev_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120     1.660    toggleQprev_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tennis/bnf/outpstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/outpstateprev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.835%)  route 0.064ns (28.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     1.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  tennis/bnf/outpstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  tennis/bnf/outpstate_reg[2]/Q
                         net (fo=2, routed)           0.064     1.751    tennis/bnf/outpstate[2]
    SLICE_X7Y54          FDRE                                         r  tennis/bnf/outpstateprev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  tennis/bnf/outpstateprev_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.047     1.582    tennis/bnf/outpstateprev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tennis/bnf/outpstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/outpstateprev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     1.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tennis/bnf/outpstate_reg[11]/Q
                         net (fo=2, routed)           0.121     1.784    tennis/bnf/outpstate[11]
    SLICE_X7Y55          FDRE                                         r  tennis/bnf/outpstateprev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  tennis/bnf/outpstateprev_reg[11]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.075     1.613    tennis/bnf/outpstateprev_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tennis/bnf/outpstate_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/outpstateprev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     1.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  tennis/bnf/outpstate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tennis/bnf/outpstate_reg[7]/Q
                         net (fo=2, routed)           0.125     1.788    tennis/bnf/outpstate[7]
    SLICE_X7Y55          FDRE                                         r  tennis/bnf/outpstateprev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  tennis/bnf/outpstateprev_reg[7]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.078     1.616    tennis/bnf/outpstateprev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 squash/ssponescore1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/C_In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.570     1.489    squash/clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  squash/ssponescore1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  squash/ssponescore1_reg[1]/Q
                         net (fo=1, routed)           0.113     1.743    squash/ssponescore1[1]
    SLICE_X8Y65          FDCE                                         r  squash/C_In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.840     2.005    squash/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  squash/C_In_reg[8]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.063     1.567    squash/C_In_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tennis/bnf/speed_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/speed_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.191ns (60.499%)  route 0.125ns (39.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.041 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.603     6.522    tennis/bnf/clk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  tennis/bnf/speed_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.146     6.668 r  tennis/bnf/speed_reg[0]/Q
                         net (fo=9, routed)           0.125     6.793    tennis/bnf/speed_reg_n_0_[0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045     6.838 r  tennis/bnf/speed[4]_i_1/O
                         net (fo=1, routed)           0.000     6.838    tennis/bnf/speed[4]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  tennis/bnf/speed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.876     7.041    tennis/bnf/clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  tennis/bnf/speed_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.535    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.124     6.659    tennis/bnf/speed_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.659    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 squash/ssponepenalty_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/C_In_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.573     1.492    squash/clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  squash/ssponepenalty_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  squash/ssponepenalty_reg[6]/Q
                         net (fo=1, routed)           0.112     1.745    squash/ssponepenalty_reg_n_0_[6]
    SLICE_X8Y62          FDCE                                         r  squash/C_In_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.842     2.007    squash/clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  squash/C_In_reg[34]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X8Y62          FDCE (Hold_fdce_C_D)         0.060     1.566    squash/C_In_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51     toggleQ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51     toggleQprev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y63     squash/AN_In_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y65     squash/C_In_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y66     squash/C_In_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67     squash/C_In_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y66     squash/C_In_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y66    squash/C_In_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y67     squash/C_In_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     toggleQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     toggleQ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y51     toggleQprev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y51     toggleQprev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63     squash/AN_In_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63     squash/AN_In_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y65     squash/C_In_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y65     squash/C_In_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     squash/C_In_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     squash/C_In_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     toggleQ_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     toggleQ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y51     toggleQprev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y51     toggleQprev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63     squash/AN_In_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63     squash/AN_In_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y65     squash/C_In_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y65     squash/C_In_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     squash/C_In_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y66     squash/C_In_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.606ns (14.372%)  route 3.611ns (85.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     9.545    tennis/SevenSegmentLED/AR[0]
    SLICE_X13Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[0]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.629    14.541    tennis/SevenSegmentLED/clkCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.606ns (14.372%)  route 3.611ns (85.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     9.545    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[3]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.585    14.585    tennis/SevenSegmentLED/clkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.606ns (14.372%)  route 3.611ns (85.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     9.545    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[4]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.585    14.585    tennis/SevenSegmentLED/clkCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.606ns (14.372%)  route 3.611ns (85.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     9.545    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[1]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.543    14.627    tennis/SevenSegmentLED/clkCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.606ns (14.372%)  route 3.611ns (85.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     9.545    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[2]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.543    14.627    tennis/SevenSegmentLED/clkCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/db1/deb_countprev_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.606ns (14.706%)  route 3.515ns (85.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.923     9.449    squash/si/db1/AR[0]
    SLICE_X4Y67          FDCE                                         f  squash/si/db1/deb_countprev_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.595    15.018    squash/si/db1/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  squash/si/db1/deb_countprev_reg[20]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y67          FDCE (Recov_fdce_C_CLR)     -0.629    14.612    squash/si/db1/deb_countprev_reg[20]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.606ns (14.896%)  route 3.462ns (85.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.870     9.397    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y55         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[7]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y55         FDCE (Recov_fdce_C_CLR)     -0.585    14.585    tennis/SevenSegmentLED/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.606ns (14.896%)  route 3.462ns (85.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.870     9.397    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y55         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[8]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y55         FDCE (Recov_fdce_C_CLR)     -0.585    14.585    tennis/SevenSegmentLED/clkCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.606ns (14.962%)  route 3.444ns (85.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.852     9.379    tennis/SevenSegmentLED/AR[0]
    SLICE_X14Y56         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X14Y56         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[15]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X14Y56         FDCE (Recov_fdce_C_CLR)     -0.585    14.585    tennis/SevenSegmentLED/clkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 toggleQ_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.606ns (14.962%)  route 3.444ns (85.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  toggleQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  toggleQ_reg/Q
                         net (fo=3, routed)           0.592     6.377    tennis/bnf/bnf/vcd/toggleQ
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.150     6.527 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.852     9.379    tennis/SevenSegmentLED/AR[0]
    SLICE_X14Y56         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524    14.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X14Y56         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[16]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X14Y56         FDCE (Recov_fdce_C_CLR)     -0.585    14.585    tennis/SevenSegmentLED/clkCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db2/deb_countprev_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.207ns (33.660%)  route 0.408ns (66.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.234     2.139    tennis/bnf/db2/deb_countprev_reg[21]_0
    SLICE_X3Y52          FDCE                                         f  tennis/bnf/db2/deb_countprev_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.878     2.043    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[2]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y52          FDCE (Remov_fdce_C_CLR)     -0.165     1.375    tennis/bnf/db2/deb_countprev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db2/deb_countprev_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.207ns (33.660%)  route 0.408ns (66.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.234     2.139    tennis/bnf/db2/deb_countprev_reg[21]_0
    SLICE_X3Y52          FDCE                                         f  tennis/bnf/db2/deb_countprev_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.878     2.043    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y52          FDCE (Remov_fdce_C_CLR)     -0.165     1.375    tennis/bnf/db2/deb_countprev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_countprev_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.207ns (32.921%)  route 0.422ns (67.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.248     2.153    tennis/bnf/db1/deb_countprev_reg[21]_0
    SLICE_X3Y53          FDCE                                         f  tennis/bnf/db1/deb_countprev_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.877     2.042    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[16]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.165     1.374    tennis/bnf/db1/deb_countprev_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db2/deb_countprev_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.207ns (32.921%)  route 0.422ns (67.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.248     2.153    tennis/bnf/db2/deb_countprev_reg[21]_0
    SLICE_X3Y53          FDCE                                         f  tennis/bnf/db2/deb_countprev_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.877     2.042    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[10]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.165     1.374    tennis/bnf/db2/deb_countprev_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db2/deb_countprev_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.207ns (32.921%)  route 0.422ns (67.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.248     2.153    tennis/bnf/db2/deb_countprev_reg[21]_0
    SLICE_X3Y53          FDCE                                         f  tennis/bnf/db2/deb_countprev_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.877     2.042    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.165     1.374    tennis/bnf/db2/deb_countprev_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_countprev_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.207ns (28.108%)  route 0.529ns (71.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.355     2.261    tennis/bnf/db1/deb_countprev_reg[21]_0
    SLICE_X6Y53          FDCE                                         f  tennis/bnf/db1/deb_countprev_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[13]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y53          FDCE (Remov_fdce_C_CLR)     -0.140     1.419    tennis/bnf/db1/deb_countprev_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_countprev_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.207ns (28.108%)  route 0.529ns (71.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.355     2.261    tennis/bnf/db1/deb_countprev_reg[21]_0
    SLICE_X6Y53          FDCE                                         f  tennis/bnf/db1/deb_countprev_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[14]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y53          FDCE (Remov_fdce_C_CLR)     -0.140     1.419    tennis/bnf/db1/deb_countprev_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_countprev_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.207ns (28.108%)  route 0.529ns (71.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.355     2.261    tennis/bnf/db1/deb_countprev_reg[21]_0
    SLICE_X6Y53          FDCE                                         f  tennis/bnf/db1/deb_countprev_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[15]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y53          FDCE (Remov_fdce_C_CLR)     -0.140     1.419    tennis/bnf/db1/deb_countprev_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_countprev_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.207ns (28.108%)  route 0.529ns (71.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.355     2.261    tennis/bnf/db1/deb_countprev_reg[21]_0
    SLICE_X6Y53          FDCE                                         f  tennis/bnf/db1/deb_countprev_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[4]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y53          FDCE (Remov_fdce_C_CLR)     -0.140     1.419    tennis/bnf/db1/deb_countprev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 toggleQprev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_countprev_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.207ns (28.108%)  route 0.529ns (71.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  toggleQprev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  toggleQprev_reg/Q
                         net (fo=3, routed)           0.174     1.863    tennis/bnf/bnf/vcd/toggleQprev
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.043     1.906 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         0.355     2.261    tennis/bnf/db1/deb_countprev_reg[21]_0
    SLICE_X6Y53          FDCE                                         f  tennis/bnf/db1/deb_countprev_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X6Y53          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[6]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y53          FDCE (Remov_fdce_C_CLR)     -0.140     1.419    tennis/bnf/db1/deb_countprev_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.841    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            AN_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 5.345ns (40.071%)  route 7.994ns (59.929%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          2.903     4.380    squash/SevenSegmentLED/toggle_IBUF
    SLICE_X6Y64          LUT3 (Prop_lut3_I1_O)        0.119     4.499 r  squash/SevenSegmentLED/AN_Out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.091     9.591    AN_Out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.749    13.339 r  AN_Out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.339    AN_Out[6]
    K2                                                                r  AN_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.804ns  (logic 5.154ns (40.255%)  route 7.650ns (59.745%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          4.612     6.090    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X6Y59          LUT6 (Prop_lut6_I4_O)        0.124     6.214 r  squash/si/bnf/bnf/outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.037     9.251    outp_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.804 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.804    outp[2]
    J13                                                               r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.128ns  (logic 5.153ns (42.489%)  route 6.975ns (57.511%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          4.449     5.927    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X7Y59          LUT6 (Prop_lut6_I4_O)        0.124     6.051 r  squash/si/bnf/bnf/outp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.526     8.577    outp_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.128 r  outp_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.128    outp[4]
    R18                                                               r  outp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.896ns  (logic 5.152ns (43.311%)  route 6.744ns (56.689%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          4.237     5.715    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X6Y59          LUT6 (Prop_lut6_I4_O)        0.124     5.839 r  squash/si/bnf/bnf/outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.506     8.345    outp_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.896 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.896    outp[3]
    N14                                                               r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.613ns  (logic 5.133ns (44.201%)  route 6.480ns (55.799%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          4.372     5.850    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124     5.974 r  squash/si/bnf/bnf/outp_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.108     8.081    outp_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.613 r  outp_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.613    outp[11]
    T16                                                               r  outp[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.604ns  (logic 5.122ns (44.140%)  route 6.482ns (55.860%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          3.287     4.765    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     4.889 r  squash/si/bnf/bnf/outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.195     8.084    outp_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.604 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.604    outp[0]
    H17                                                               r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 5.137ns (44.511%)  route 6.404ns (55.489%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          3.286     4.764    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     4.888 r  squash/si/bnf/bnf/outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.118     8.005    outp_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.541 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.541    outp[1]
    K15                                                               r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.396ns  (logic 5.154ns (45.227%)  route 6.242ns (54.773%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          4.306     5.783    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     5.907 r  squash/si/bnf/bnf/outp_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.936     7.843    outp_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.396 r  outp_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.396    outp[10]
    U14                                                               r  outp[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.392ns  (logic 5.157ns (45.264%)  route 6.236ns (54.736%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          3.922     5.399    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     5.523 r  squash/si/bnf/bnf/outp_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.314     7.837    outp_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.392 r  outp_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.392    outp[6]
    U17                                                               r  outp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle
                            (input port)
  Destination:            outp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.221ns  (logic 5.153ns (45.926%)  route 6.068ns (54.074%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  toggle (IN)
                         net (fo=0)                   0.000     0.000    toggle
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  toggle_IBUF_inst/O
                         net (fo=32, routed)          3.918     5.395    squash/si/bnf/bnf/toggle_IBUF
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     5.519 r  squash/si/bnf/bnf/outp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.150     7.669    outp_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.221 r  outp_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.221    outp[5]
    V17                                                               r  outp[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tennis/SevenSegmentLED/LEDCounter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tennis/SevenSegmentLED/C_Out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.749%)  route 0.136ns (42.251%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  tennis/SevenSegmentLED/LEDCounter_reg[1]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tennis/SevenSegmentLED/LEDCounter_reg[1]/Q
                         net (fo=23, routed)          0.136     0.277    tennis/SevenSegmentLED/LEDCounter[1]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  tennis/SevenSegmentLED/C_Out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    tennis/SevenSegmentLED/C_Out[3]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  tennis/SevenSegmentLED/C_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/SevenSegmentLED/LEDCounter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            squash/SevenSegmentLED/C_Out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.539%)  route 0.189ns (50.461%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE                         0.000     0.000 r  squash/SevenSegmentLED/LEDCounter_reg[1]/C
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  squash/SevenSegmentLED/LEDCounter_reg[1]/Q
                         net (fo=24, routed)          0.189     0.330    squash/SevenSegmentLED/LEDCounter_reg_n_0_[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.375 r  squash/SevenSegmentLED/C_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    squash/SevenSegmentLED/C_Out[6]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  squash/SevenSegmentLED/C_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/SevenSegmentLED/LEDCounter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            squash/SevenSegmentLED/C_Out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.407%)  route 0.190ns (50.593%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE                         0.000     0.000 r  squash/SevenSegmentLED/LEDCounter_reg[1]/C
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  squash/SevenSegmentLED/LEDCounter_reg[1]/Q
                         net (fo=24, routed)          0.190     0.331    squash/SevenSegmentLED/LEDCounter_reg_n_0_[1]
    SLICE_X9Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.376 r  squash/SevenSegmentLED/C_Out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.376    squash/SevenSegmentLED/C_Out[5]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  squash/SevenSegmentLED/C_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/SevenSegmentLED/LEDCounter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            squash/SevenSegmentLED/C_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.247ns (65.363%)  route 0.131ns (34.637%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE                         0.000     0.000 r  squash/SevenSegmentLED/LEDCounter_reg[2]/C
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  squash/SevenSegmentLED/LEDCounter_reg[2]/Q
                         net (fo=16, routed)          0.131     0.279    squash/SevenSegmentLED/LEDCounter_reg_n_0_[2]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.099     0.378 r  squash/SevenSegmentLED/C_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    squash/SevenSegmentLED/C_Out[0]_i_1_n_0
    SLICE_X8Y64          FDCE                                         r  squash/SevenSegmentLED/C_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/SevenSegmentLED/LEDCounter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            squash/SevenSegmentLED/C_Out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.247ns (63.843%)  route 0.140ns (36.157%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE                         0.000     0.000 r  squash/SevenSegmentLED/LEDCounter_reg[2]/C
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  squash/SevenSegmentLED/LEDCounter_reg[2]/Q
                         net (fo=16, routed)          0.140     0.288    squash/SevenSegmentLED/LEDCounter_reg_n_0_[2]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.099     0.387 r  squash/SevenSegmentLED/C_Out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.387    squash/SevenSegmentLED/C_Out[4]_i_1_n_0
    SLICE_X8Y64          FDCE                                         r  squash/SevenSegmentLED/C_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/bnf/bnf/Q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tennis/bnf/bnf/bnf/Qprev_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.195ns (49.885%)  route 0.196ns (50.115%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE                         0.000     0.000 r  tennis/bnf/bnf/bnf/Q_reg[1]/C
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  tennis/bnf/bnf/bnf/Q_reg[1]/Q
                         net (fo=26, routed)          0.196     0.391    tennis/bnf/bnf/bnf/Q_reg_n_0_[1]
    SLICE_X10Y57         FDRE                                         r  tennis/bnf/bnf/bnf/Qprev_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/bnf/bnf/Q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            squash/si/bnf/bnf/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.263ns (64.732%)  route 0.143ns (35.268%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDPE                         0.000     0.000 r  squash/si/bnf/bnf/Q_reg[0]/C
    SLICE_X10Y61         FDPE (Prop_fdpe_C_Q)         0.218     0.218 r  squash/si/bnf/bnf/Q_reg[0]/Q
                         net (fo=40, routed)          0.143     0.361    squash/si/bnf/bnf/Q_reg_n_0_[0]
    SLICE_X10Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.406 r  squash/si/bnf/bnf/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.406    squash/si/bnf/bnf/Q[1]_i_1__0_n_0
    SLICE_X10Y60         FDPE                                         r  squash/si/bnf/bnf/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/bnf/bnf/Q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tennis/bnf/bnf/bnf/Qprev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.182ns (43.477%)  route 0.237ns (56.523%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE                         0.000     0.000 r  tennis/bnf/bnf/bnf/Q_reg[3]/C
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.182     0.182 r  tennis/bnf/bnf/bnf/Q_reg[3]/Q
                         net (fo=25, routed)          0.237     0.419    tennis/bnf/bnf/bnf/Q_reg_n_0_[3]
    SLICE_X10Y57         FDRE                                         r  tennis/bnf/bnf/bnf/Qprev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/bnf/bnf/Q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tennis/bnf/bnf/bnf/Qprev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.195ns (46.036%)  route 0.229ns (53.964%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE                         0.000     0.000 r  tennis/bnf/bnf/bnf/Q_reg[0]/C
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  tennis/bnf/bnf/bnf/Q_reg[0]/Q
                         net (fo=27, routed)          0.229     0.424    tennis/bnf/bnf/bnf/Q_reg_n_0_[0]
    SLICE_X10Y57         FDRE                                         r  tennis/bnf/bnf/bnf/Qprev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/SevenSegmentLED/LEDCounter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tennis/SevenSegmentLED/C_Out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.226ns (52.959%)  route 0.201ns (47.041%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  tennis/SevenSegmentLED/LEDCounter_reg[2]/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tennis/SevenSegmentLED/LEDCounter_reg[2]/Q
                         net (fo=16, routed)          0.201     0.342    tennis/SevenSegmentLED/LEDCounter[2]
    SLICE_X3Y63          MUXF7 (Prop_muxf7_S_O)       0.085     0.427 r  tennis/SevenSegmentLED/C_Out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.427    tennis/SevenSegmentLED/C_Out_reg[5]_i_1_n_0
    SLICE_X3Y63          FDCE                                         r  tennis/SevenSegmentLED/C_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.707ns (24.265%)  route 2.207ns (75.735%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           0.862    11.647    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    11.771 r  tennis/bnf/bnf/bnf/Q[3]_i_5/O
                         net (fo=1, routed)           0.816    12.587    tennis/bnf/bnf/bnf/Q[3]_i_5_n_0
    SLICE_X10Y57         LUT4 (Prop_lut4_I3_O)        0.124    12.711 r  tennis/bnf/bnf/bnf/Q[3]_i_1/O
                         net (fo=4, routed)           0.529    13.239    tennis/bnf/bnf/bnf/Q[3]_i_1_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.707ns (24.265%)  route 2.207ns (75.735%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           0.862    11.647    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    11.771 r  tennis/bnf/bnf/bnf/Q[3]_i_5/O
                         net (fo=1, routed)           0.816    12.587    tennis/bnf/bnf/bnf/Q[3]_i_5_n_0
    SLICE_X10Y57         LUT4 (Prop_lut4_I3_O)        0.124    12.711 r  tennis/bnf/bnf/bnf/Q[3]_i_1/O
                         net (fo=4, routed)           0.529    13.239    tennis/bnf/bnf/bnf/Q[3]_i_1_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.707ns (24.265%)  route 2.207ns (75.735%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           0.862    11.647    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    11.771 r  tennis/bnf/bnf/bnf/Q[3]_i_5/O
                         net (fo=1, routed)           0.816    12.587    tennis/bnf/bnf/bnf/Q[3]_i_5_n_0
    SLICE_X10Y57         LUT4 (Prop_lut4_I3_O)        0.124    12.711 r  tennis/bnf/bnf/bnf/Q[3]_i_1/O
                         net (fo=4, routed)           0.529    13.239    tennis/bnf/bnf/bnf/Q[3]_i_1_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.707ns (24.265%)  route 2.207ns (75.735%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           0.862    11.647    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    11.771 r  tennis/bnf/bnf/bnf/Q[3]_i_5/O
                         net (fo=1, routed)           0.816    12.587    tennis/bnf/bnf/bnf/Q[3]_i_5_n_0
    SLICE_X10Y57         LUT4 (Prop_lut4_I3_O)        0.124    12.711 r  tennis/bnf/bnf/bnf/Q[3]_i_1/O
                         net (fo=4, routed)           0.529    13.239    tennis/bnf/bnf/bnf/Q[3]_i_1_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.441ns  (logic 0.707ns (28.958%)  route 1.734ns (71.042%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 f  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           1.069    11.854    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.124    11.978 r  tennis/bnf/bnf/bnf/Q[1]_i_2/O
                         net (fo=1, routed)           0.665    12.643    tennis/bnf/bnf/bnf/Q[1]_i_2_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.767 r  tennis/bnf/bnf/bnf/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    12.767    tennis/bnf/bnf/bnf/Q[1]_i_1_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.267ns  (logic 0.735ns (32.428%)  route 1.532ns (67.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           0.865    11.649    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.773 f  tennis/bnf/bnf/bnf/Q[3]_i_6/O
                         net (fo=1, routed)           0.667    12.440    tennis/bnf/bnf/bnf/Q[3]_i_6_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.152    12.592 r  tennis/bnf/bnf/bnf/Q[3]_i_2/O
                         net (fo=1, routed)           0.000    12.592    tennis/bnf/bnf/bnf/Q[3]_i_2_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/bnf/bnf/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 0.707ns (31.438%)  route 1.542ns (68.562%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.723    10.326    tennis/bnf/clk_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  tennis/bnf/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  tennis/bnf/set_reg[1]/Q
                         net (fo=9, routed)           0.903    11.687    tennis/bnf/bnf/bnf/Q_reg[0]_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    11.811 f  tennis/bnf/bnf/bnf/Q[2]_i_2/O
                         net (fo=1, routed)           0.639    12.451    tennis/bnf/bnf/bnf/Q[2]_i_2_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    12.575 r  tennis/bnf/bnf/bnf/Q[2]_i_1/O
                         net (fo=1, routed)           0.000    12.575    tennis/bnf/bnf/bnf/Q[2]_i_1_n_0
    SLICE_X9Y57          FDPE                                         r  tennis/bnf/bnf/bnf/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/bnf/bnf/Q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.777ns  (logic 0.583ns (32.803%)  route 1.194ns (67.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.642    10.245    squash/si/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  squash/si/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.459    10.704 r  squash/si/set_reg[1]/Q
                         net (fo=6, routed)           0.853    11.557    squash/si/bnf/bnf/Q_reg[0]_1
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.124    11.681 r  squash/si/bnf/bnf/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.341    12.022    squash/si/bnf/bnf/Q[3]_i_1__0_n_0
    SLICE_X10Y61         FDPE                                         r  squash/si/bnf/bnf/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/bnf/bnf/Q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.777ns  (logic 0.583ns (32.803%)  route 1.194ns (67.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.642    10.245    squash/si/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  squash/si/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.459    10.704 r  squash/si/set_reg[1]/Q
                         net (fo=6, routed)           0.853    11.557    squash/si/bnf/bnf/Q_reg[0]_1
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.124    11.681 r  squash/si/bnf/bnf/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.341    12.022    squash/si/bnf/bnf/Q[3]_i_1__0_n_0
    SLICE_X10Y61         FDPE                                         r  squash/si/bnf/bnf/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/set_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/bnf/bnf/Q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.777ns  (logic 0.583ns (32.803%)  route 1.194ns (67.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.642    10.245    squash/si/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  squash/si/set_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.459    10.704 r  squash/si/set_reg[1]/Q
                         net (fo=6, routed)           0.853    11.557    squash/si/bnf/bnf/Q_reg[0]_1
    SLICE_X10Y60         LUT5 (Prop_lut5_I3_O)        0.124    11.681 r  squash/si/bnf/bnf/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.341    12.022    squash/si/bnf/bnf/Q[3]_i_1__0_n_0
    SLICE_X10Y61         FDPE                                         r  squash/si/bnf/bnf/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tennis/bnf/db2/deb_countprev_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db2/deb_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.252ns (79.186%)  route 0.066ns (20.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.604     1.523    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  tennis/bnf/db2/deb_countprev_reg[6]/Q
                         net (fo=2, routed)           0.066     1.731    tennis/bnf/db2/deb_countprev_reg_n_0_[6]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.842 r  tennis/bnf/db2/deb_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.842    tennis/bnf/db2/deb_count_reg[8]_i_1__0_n_6
    SLICE_X2Y53          LDCE                                         r  tennis/bnf/db2/deb_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/db2/deb_countprev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db2/deb_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.251ns (79.104%)  route 0.066ns (20.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.605     1.524    tennis/bnf/db2/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  tennis/bnf/db2/deb_countprev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  tennis/bnf/db2/deb_countprev_reg[3]/Q
                         net (fo=2, routed)           0.066     1.732    tennis/bnf/db2/deb_countprev_reg_n_0_[3]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  tennis/bnf/db2/deb_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.842    tennis/bnf/db2/deb_count_reg[4]_i_1__0_n_5
    SLICE_X2Y52          LDCE                                         r  tennis/bnf/db2/deb_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/db1/deb_countprev_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.252ns (78.148%)  route 0.070ns (21.852%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.604     1.523    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  tennis/bnf/db1/deb_countprev_reg[11]/Q
                         net (fo=2, routed)           0.070     1.735    tennis/bnf/db1/deb_countprev[11]
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  tennis/bnf/db1/deb_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    tennis/bnf/db1/deb_count_reg[12]_i_1_n_5
    SLICE_X4Y52          LDCE                                         r  tennis/bnf/db1/deb_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/C_In_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/SevenSegmentLED/C_Out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.640%)  route 0.147ns (41.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.572     1.491    squash/clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  squash/C_In_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     1.655 f  squash/C_In_reg[30]/Q
                         net (fo=1, routed)           0.147     1.803    squash/SevenSegmentLED/C_Out_reg[6]_0[21]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  squash/SevenSegmentLED/C_Out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    squash/SevenSegmentLED/C_Out[2]_i_1__0_n_0
    SLICE_X8Y64          FDCE                                         r  squash/SevenSegmentLED/C_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/bnf/db1/deb_countprev_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/bnf/db1/deb_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.256ns (78.364%)  route 0.071ns (21.637%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.604     1.523    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  tennis/bnf/db1/deb_countprev_reg[9]/Q
                         net (fo=2, routed)           0.071     1.735    tennis/bnf/db1/deb_countprev[9]
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  tennis/bnf/db1/deb_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    tennis/bnf/db1/deb_count_reg[12]_i_1_n_7
    SLICE_X4Y52          LDCE                                         r  tennis/bnf/db1/deb_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tennis/C_In_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tennis/SevenSegmentLED/C_Out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.227ns (66.017%)  route 0.117ns (33.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.601     1.520    tennis/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  tennis/C_In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.128     1.648 f  tennis/C_In_reg[9]/Q
                         net (fo=1, routed)           0.117     1.765    tennis/SevenSegmentLED/C_Out_reg[6]_0[5]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.099     1.864 r  tennis/SevenSegmentLED/C_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    tennis/SevenSegmentLED/C_Out[2]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  tennis/SevenSegmentLED/C_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/C_In_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/SevenSegmentLED/C_Out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.025%)  route 0.164ns (43.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.572     1.491    squash/clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  squash/C_In_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     1.655 f  squash/C_In_reg[32]/Q
                         net (fo=1, routed)           0.164     1.819    squash/SevenSegmentLED/C_Out_reg[6]_0[23]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  squash/SevenSegmentLED/C_Out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    squash/SevenSegmentLED/C_Out[4]_i_1_n_0
    SLICE_X8Y64          FDCE                                         r  squash/SevenSegmentLED/C_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/db1/deb_countprev_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/db1/deb_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.252ns (71.144%)  route 0.102ns (28.856%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.598     1.517    squash/si/db1/clk_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  squash/si/db1/deb_countprev_reg[15]/Q
                         net (fo=2, routed)           0.102     1.761    squash/si/db1/deb_countprev_reg_n_0_[15]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  squash/si/db1/deb_count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.872    squash/si/db1/deb_count_reg[16]_i_1__1_n_5
    SLICE_X5Y66          LDCE                                         r  squash/si/db1/deb_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/db1/deb_countprev_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/db1/deb_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.252ns (70.528%)  route 0.105ns (29.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.599     1.518    squash/si/db1/clk_IBUF_BUFG
    SLICE_X7Y65          FDCE                                         r  squash/si/db1/deb_countprev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  squash/si/db1/deb_countprev_reg[11]/Q
                         net (fo=2, routed)           0.105     1.765    squash/si/db1/deb_countprev_reg_n_0_[11]
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  squash/si/db1/deb_count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.876    squash/si/db1/deb_count_reg[12]_i_1__1_n_5
    SLICE_X5Y65          LDCE                                         r  squash/si/db1/deb_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 squash/si/db1/deb_countprev_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squash/si/db1/deb_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.251ns (70.052%)  route 0.107ns (29.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.598     1.517    squash/si/db1/clk_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  squash/si/db1/deb_countprev_reg[14]/Q
                         net (fo=2, routed)           0.107     1.766    squash/si/db1/deb_countprev_reg_n_0_[14]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.876 r  squash/si/db1/deb_count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.876    squash/si/db1/deb_count_reg[16]_i_1__1_n_6
    SLICE_X5Y66          LDCE                                         r  squash/si/db1/deb_count_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           547 Endpoints
Min Delay           547 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 1.594ns (23.827%)  route 5.095ns (76.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     6.688    tennis/SevenSegmentLED/AR[0]
    SLICE_X13Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 1.594ns (23.827%)  route 5.095ns (76.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     6.688    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 1.594ns (23.827%)  route 5.095ns (76.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     6.688    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 1.594ns (23.827%)  route 5.095ns (76.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     6.688    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 1.594ns (23.827%)  route 5.095ns (76.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         3.018     6.688    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y54         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            squash/si/db1/deb_countprev_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.592ns  (logic 1.594ns (24.173%)  route 4.999ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.923     6.592    squash/si/db1/AR[0]
    SLICE_X4Y67          FDCE                                         f  squash/si/db1/deb_countprev_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.595     5.018    squash/si/db1/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  squash/si/db1/deb_countprev_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 1.594ns (24.367%)  route 4.946ns (75.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.870     6.540    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y55         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 1.594ns (24.367%)  route 4.946ns (75.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.870     6.540    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y55         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 1.594ns (24.367%)  route 4.946ns (75.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.870     6.540    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y55         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tennis/SevenSegmentLED/clkCounter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 1.594ns (24.367%)  route 4.946ns (75.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.076     3.553    tennis/bnf/bnf/vcd/reset_IBUF
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.117     3.670 f  tennis/bnf/bnf/vcd/FSM_sequential_Q[2]_i_1/O
                         net (fo=296, routed)         2.870     6.540    tennis/SevenSegmentLED/AR[0]
    SLICE_X12Y55         FDCE                                         f  tennis/SevenSegmentLED/clkCounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.524     4.947    tennis/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  tennis/SevenSegmentLED/clkCounter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[15]/Q
                            (internal pin)
  Destination:            squash/si/db1/deb_countprev_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.000ns (0.000%)  route 0.177ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[15]/Q
                         net (fo=3, routed)           0.177     0.177    squash/si/db1/deb_count[15]
    SLICE_X7Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     2.032    squash/si/db1/clk_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[15]/C

Slack:                    inf
  Source:                 tennis/bnf/db1/deb_count_reg[17]/Q
                            (internal pin)
  Destination:            tennis/bnf/db1/deb_countprev_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.000ns (0.000%)  route 0.251ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          LDCE                         0.000     0.000 r  tennis/bnf/db1/deb_count_reg[17]/Q
                         net (fo=4, routed)           0.251     0.251    tennis/bnf/db1/deb_count[17]
    SLICE_X5Y54          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.874     2.039    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[17]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.437%)  route 0.112ns (41.563%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[19]/G
    SLICE_X5Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[19]/Q
                         net (fo=3, routed)           0.112     0.270    squash/si/db1/deb_count[19]
    SLICE_X6Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     2.032    squash/si/db1/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[19]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.713%)  route 0.121ns (43.287%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[17]/G
    SLICE_X5Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[17]/Q
                         net (fo=3, routed)           0.121     0.279    squash/si/db1/deb_count[17]
    SLICE_X6Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     2.032    squash/si/db1/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[17]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.713%)  route 0.121ns (43.287%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[18]/G
    SLICE_X5Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[18]/Q
                         net (fo=3, routed)           0.121     0.279    squash/si/db1/deb_count[18]
    SLICE_X6Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     2.032    squash/si/db1/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  squash/si/db1/deb_countprev_reg[18]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.701%)  route 0.121ns (43.299%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[6]/G
    SLICE_X5Y64          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[6]/Q
                         net (fo=3, routed)           0.121     0.279    squash/si/db1/deb_count[6]
    SLICE_X6Y65          FDCE                                         r  squash/si/db1/deb_countprev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.868     2.033    squash/si/db1/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  squash/si/db1/deb_countprev_reg[6]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.498%)  route 0.122ns (43.502%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[8]/G
    SLICE_X5Y64          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[8]/Q
                         net (fo=3, routed)           0.122     0.280    squash/si/db1/deb_count[8]
    SLICE_X6Y65          FDCE                                         r  squash/si/db1/deb_countprev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.868     2.033    squash/si/db1/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  squash/si/db1/deb_countprev_reg[8]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.453%)  route 0.122ns (43.547%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[3]/G
    SLICE_X5Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[3]/Q
                         net (fo=3, routed)           0.122     0.280    squash/si/db1/deb_count[3]
    SLICE_X4Y64          FDCE                                         r  squash/si/db1/deb_countprev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.869     2.034    squash/si/db1/clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  squash/si/db1/deb_countprev_reg[3]/C

Slack:                    inf
  Source:                 squash/si/db1/deb_count_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            squash/si/db1/deb_countprev_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.849%)  route 0.130ns (45.151%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          LDCE                         0.000     0.000 r  squash/si/db1/deb_count_reg[20]/G
    SLICE_X5Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  squash/si/db1/deb_count_reg[20]/Q
                         net (fo=3, routed)           0.130     0.288    squash/si/db1/deb_count[20]
    SLICE_X4Y67          FDCE                                         r  squash/si/db1/deb_countprev_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.866     2.031    squash/si/db1/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  squash/si/db1/deb_countprev_reg[20]/C

Slack:                    inf
  Source:                 tennis/bnf/db1/deb_count_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            tennis/bnf/db1/deb_countprev_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.363%)  route 0.133ns (45.637%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          LDCE                         0.000     0.000 r  tennis/bnf/db1/deb_count_reg[8]/G
    SLICE_X4Y51          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tennis/bnf/db1/deb_count_reg[8]/Q
                         net (fo=4, routed)           0.133     0.291    tennis/bnf/db1/deb_count[8]
    SLICE_X5Y52          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.875     2.040    tennis/bnf/db1/clk_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  tennis/bnf/db1/deb_countprev_reg[8]/C





