# UART UVM Testbench Filelist
# List of SystemVerilog files for compilation

# UVM Package and components
./uart_pkg.sv
./uart_if.sv
./uart_tb_top.sv

# Optional: If integrating with actual RTL
# ../uart16550-rel_4/rtl/verilog/uart_top.v
# ../uart16550-rel_4/rtl/verilog/uart_regs.v
# ../uart16550-rel_4/rtl/verilog/uart_receiver.v
# ../uart16550-rel_4/rtl/verilog/uart_transmitter.v
# ../uart16550-rel_4/rtl/verilog/uart_rfifo.v
# ../uart16550-rel_4/rtl/verilog/uart_tfifo.v
# ../uart16550-rel_4/rtl/verilog/uart_wb.v
# ../uart16550-rel_4/rtl/verilog/uart_sync_flops.v
# ../uart16550-rel_4/rtl/verilog/uart_defines.v
# ../uart16550-rel_4/rtl/verilog/uart_debug_if.v
