#=========================================================================
# vc Subpackage
#=========================================================================

vc_deps =

vc_srcs = \
  arbiters.v \
  arithmetic.v \
  assert.v \
  counters.v \
  crossbars.v \
  mem-msgs.v \
  muxes.v \
  net-msgs.v \
  param-utils.v \
  queues.v \
  regfiles.v \
  regs.v \
  srams.v \
  TestDelay.v \
  TestMem_1port.v \
  TestMem_2ports.v \
  TestNet.v \
  TestRandDelayMem_1port.v \
  TestRandDelayMem_2ports.v \
  TestRandDelaySink.v \
  TestRandDelaySource.v \
  TestRandDelayUnorderedSink.v \
  TestRandDelay.v \
  TestSink.v \
  TestSource.v \
  TestUnorderedSink.v \
  test.v \
  trace.v \

vc_test_srcs = \

vc_sim_srcs = \

vc_pyv_srcs = \

