/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/xillinux-eval-zedboard-1.1/verilog/xillydemo.ngc 1417900982
../runonce/fifo_32x512.ngc 1417900163
../runonce/fifo_8x2048.ngc 1417900163
../runonce/fifo_std_32x512.ngc 1417900163
../cores/xillybus_core.ngc 1385780944
../system/implementation/system.ngc 1385780945
../system/implementation/system_xillybus_0_wrapper.ngc 1385780945
../system/implementation/system_xillybus_lite_0_wrapper.ngc 1385780945
../system/implementation/system_processing_system7_0_wrapper.ngc 1385780945
../system/implementation/system_xillyvga_0_wrapper.ngc 1385780945
../cores/xillyvga_core.ngc 1385780944
../runonce/vga_fifo.ngc 1417900163
../system/implementation/system_axi_interconnect_0_wrapper.ngc 1385780945
../system/implementation/system_axi4lite_0_wrapper.ngc 1385780945
../system/implementation/system_axi_interconnect_1_wrapper.ngc 1385780945
OK
