/********************************************************************
 *
 *      File:   bcm8754_reg_desc.c 
 *      Name:   Raghu Boreda
 *
 *      Description:
 *       Marvell Phy register description 
 *
 *
 * Copyright (c) 1985-2009 by Cisco Systems, Inc.
 * All rights reserved.
 *
 *
 *********************************************************************/

#include <stdio.h>
#include <string.h>
#include <sys/types.h>
#include "diag_reg.h"
#include "bcm8754.h"

reg_desc_t bcm8754_reg_desc[] =
{
  REG_DEF("pmd", BCM8754_PMD_CTRL , "BCM8754_PMD_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_CTRL,     "RESET",         15, 15, "", "")
  REG_DEF_FLD(BCM8754_PMD_CTRL,     "SPEED_SELECT1", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_PMD_CTRL,     "LOW_POWER",     11, 11, "", "")
  REG_DEF_FLD(BCM8754_PMD_CTRL,     "SPEED_SELECT0",  6, 6, "", "")
  REG_DEF_FLD(BCM8754_PMD_CTRL,     "SPEED_10GBS",    5, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_CTRL,     "PMD_LPBK",       0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_STATUS,"BCM8754_PMD_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_STATUS,    "LOCAL_FAULT",      7, 7, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS,    "RX_LINK_STATUS",   2, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS,    "LOW_POWER_ABILITY",1, 1, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_DEV_ID0,       "BCM8754_PMD_DEV_ID0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_PMD_DEV_ID1,       "BCM8754_PMD_DEV_ID1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_PMD_SPEED_ABILITY, "BCM8754_PMD_SPEED_ABILITY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_SPEED_ABILITY, "10G_CAPABLE",   0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_PKG1_DEVICES, "BCM8754_PMD_PKG1_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "ANEG_PRESENT",   7, 7, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "TC_PRESENT",   6, 6, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "DTE_XS_PRESENT",   5, 5, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "PHY_XS_PRESENT",   4, 4, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "PCS_PRESENT",	    3, 3, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "WIS_PRESENT",	    2, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "PMD_PRESENT",	    1, 1, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG1_DEVICES, "CLAUSE22_PRESENT", 0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_PKG2_DEVICES, "BCM8754_PMD_PKG2_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_PKG2_DEVICES,    "VENDOR_DEV0_PRESENT", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_PMD_PKG2_DEVICES,    "VENDOR_DEV1_PRESENT", 14, 14, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_CTRL2,   "BCM8754_PMD_CTRL2", "", 0xFFFF, 0x00,
          "cfg")
  REG_DEF_FLD(BCM8754_PMD_CTRL2,    "PMA_TYPE_SEL", 3, 0, "", "")

  REG_DEF("pmd", BCM8754_PMD_STATUS2, "BCM8754_PMD_STATUS2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "DEVICE_PRESENT",		15, 14, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "TX_LOCAL_FAULT_ABILITY",	13, 13, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "RX_LOCAL_FAULT_ABILITY",	12, 12, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "TX_LOCAL_FAULT",		11, 11, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "RX_LOCAL_FAULT",		10, 10, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "TX_DISABLE_ABILITY",	8, 8, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_SR_ABILITY",	7, 7, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_LR_ABILITY",	6, 6, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_ER_ABILITY",	5, 5, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_LX4_ABILITY",	4, 4, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_SW_ABILITY",	3, 3, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_LW_ABILITY",	2, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "10G_BASE_SW_ABILITY1",	1, 1, "", "")
  REG_DEF_FLD(BCM8754_PMD_STATUS2,    "PMA_LOOPBACK_ABILITY",	0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_TX_DISABLE, "BCM8754_PMD_TX_DISABLE", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PMD_TX_DISABLE,    "TX_DISABLE3",		4, 4, "", "")
  REG_DEF_FLD(BCM8754_PMD_TX_DISABLE,    "TX_DISABLE2",		3, 3, "", "")
  REG_DEF_FLD(BCM8754_PMD_TX_DISABLE,    "TX_DISABLE1",		2, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_TX_DISABLE,    "TX_DISABLE0",		1, 1, "", "")
  REG_DEF_FLD(BCM8754_PMD_TX_DISABLE,    "GLOBAL_TX_DISABLE",	0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_RX_SIGNAL_DETECT, "BCM8754_PMD_RX_SIGNAL_DETECT", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM8754_PMD_RX_SIGNAL_DETECT,    "SIGNAL_3",		4, 4, "", "")
  REG_DEF_FLD(BCM8754_PMD_RX_SIGNAL_DETECT,    "SIGNAL_2",		3, 3, "", "")
  REG_DEF_FLD(BCM8754_PMD_RX_SIGNAL_DETECT,    "SIGNAL_1",		2, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_RX_SIGNAL_DETECT,    "SIGNAL_0",		1, 1, "", "")
  REG_DEF_FLD(BCM8754_PMD_RX_SIGNAL_DETECT,    "GLOBAL_RX_SIGNAL",	0, 0, "", "")

  REG_DEF("pmd", BCM8754_PMD_EXTENDED_ABILITY, "BCM8754_PMD_EXTENDED_ABILITY", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "10 BASET",	8, 8, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "100 BASETX", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "1000 BASEKX", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "1000 BASET", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "10G BASE KR", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "10G BASE KX4", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "10G BASET", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "10G BASE LRM", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_PMD_EXTENDED_ABILITY, "10G BASE CX4", 0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_PMD_OUI_0, "BCM8754_PMD_OUI_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_PMD_OUI_1, "BCM8754_PMD_OUI_1", "", 0xFFFF, 0x00, "cfg") 

  REG_DEF("pcs", BCM8754_PCS_CTRL, "BCM8754_PCS_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_CTRL, "RESET", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_PCS_CTRL, "LOOPBACK", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_PCS_CTRL, "SPEED_SELECT1", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_PCS_CTRL, "LOW_POWER", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_PCS_CTRL, "SPEED_SELECT0", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_PCS_CTRL, "SPEED_10GBS", 5, 2, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_STATUS , "BCM8754_PCS_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_STATUS, "LOCAL_FAULT", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS, "RX_LINK_STATUS", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS, "LOW_POWER_ABILITY", 1, 1, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_DEV_ID0, "BCM8754_PCS_DEV_ID0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_DEV_ID1, "BCM8754_PCS_DEV_ID1", "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pcs", BCM8754_PCS_SPEED_ABILITY, "BCM8754_PCS_SPEED_ABILITY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_SPEED_ABILITY, "10G_CAPABLE",0, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_PKG1_DEVICES, "BCM8754_PCS_PKG1_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_PKG1_DEVICES, "DTE_XS_PRESENT",5, 5, "", "")
  REG_DEF_FLD(BCM8754_PCS_PKG1_DEVICES, "PHY_XS_PRESENT",4, 4, "", "")
  REG_DEF_FLD(BCM8754_PCS_PKG1_DEVICES, "PCS_PRESENT",3, 3, "", "")
  REG_DEF_FLD(BCM8754_PCS_PKG1_DEVICES, "WIS_PRESENT",2, 2, "", "")
  REG_DEF_FLD(BCM8754_PCS_PKG1_DEVICES, "PMD_PRESENT",1, 1, "", "")
  REG_DEF_FLD(BCM8754_PCS_PKG1_DEVICES, "CLAUSE22_PRESENT", 0, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_PKG2_DEVICES, "BCM8754_PCS_PKG2_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_PKG2_DEVICES, "VENDOR_DEV0_PRESENT", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_PCS_PKG2_DEVICES, "VENDOR_DEV1_PRESENT", 14, 14, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_CTRL2, "BCM8754_PCS_CTRL2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_CTRL2, "PCS_TYPE_SEL", 1, 0, "", "")

  REG_DEF("pcs", BCM8754_PCS_STATUS2, "BCM8754_PCS_STATUS2", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM8754_PCS_STATUS2, "DEVICE_PRESENT", 15, 14, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS2, "TX_LOCAL_FAULT", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS2, "RX_LOCAL_FAULT", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS2, "10GBASE_W_CAPABLE", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS2, "10GBASE_X_CAPABLE", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_PCS_STATUS2, "10GBASE_R_CAPABLE", 0, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_OUI_0, "BCM8754_PCS_OUI_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_OUI_1, "BCM8754_PCS_OUI_1", "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pcs", BCM8754_PCS_10GBASE_X_STATUS, "BCM8754_PCS_10GBASE_X_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_10GBASE_X_STATUS, "LANE_ALIGNMENT_STATUS", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_X_STATUS, "LANE_D_SYNC", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_X_STATUS, "LANE_C_SYNC", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_X_STATUS, "LANE_B_SYNC", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_X_STATUS, "LANE_A_SYNC", 0, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_STATUS, "BCM8754_PCS_10GBASE_R_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS, "RX_LINK_STATUS", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS, "PRBS9_ABLE", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS, "PRBS31_ABLE", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS, "HI_BER", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS, "BLOCK_LOCK", 0, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_STATUS2	, "BCM8754_PCS_10GBASE_R_STATUS2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS2, "LATCH_BLK_LOCK", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS2, "LATCH_HI_BER", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS2, "BER", 13, 8, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_STATUS2, "ERR_BLK_CNT", 7, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A0, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A1, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A2, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A3, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_A3", "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B0, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B1, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B2, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B3, "BCM8754_PCS_10GBASE_R_JITTER_TEST_SPEED_B3", "", 0xFFFF, 0x00, "cfg") 
 
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "PRBS9_CHK_ENA", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "PRBS31_CHK_ENA", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "PRBS31_TX_ENA", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_TX_ENA	", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_RX_PATTERN", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_TEST_PATTERN", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_DATA_PATTERN", 0, 0, "", "")
  
  REG_DEF("pcs", BCM8754_PCS_10GBASE_R_JITTER_TEST_ERROR_COUNTER	, "BCM8754_PCS_10GBASE_R_JITTER_TEST_ERROR_COUNTER", "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pmd", BCM8754_UD_2WIRE_CTRL, "BCM8754_UD_2WIRE_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_2WIRE_CTRL, "2W_MASTER_ENA", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_2WIRE_CTRL, "2W_FLUSH", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_2WIRE_CTRL, "NVM_CHSUM_OK", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_2WIRE_CTRL, "SLAVE_CMD", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_2WIRE_CTRL, "2W_STATUS", 3, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_2WIRE_CTRL, "EXTENDED_R_W", 1, 0, "", "")
  
  REG_DEF("pmd", BCM8754_UD_2WIRE_CS, "BCM8754_UD_2WIRE_CS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_2WIRE_CS, "NVM_CHSUM", 7, 0, "", "")
  
  REG_DEF("pmd", BCM8754_UD_2WIRE_TRANSFER_SZ, "BCM8754_UD_2WIRE_TRANSFER_SZ", "",
          0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM8754_UD_2WIRE_TRANSFER_SZ, "2W_CONFIG", 15, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_2WIRE_TRANSFER_SZ, "IMC_XFER_CNT", 13, 0, "", "")
  
  REG_DEF("pmd", BCM8754_UD_2WIRE_NVM_ADDR, "BCM8754_UD_2WIRE_NVM_ADDR", "", 
          0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pmd", BCM8754_UD_2WIRE_INTERNAL_ADDR, "BCM8754_UD_2WIRE_INTERNAL_ADDR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_2WIRE_SLAVE_ID, "BCM8754_UD_2WIRE_SLAVE_ID", "",
          0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM8754_UD_2WIRE_ADDR_WR_PTR, "BCM8754_UD_2WIRE_ADDR_WR_PTR", 
          "", 0xFFFF, 0x00, "cfg")
  
  REG_DEF("pmd", BCM8754_UD_RX_ALARM, "BCM8754_UD_RX_ALARM", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "XFI_1G_ALARM_ENA", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "XFI_PMD_RX_FLT_ENA", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "XFI_PCS_RX_FLT_ENA", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "MOD_ABS_FLT_ENA", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "PMD_RX_FLT_ENA", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "PCS_RX_FLT_ENA", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM, "1G_LINK_ALARM_ENA", 2, 2, "", "")
  
  REG_DEF("pmd", BCM8754_UD_TX_ALARM, "BCM8754_UD_TX_ALARM", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_TX_ALARM, "XFI_PMA_TX_FLT_ENA", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM, "XFI_PCS_TX_FLT_ENA", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM, "TX_FLT_ENA", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM, "PMA_TX_FLT_ENA", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM, "PCS_TX_FLT_ENA", 3, 3, "", "")
  
  REG_DEF("pmd", BCM8754_UD_LASI_CTRL, "BCM8754_UD_LASI_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_LASI_CTRL, "RX_ALARM_ENA", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_LASI_CTRL, "TX_ALARM_ENA", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_LASI_CTRL, "LS_ALARM_ENA", 0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_UD_RX_ALARM_STATUS, "BCM8754_UD_RX_ALARM_STATUS", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "XFI_1G_ALARM", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "XFI_PMD_RX_FLT", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "XFI_PCS_RX_FLT", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "MOD_ABS_FLT", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "PMD_FLT", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "PCSR_FLT", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_RX_ALARM_STATUS, "1G_LINK_FLT", 2, 2, "", "")
  
  REG_DEF("pmd", BCM8754_UD_TX_ALARM_STATUS	, "BCM8754_UD_TX_ALARM_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_TX_ALARM_STATUS, "XFI_PMA_TX_FLT", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM_STATUS, "XFI_PCS_TX_FLT", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM_STATUS, "TX_FLT", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM_STATUS, "PMA_TX_FLT", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_TX_ALARM_STATUS, "PCS_TX_FLT", 3, 3, "", "")
  
  REG_DEF("pmd", BCM8754_UD_LASI_STATUS	, "BCM8754_UD_LASI_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_LASI_STATUS, "RX_ALARM", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_LASI_STATUS, "TX_ALARM", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_LASI_STATUS, "LS_ALARM", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_TX_FLAG_CTRL, "BCM8754_UD_TX_FLAG_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_RX_FLAG_CTRL, "BCM8754_UD_RX_FLAG_CTRL", "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pmd", BCM8754_UD_PHY_ID, "BCM8754_UD_PHY_ID", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "optxenb_lvl", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "optxrst_lvl", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "optxflt_lvl", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "oprxlos_lvl", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "mod_abs_lvl", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "txonoff_lvl", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_ID, "vddo_lvl", 6, 6, "", "")

  REG_DEF("pmd", BCM8754_UD_PHY_CHIP_REV, "BCM8754_UD_PHY_CHIP_REV", "", 0xFFFF, 
           0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PHY_CHIP_ID, "BCM8754_UD_PHY_CHIP_ID", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PHY_STATUS, "BCM8754_UD_PHY_STATUS", "", 0xFFFF,
          0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PHY_STATUS, "X_LKDTCMU_BAR", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_STATUS, "X_LKDTCMU", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_STATUS, "X_OPLOSB", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_STATUS, "P_LOSB", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_STATUS, "P_LKDTCMU", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_PHY_STATUS, "P_LKDTCDR", 2, 2, "", "")
  
  REG_DEF("pmd", BCM8754_UD_PCS_DIGITAL_CTRL, "BCM8754_UD_PCS_DIGITAL_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_CTRL, "FAULT_MODE	", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_CTRL, "PWR_DOWN	", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_CTRL, "EXT_FLT_EN	", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_CTRL, "FORCE_LKDTCMU", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_CTRL, "GPIO_SEL",	6, 4, "", "")
  
  REG_DEF("pmd", BCM8754_UD_PCS_DIGITAL_STATUS, "BCM8754_UD_PCS_DIGITAL_STATUS", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_STATUS,"TEF_W_OVF",3, 3, "", "") 
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_STATUS,"TEF_R_OVF",2, 2, "", "") 
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_STATUS,"REF_W_OVF",1, 1, "", "") 
  REG_DEF_FLD(BCM8754_UD_PCS_DIGITAL_STATUS,"REF_R_OVF",0, 0, "", "") 

  REG_DEF("pmd", BCM8754_UD_TEST_CTRL, "BCM8754_UD_TEST_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_BIST_CTRL, "BCM8754_UD_BIST_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "PBIST_ON", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "XBIST_ON", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "XFI_TX_BIST_ENA", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "XFI_RX_BIST_ENA", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "PMD_TX_BIST_ENA", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "PMD_RX_BIST_ENA", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "BIST_INJECT_ERROR", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "BIST_VTYPE", 4, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "BIST_RESULT_SEL", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_BIST_CTRL, "BIST_IPG_SEL", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_GPIO_CTRL, "BCM8754_UD_GPIO_CTRL", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF_FLD(BCM8754_UD_GPIO_CTRL, "IN_GP_DAT", 9, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_GPIO_CTRL, "OUT_GP_DIS", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_GPIO_CTRL, "OUT_GP_DAT", 1, 0, "", "")
  
  REG_DEF("pmd", BCM8754_UD_PRBS31_WIN_0, "BCM8754_UD_PRBS31_WIN_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PRBS31_WIN_1, "BCM8754_UD_PRBS31_WIN_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PRBS31_WIN_2, "BCM8754_UD_PRBS31_WIN_2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_BIST_PKT_SIZE, "BCM8754_UD_BIST_PKT_SIZE", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_BIST_TX_CNT_CTRL, "BCM8754_UD_BIST_TX_CNT_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_XFI_BIST_ERROR, "BCM8754_UD_XFI_BIST_ERROR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PCS_BIST_ERROR, "BCM8754_UD_PCS_BIST_ERROR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_SPEED_LINK_DETECT_STATUS, 
          "BCM8754_UD_SPEED_LINK_DETECT_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "PCS_LKDWN10G", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "PCS_LKDWN1G", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "AN_ENABLE", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "AN_COMPLETE", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "MODE_10G", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "MODE_10G", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "PCS_10G", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_SPEED_LINK_DETECT_STATUS, "PCS_10G", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_AN_SPEED_CTRL, "BCM8754_UD_AN_SPEED_CTRL", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "AN_ENABLE", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "XFI_manHW_RST_N", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "XFI_manDP_RST_N", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "XFI_manRG_RST_N", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "SEL_MODE_10G", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "SEL_MODE_1G", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "PCS_SPEED10G", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_AN_SPEED_CTRL, "PCS_SPEED1G", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_GP_REG_0, "BCM8754_UD_GP_REG_0", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_GP_REG_0, "TX_SYNC_MODE_EN", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_SPI_PORT_CTRL, "BCM8754_UD_SPI_PORT_CTRL", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_SPI_PORT_CTRL, "SPI_BOOT", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_SPI_PORT_CTRL, "SPI_DNLD_DONE", 13, 13, "", "")

  REG_DEF("pmd", BCM8754_UD_TEMP_SENSOR, "BCM8754_UD_TEMP_SENSOR", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_OPTICAL_CFG, "BCM8754_UD_OPTICAL_CFG", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_OPTICAL_CFG, "MAN_OPLOSBI_EN", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_OPTICAL_CFG, "MAN_OPLOSB_EN", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_OPTICAL_CFG, "TXONOFF_PWRDN_DIS", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_OPTICAL_CFG, "OPT_LOSBI", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_OPTICAL_CFG, "MD_OPT_LOSB", 6, 6, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_RX_CTRL_0, "BCM8754_UD_XFI_RX_CTRL_0",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_RX_CTRL_0, "THRESH_POL", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_RX_CTRL_0, "EQ", 7, 4, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_RX_CTRL_1, "BCM8754_UD_XFI_RX_CTRL_1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_RX_CTRL_1, "THRESH_VAL", 14, 0, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_RX_CTRL_2, "BCM8754_UD_XFI_RX_CTRL_2",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_RX_CTRL_2, "PWR_DN", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_RX_CTRL_2, "TEST_RX", 3, 3, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_PLL_CTRL, "BCM8754_UD_XFI_PLL_CTRL",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_PLL_CTRL, "I_Rpar", 8, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PLL_CTRL, "I_Chgpmp", 5, 2, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_PLL_STATUS, "BCM8754_UD_XFI_PLL_STATUS",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_PLL_STATUS, "PLL_LKDT", 5, 5, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_TX_CTRL_0, "BCM8754_UD_XFI_TX_CTRL_0",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_TX_CTRL_0, "Idriver", 15, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_TX_CTRL_0, "Ipredriver", 11, 8, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_TX_CTRL_1, "BCM8754_UD_XFI_TX_CTRL_1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_TX_CTRL_1, "MAINTAP", 15, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_TX_CTRL_1, "TX_PWRDON", 10, 10, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_TX_CTRL_2, "BCM8754_UD_XFI_TX_CTRL_2",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_TX_CTRL_2, "POSTCURSOR_TAP", 7, 4, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_CDR_CTRL_0, "BCM8754_UD_XFI_CDR_CTRL_0",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_0, "EN_PMD_LOS", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_0, "EN_INTEG_OOR", 0, 0, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_CDR_CTRL_1, "BCM8754_UD_XFI_CDR_CTRL_1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_1, "Phase_Override", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_1, "Phase_Strobe", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_1, "Phase_Inc", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_1, "Phase_Dec", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_CDR_CTRL_1, "Phase_Delta", 11, 8, "", "")

  REG_DEF("xfi", BCM8754_UD_XFI_PHY_CTRL_STATUS,
          "BCM8754_UD_XFI_PHY_CTRL_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "CDR STATE", 15, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "dig_opt_los", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "opt_los_intr", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "dig_pmd_los", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "pmd_los_intr", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "cdr_lol_stat", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_XFI_PHY_CTRL_STATUS, "cdr_lol_intr", 0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_UD_PMD_TX_CTRL, "BCM8754_UD_PMD_TX_CTRL", "", 0xFFFF, 
          0x00, "cfg") 

  REG_DEF("pmd", BCM8754_UD_PMD_TX_CTRL_0, "BCM8754_UD_PMD_TX_CTRL_1", "",
           0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_TX_CTRL_0, "I_DRIVER", 15, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_CTRL_0, "I_PRE_DRIVER", 11, 8, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_TX_CTRL_1, "BCM8754_UD_PMD_TX_CTRL_1", "",
           0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_TX_CTRL_1, "MAIN_TAP4_0", 15, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_CTRL_1, "TX_PWRDN", 10, 10, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_TX_CTRL_2, "BCM8754_UD_PMD_TX_CTRL_2", "",
           0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_TX_CTRL_2, "TAP_SEL", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_CTRL_2, "POSTCURSOR_TAP", 7, 4, "", "")

  REG_DEF("pmd", BCM8754_EDC_CTRL_STATUS, "BCM8754_EDC_CTRL_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "UC_BPASS", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "SEQ_DEF_BYPASS", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "EQ_BYPASS", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "PGA_CLK_SEL", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "UC_REF_CLK_SEL", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "UC_CLK_SEL", 7, 6, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "UC_DEBUF", 5, 4, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "UC_REBOOT", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "UC_RESET", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "SOFT_RESET", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_EDC_CTRL_STATUS, "GLOBAL_RESET", 0, 0, "", "")
  
  REG_DEF("pmd", BCM8754_BOOT_STATUS, "BCM8754_BOOT_STATUS", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_MSG_IN, "BCM8754_MSG_IN", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_MSG_OUT,  "BCM8754_MSG_OUT", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_0, "BCM8754_EDC_GP_REG_0", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_1, "BCM8754_EDC_GP_REG_1", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_2, "BCM8754_EDC_GP_REG_2", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_3, "BCM8754_EDC_GP_REG_3", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_4, "BCM8754_EDC_GP_REG_4", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM8754_EDC_MISC_CTRL_1, "BCM8754_EDC_MISC_CTRL_1", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM8754_EDC_MISC_CTRL_1, "RCLK_EN", 10, 10, "", "")

  REG_DEF("pmd", BCM8754_EDC_MISC_CTRL_2, "BCM8754_EDC_MISC_CTRL_2", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM8754_EDC_MISC_CTRL_2, "RCLK_DIV16_EN", 14, 14, "", "")

  REG_DEF("pmd", BCM8754_EDC_EQ_CTRL, "BCM8754_EDC_EQ_CTRL", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM8754_EDC_EQ_CTRL, "EQ_STAT_UPDATE", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_EDC_EQ_CTRL, "EQ_SLICER_SEL", 4, 0, "", "")

  REG_DEF("pmd", BCM8754_EDC_EQ_STAT, "BCM8754_EDC_EQ_STAT", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM8754_EDC_EQ_STAT, "EQ_SLICER_VAL", 12, 0, "", "")

  REG_DEF("pmd", BCM8754_EDC_MISC_CTRL_3, "BCM8754_EDC_MISC_CTRL_3", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM8754_EDC_MISC_CTRL_3, "SER_BOOT_CTL", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_EDC_GP_REG_5, "BCM8754_EDC_GP_REG_5", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_6, "BCM8754_EDC_GP_REG_6", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_7, "BCM8754_EDC_GP_REG_7", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_8, "BCM8754_EDC_GP_REG_8", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GP_REG_9, "BCM8754_EDC_GP_REG_9", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM8754_EDC_GEN_CTRL, "BCM8754_EDC_GEN_CTRL", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF_FLD(BCM8754_EDC_GEN_CTRL, "M8051_RST", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_STATUS, "BCM8754_UD_PMD_STATUS", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LOSBI_BAR", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LOSB_BAR", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LKDTCMU_BAR", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LKDTCDR_BAR", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LINKLPBK_CLS", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LOSBI", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LOSB", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LKDTCMU", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_STATUS, "P_LKDTCDR", 2, 2, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_OPTICS_DIGITAL_CTRL, 
          "BCM8754_UD_PMD_OPTICS_DIGITAL_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_CTRL, "PCS_TX_INVERT", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_CTRL, "PCS_RX_INVERT", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_CTRL, "LPBK_ERR_DIS", 3, 3, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, 
          "BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_GBOX_OVF", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_INIT_ERROR", 14, 14, 
              "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_C_ERROR", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_D_ERROR", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_T_ERROR", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_GBOX_OVF", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_SYNC_ACQ", 9, 9, "", "") 
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_LOS", 8, 8, "", "") 
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_INIT_ERROR", 7, 7, 
              "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_C_ERROR", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_D_ERROR", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_T_ERROR", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_JIT_PAT_DET", 0, 0, 
              "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_TEST_CTRL, "BCM8754_UD_PMD_TEST_CTRL", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "TX_GPTPAT_ENA", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "TX_6SQWAVE_ENA", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "BIST_IERR", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "TX_SCRB_DIS", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "RX_DESCRB_DIS", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "RX_BUF_RD_ON", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "RX_BUF_RD_SEL", 8, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TEST_CTRL, "PMD_PMA_LINELPBK", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_GP_TXPAT_0, "BCM8754_UD_PMD_GP_TXPAT_0", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PMD_GP_TXPAT_1, "BCM8754_UD_PMD_GP_TXPAT_1",
           "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PRBS31_TEST_WINDOW_0, 
          "BCM8754_UD_PRBS31_TEST_WINDOW_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PRBS31_TEST_WINDOW_1,
          "BCM8754_UD_PRBS31_TEST_WINDOW_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PRBS31_TEST_WINDOW_2,
          "BCM8754_UD_PRBS31_TEST_WINDOWN_2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PMD_RX_INT_DATA, "BCM8754_UD_PMD_RX_INT_DATA",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM8754_UD_PMD_TX_PHASE_FIFO, "BCM8754_UD_PMD_TX_PHASE_FIFO", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_TX_PHASE_FIFO, "SYNCETH_PFIFO_CLSN", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_PHASE_FIFO, "SYNCETH_PFIFO_RST_N", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_PHASE_FIFO, "SYNCETH_PFIFO_GAP", 6, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_PHASE_FIFO, "TXPFIFO_CLSN", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_TX_PHASE_FIFO, "TXPFIFO_RST_PCS_N", 0, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_PRBS_CTRL_0, "BCM8754_UD_PMD_PRBS_CTRL_0",
           "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "RX_PRBS_INV", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "RX_PRBS_SEL", 14, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "REMOTE_PRBS_LPBK_EN", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "USER_PRBS_EN", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "AUTODETECT_DIS", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "PRBS_UNLOCK_DIS", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "INVERT_TX_PRBS", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "INVERT_RX_PRBS", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_CTRL_0, "PRBS_SEL", 2, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_PRBS_STATUS_0, "BCM8754_UD_PMD_PRBS_STATUS_0", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_STATUS_0, "PRBS_LOCK", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PRBS_STATUS_0, "PRBS_RX_ERROR", 14, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_PATT_INS_CTRL, "BCM8754_UD_PMD_PATT_INS_CTRL", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "UDRCD_MOD_PWR_CTRL_TXDIS_EN",
              10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "UDRCD_MOD_ABS_TXDIS_EN",
              9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "CMUPLL_LKDT_EN", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "CDRLKDT_EN", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "LINKDOWN_EN", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "TX10G_SHUTDOWN_EN", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "TX1G_SHUTDOWN_EN", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "FORCE_PATTERN", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_PMD_PATT_INS_CTRL, "FORCE_TX_LOCAL_FAULT_MODE", 1, 0, "", "")

  REG_DEF("pmd", BCM8754_UD_PMD_GP_1, "BCM8754_UD_PMD_GP_1", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_UD_PMD_GP_2, "BCM8754_UD_PMD_GP_2", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM8754_XFI_SFI_SEL, "BCM8754_XFI_SFI_SEL", "", 0xFFFF, 0x00,
          "cfg")
  REG_DEF_FLD(BCM8754_XFI_SFI_SEL, "XFI SELECT", 0, 0, "", "")
  
  REG_DEF("1ge", BCM8754_UD_1GE_MII_CTRL, "BCM8754_UD_1GE_MII_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "RESET",15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "LOOPBACK", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "SPEED_SELECT1", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "AN_ENABLE", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "POWER_DOWN", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "ISOLATE", 10, 10, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "RESTART_AN", 9, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "DUPLEX_MODE", 8, 8, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "COLLISION_TEST", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "SPEED_SELECT0", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_CTRL, "UNIDIR_ENA", 5, 5, "", "")
  
  REG_DEF("1ge", BCM8754_UD_1GE_MII_STATUS , "BCM8754_UD_1GE_MII_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "UNIDIRECT_ABILITY", 7, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "MF_PREAMBLE_SUP", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "ANEG_COMPLETE", 5, 5, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "REMOTE_FLT", 4, 4, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "ANEG_ABILITY", 3, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "LINK_STATUS", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "JABBER_DETECT", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_MII_STATUS, "EXTD_CAPABILITY", 0, 0, "", "")
  
  REG_DEF("1ge", BCM8754_UD_1GE_DEV_ID0, "BCM8754_UD_1GE_DEV_ID0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM8754_UD_1GE_DEV_ID1, "BCM8754_UD_1GE_DEV_ID1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM8754_UD_1GE_ANEG_ADVERT, "BCM8754_UD_1GE_ANEG_ADVERT", "",
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_ADVERT, "NEXT_PAGE", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_ADVERT, "REMOTE_FAULT", 13, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_ADVERT, "PAUSE", 8, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_ADVERT, "HALF_DUPLEX", 6, 6, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_ADVERT, "FULL_DUPLEX", 5, 5, "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY,
          "BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "NEXT_PAGE", 15, 15,
              "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "ACK", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "REMOTE_FAULT", 13,
              12, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "PAUSE", 8, 7, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "HALF_DUPLEX", 6, 6,
              "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "FULL_DUPLEX", 5, 5,
              "", "")
  REG_DEF("1ge", BCM8754_UD_1GE_ANEG_EXPANSION,
          "BCM8754_UD_1GE_ANEG_EXPANSION", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_EXPANSION, "NEXT_PAGE_ABLE", 2, 2, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_EXPANSION, "PAGE_RCVD", 1, 1, "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_ANEG_NEXT_PAGE,
          "BCM8754_UD_1GE_ANEG_NEXT_PAGE", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_NEXT_PAGE, "NEXT_PAGE", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_NEXT_PAGE, "ACK", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_NEXT_PAGE, "MSG_PAGE", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_NEXT_PAGE, "ACK_2", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_NEXT_PAGE, "TOGGLE", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_NEXT_PAGE, "MESSAGE", 10, 0, "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG,
          "BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "NEXT_PAGE", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "ACK", 14, 14, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "MSG_PAGE", 13, 13, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "ACK_2", 12, 12, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "TOGGLE", 11, 11, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "MESSAGE", 10, 0, "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_ANEG_CTRL, "BCM8754_UD_1GE_ANEG_CTRL", "",
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_CTRL, "1000BASEX_FULL_DUPLEX", 15, 15, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_ANEG_CTRL, "1000BASEX_HALF_DUPLEX", 14, 14, "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_MISC_2, "BCM8754_UD_1GE_MISC_2", "",
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_MISC_2, "FORCED_SPD_EN", 5, 5, "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_HOST_BIST_PATGEN_CTRL,
          "BCM8754_UD_1GE_HOST_BIST_PATGEN_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_HOST_BIST_PATGEN_CTRL, "IPG_SEL", 11, 9, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_HOST_BIST_PATGEN_CTRL, "PKT_SZ", 8, 3, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_HOST_BIST_PATGEN_CTRL, "BIST_EN", 1, 1, "", "")
  REG_DEF_FLD(BCM8754_UD_1GE_HOST_BIST_PATGEN_CTRL, "SEL_PATGEN_DATA", 1, 1,
              "", "")

  REG_DEF("1ge", BCM8754_UD_1GE_HOST_BIST_CTRL,
          "BCM8754_UD_1GE_HOST_BIST_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM8754_UD_1GE_HOST_BIST_CTRL, "CLEAR_PKT_CNT", 14, 14, "", "")
  REG_DEF("1ge", BCM8754_UD_1GE_HOST_BIST_TX_PKT_CNT,
          "BCM8754_UD_1GE_HOST_BIST_TX_PKT_CNT", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM8754_UD_1GE_HOST_BIST_RX_PKT_CNT,
          "BCM8754_UD_1GE_HOST_BIST_RX_PKT_CNT", "", 0xFFFF, 0x00, "cfg") 

{ TYP_NONE, "", 0, 0, "", "", 0, 0, ""}
};  

uint8_t bcm8754_device_class_get(reg_desc_t *preg)
{
        if (!preg) return (0);

        if (!strcasecmp(preg->blk, "pmd")) {
                return (BCM8754_PMA_PMD_ADDR);
        } else if (!strcasecmp(preg->blk, "pcs")) {
                return (BCM8754_PCS_ADDR);
        } else if (!strcasecmp(preg->blk, "1ge")) {
                return (BCM8754_1GE_ADDR);
        } else if (!strcasecmp(preg->blk, "xfi")) {
                return (BCM8754_PMA_PMD_ADDR);
        } else {
                printf("Error: Invalid block type \n");
        }
        return (0);
}

