#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17028f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1702a80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16f52d0 .functor NOT 1, L_0x1751d10, C4<0>, C4<0>, C4<0>;
L_0x1751af0 .functor XOR 2, L_0x1751990, L_0x1751a50, C4<00>, C4<00>;
L_0x1751c00 .functor XOR 2, L_0x1751af0, L_0x1751b60, C4<00>, C4<00>;
v0x174d0c0_0 .net *"_ivl_10", 1 0, L_0x1751b60;  1 drivers
v0x174d1c0_0 .net *"_ivl_12", 1 0, L_0x1751c00;  1 drivers
v0x174d2a0_0 .net *"_ivl_2", 1 0, L_0x1750480;  1 drivers
v0x174d360_0 .net *"_ivl_4", 1 0, L_0x1751990;  1 drivers
v0x174d440_0 .net *"_ivl_6", 1 0, L_0x1751a50;  1 drivers
v0x174d570_0 .net *"_ivl_8", 1 0, L_0x1751af0;  1 drivers
v0x174d650_0 .net "a", 0 0, v0x1749e70_0;  1 drivers
v0x174d6f0_0 .net "b", 0 0, v0x1749f10_0;  1 drivers
v0x174d790_0 .net "c", 0 0, v0x1749fb0_0;  1 drivers
v0x174d830_0 .var "clk", 0 0;
v0x174d8d0_0 .net "d", 0 0, v0x174a0f0_0;  1 drivers
v0x174d970_0 .net "out_pos_dut", 0 0, L_0x1751810;  1 drivers
v0x174da10_0 .net "out_pos_ref", 0 0, L_0x174ef40;  1 drivers
v0x174dab0_0 .net "out_sop_dut", 0 0, L_0x17502b0;  1 drivers
v0x174db50_0 .net "out_sop_ref", 0 0, L_0x1724620;  1 drivers
v0x174dbf0_0 .var/2u "stats1", 223 0;
v0x174dc90_0 .var/2u "strobe", 0 0;
v0x174dd30_0 .net "tb_match", 0 0, L_0x1751d10;  1 drivers
v0x174de00_0 .net "tb_mismatch", 0 0, L_0x16f52d0;  1 drivers
v0x174dea0_0 .net "wavedrom_enable", 0 0, v0x174a3c0_0;  1 drivers
v0x174df70_0 .net "wavedrom_title", 511 0, v0x174a460_0;  1 drivers
L_0x1750480 .concat [ 1 1 0 0], L_0x174ef40, L_0x1724620;
L_0x1751990 .concat [ 1 1 0 0], L_0x174ef40, L_0x1724620;
L_0x1751a50 .concat [ 1 1 0 0], L_0x1751810, L_0x17502b0;
L_0x1751b60 .concat [ 1 1 0 0], L_0x174ef40, L_0x1724620;
L_0x1751d10 .cmp/eeq 2, L_0x1750480, L_0x1751c00;
S_0x1702c10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1702a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16f56b0 .functor AND 1, v0x1749fb0_0, v0x174a0f0_0, C4<1>, C4<1>;
L_0x16f5a90 .functor NOT 1, v0x1749e70_0, C4<0>, C4<0>, C4<0>;
L_0x16f5e70 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x16f60f0 .functor AND 1, L_0x16f5a90, L_0x16f5e70, C4<1>, C4<1>;
L_0x170d480 .functor AND 1, L_0x16f60f0, v0x1749fb0_0, C4<1>, C4<1>;
L_0x1724620 .functor OR 1, L_0x16f56b0, L_0x170d480, C4<0>, C4<0>;
L_0x174e3c0 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x174e430 .functor OR 1, L_0x174e3c0, v0x174a0f0_0, C4<0>, C4<0>;
L_0x174e540 .functor AND 1, v0x1749fb0_0, L_0x174e430, C4<1>, C4<1>;
L_0x174e600 .functor NOT 1, v0x1749e70_0, C4<0>, C4<0>, C4<0>;
L_0x174e6d0 .functor OR 1, L_0x174e600, v0x1749f10_0, C4<0>, C4<0>;
L_0x174e740 .functor AND 1, L_0x174e540, L_0x174e6d0, C4<1>, C4<1>;
L_0x174e8c0 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x174e930 .functor OR 1, L_0x174e8c0, v0x174a0f0_0, C4<0>, C4<0>;
L_0x174e850 .functor AND 1, v0x1749fb0_0, L_0x174e930, C4<1>, C4<1>;
L_0x174eac0 .functor NOT 1, v0x1749e70_0, C4<0>, C4<0>, C4<0>;
L_0x174ebc0 .functor OR 1, L_0x174eac0, v0x174a0f0_0, C4<0>, C4<0>;
L_0x174ec80 .functor AND 1, L_0x174e850, L_0x174ebc0, C4<1>, C4<1>;
L_0x174ee30 .functor XNOR 1, L_0x174e740, L_0x174ec80, C4<0>, C4<0>;
v0x16f4c00_0 .net *"_ivl_0", 0 0, L_0x16f56b0;  1 drivers
v0x16f5000_0 .net *"_ivl_12", 0 0, L_0x174e3c0;  1 drivers
v0x16f53e0_0 .net *"_ivl_14", 0 0, L_0x174e430;  1 drivers
v0x16f57c0_0 .net *"_ivl_16", 0 0, L_0x174e540;  1 drivers
v0x16f5ba0_0 .net *"_ivl_18", 0 0, L_0x174e600;  1 drivers
v0x16f5f80_0 .net *"_ivl_2", 0 0, L_0x16f5a90;  1 drivers
v0x16f6200_0 .net *"_ivl_20", 0 0, L_0x174e6d0;  1 drivers
v0x17483e0_0 .net *"_ivl_24", 0 0, L_0x174e8c0;  1 drivers
v0x17484c0_0 .net *"_ivl_26", 0 0, L_0x174e930;  1 drivers
v0x17485a0_0 .net *"_ivl_28", 0 0, L_0x174e850;  1 drivers
v0x1748680_0 .net *"_ivl_30", 0 0, L_0x174eac0;  1 drivers
v0x1748760_0 .net *"_ivl_32", 0 0, L_0x174ebc0;  1 drivers
v0x1748840_0 .net *"_ivl_36", 0 0, L_0x174ee30;  1 drivers
L_0x7f24a681e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1748900_0 .net *"_ivl_38", 0 0, L_0x7f24a681e018;  1 drivers
v0x17489e0_0 .net *"_ivl_4", 0 0, L_0x16f5e70;  1 drivers
v0x1748ac0_0 .net *"_ivl_6", 0 0, L_0x16f60f0;  1 drivers
v0x1748ba0_0 .net *"_ivl_8", 0 0, L_0x170d480;  1 drivers
v0x1748c80_0 .net "a", 0 0, v0x1749e70_0;  alias, 1 drivers
v0x1748d40_0 .net "b", 0 0, v0x1749f10_0;  alias, 1 drivers
v0x1748e00_0 .net "c", 0 0, v0x1749fb0_0;  alias, 1 drivers
v0x1748ec0_0 .net "d", 0 0, v0x174a0f0_0;  alias, 1 drivers
v0x1748f80_0 .net "out_pos", 0 0, L_0x174ef40;  alias, 1 drivers
v0x1749040_0 .net "out_sop", 0 0, L_0x1724620;  alias, 1 drivers
v0x1749100_0 .net "pos0", 0 0, L_0x174e740;  1 drivers
v0x17491c0_0 .net "pos1", 0 0, L_0x174ec80;  1 drivers
L_0x174ef40 .functor MUXZ 1, L_0x7f24a681e018, L_0x174e740, L_0x174ee30, C4<>;
S_0x1749340 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1702a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1749e70_0 .var "a", 0 0;
v0x1749f10_0 .var "b", 0 0;
v0x1749fb0_0 .var "c", 0 0;
v0x174a050_0 .net "clk", 0 0, v0x174d830_0;  1 drivers
v0x174a0f0_0 .var "d", 0 0;
v0x174a1e0_0 .var/2u "fail", 0 0;
v0x174a280_0 .var/2u "fail1", 0 0;
v0x174a320_0 .net "tb_match", 0 0, L_0x1751d10;  alias, 1 drivers
v0x174a3c0_0 .var "wavedrom_enable", 0 0;
v0x174a460_0 .var "wavedrom_title", 511 0;
E_0x1701260/0 .event negedge, v0x174a050_0;
E_0x1701260/1 .event posedge, v0x174a050_0;
E_0x1701260 .event/or E_0x1701260/0, E_0x1701260/1;
S_0x1749670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1749340;
 .timescale -12 -12;
v0x17498b0_0 .var/2s "i", 31 0;
E_0x1701100 .event posedge, v0x174a050_0;
S_0x17499b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1749340;
 .timescale -12 -12;
v0x1749bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1749c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1749340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x174a640 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1702a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x174f0f0 .functor NOT 1, v0x1749e70_0, C4<0>, C4<0>, C4<0>;
L_0x174f180 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x174f320 .functor AND 1, L_0x174f0f0, L_0x174f180, C4<1>, C4<1>;
L_0x174f430 .functor NOT 1, v0x1749fb0_0, C4<0>, C4<0>, C4<0>;
L_0x174f5e0 .functor AND 1, L_0x174f320, L_0x174f430, C4<1>, C4<1>;
L_0x174f6f0 .functor NOT 1, v0x174a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x174f8b0 .functor AND 1, L_0x174f5e0, L_0x174f6f0, C4<1>, C4<1>;
L_0x174f9c0 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x174fa80 .functor AND 1, v0x1749e70_0, L_0x174f9c0, C4<1>, C4<1>;
L_0x174fc50 .functor NOT 1, v0x1749fb0_0, C4<0>, C4<0>, C4<0>;
L_0x174fd20 .functor AND 1, L_0x174fa80, L_0x174fc50, C4<1>, C4<1>;
L_0x174fde0 .functor AND 1, L_0x174fd20, v0x174a0f0_0, C4<1>, C4<1>;
L_0x174ff10 .functor OR 1, L_0x174f8b0, L_0x174fde0, C4<0>, C4<0>;
L_0x1750020 .functor AND 1, v0x1749e70_0, v0x1749f10_0, C4<1>, C4<1>;
L_0x174fea0 .functor AND 1, L_0x1750020, v0x1749fb0_0, C4<1>, C4<1>;
L_0x1750160 .functor AND 1, L_0x174fea0, v0x174a0f0_0, C4<1>, C4<1>;
L_0x17502b0 .functor OR 1, L_0x174ff10, L_0x1750160, C4<0>, C4<0>;
L_0x1750410 .functor NOT 1, v0x1749e70_0, C4<0>, C4<0>, C4<0>;
L_0x1750520 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x1750590 .functor OR 1, L_0x1750410, L_0x1750520, C4<0>, C4<0>;
L_0x1750750 .functor NOT 1, v0x1749fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17507c0 .functor OR 1, L_0x1750590, L_0x1750750, C4<0>, C4<0>;
L_0x1750990 .functor NOT 1, v0x174a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1750a00 .functor OR 1, L_0x17507c0, L_0x1750990, C4<0>, C4<0>;
L_0x1750be0 .functor NOT 1, v0x1749f10_0, C4<0>, C4<0>, C4<0>;
L_0x1750c50 .functor OR 1, v0x1749e70_0, L_0x1750be0, C4<0>, C4<0>;
L_0x1750df0 .functor NOT 1, v0x1749fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1750e60 .functor OR 1, L_0x1750c50, L_0x1750df0, C4<0>, C4<0>;
L_0x1751060 .functor OR 1, L_0x1750e60, v0x174a0f0_0, C4<0>, C4<0>;
L_0x1751120 .functor AND 1, L_0x1750a00, L_0x1751060, C4<1>, C4<1>;
L_0x1751330 .functor NOT 1, v0x1749e70_0, C4<0>, C4<0>, C4<0>;
L_0x17513a0 .functor OR 1, L_0x1751330, v0x1749f10_0, C4<0>, C4<0>;
L_0x1751570 .functor OR 1, L_0x17513a0, v0x1749fb0_0, C4<0>, C4<0>;
L_0x1751630 .functor OR 1, L_0x1751570, v0x174a0f0_0, C4<0>, C4<0>;
L_0x1751810 .functor AND 1, L_0x1751120, L_0x1751630, C4<1>, C4<1>;
v0x174a800_0 .net *"_ivl_0", 0 0, L_0x174f0f0;  1 drivers
v0x174a8e0_0 .net *"_ivl_10", 0 0, L_0x174f6f0;  1 drivers
v0x174a9c0_0 .net *"_ivl_12", 0 0, L_0x174f8b0;  1 drivers
v0x174aab0_0 .net *"_ivl_14", 0 0, L_0x174f9c0;  1 drivers
v0x174ab90_0 .net *"_ivl_16", 0 0, L_0x174fa80;  1 drivers
v0x174acc0_0 .net *"_ivl_18", 0 0, L_0x174fc50;  1 drivers
v0x174ada0_0 .net *"_ivl_2", 0 0, L_0x174f180;  1 drivers
v0x174ae80_0 .net *"_ivl_20", 0 0, L_0x174fd20;  1 drivers
v0x174af60_0 .net *"_ivl_22", 0 0, L_0x174fde0;  1 drivers
v0x174b0d0_0 .net *"_ivl_24", 0 0, L_0x174ff10;  1 drivers
v0x174b1b0_0 .net *"_ivl_26", 0 0, L_0x1750020;  1 drivers
v0x174b290_0 .net *"_ivl_28", 0 0, L_0x174fea0;  1 drivers
v0x174b370_0 .net *"_ivl_30", 0 0, L_0x1750160;  1 drivers
v0x174b450_0 .net *"_ivl_34", 0 0, L_0x1750410;  1 drivers
v0x174b530_0 .net *"_ivl_36", 0 0, L_0x1750520;  1 drivers
v0x174b610_0 .net *"_ivl_38", 0 0, L_0x1750590;  1 drivers
v0x174b6f0_0 .net *"_ivl_4", 0 0, L_0x174f320;  1 drivers
v0x174b8e0_0 .net *"_ivl_40", 0 0, L_0x1750750;  1 drivers
v0x174b9c0_0 .net *"_ivl_42", 0 0, L_0x17507c0;  1 drivers
v0x174baa0_0 .net *"_ivl_44", 0 0, L_0x1750990;  1 drivers
v0x174bb80_0 .net *"_ivl_46", 0 0, L_0x1750a00;  1 drivers
v0x174bc60_0 .net *"_ivl_48", 0 0, L_0x1750be0;  1 drivers
v0x174bd40_0 .net *"_ivl_50", 0 0, L_0x1750c50;  1 drivers
v0x174be20_0 .net *"_ivl_52", 0 0, L_0x1750df0;  1 drivers
v0x174bf00_0 .net *"_ivl_54", 0 0, L_0x1750e60;  1 drivers
v0x174bfe0_0 .net *"_ivl_56", 0 0, L_0x1751060;  1 drivers
v0x174c0c0_0 .net *"_ivl_58", 0 0, L_0x1751120;  1 drivers
v0x174c1a0_0 .net *"_ivl_6", 0 0, L_0x174f430;  1 drivers
v0x174c280_0 .net *"_ivl_60", 0 0, L_0x1751330;  1 drivers
v0x174c360_0 .net *"_ivl_62", 0 0, L_0x17513a0;  1 drivers
v0x174c440_0 .net *"_ivl_64", 0 0, L_0x1751570;  1 drivers
v0x174c520_0 .net *"_ivl_66", 0 0, L_0x1751630;  1 drivers
v0x174c600_0 .net *"_ivl_8", 0 0, L_0x174f5e0;  1 drivers
v0x174c8f0_0 .net "a", 0 0, v0x1749e70_0;  alias, 1 drivers
v0x174c990_0 .net "b", 0 0, v0x1749f10_0;  alias, 1 drivers
v0x174ca80_0 .net "c", 0 0, v0x1749fb0_0;  alias, 1 drivers
v0x174cb70_0 .net "d", 0 0, v0x174a0f0_0;  alias, 1 drivers
v0x174cc60_0 .net "out_pos", 0 0, L_0x1751810;  alias, 1 drivers
v0x174cd20_0 .net "out_sop", 0 0, L_0x17502b0;  alias, 1 drivers
S_0x174cea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1702a80;
 .timescale -12 -12;
E_0x16ea9f0 .event anyedge, v0x174dc90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174dc90_0;
    %nor/r;
    %assign/vec4 v0x174dc90_0, 0;
    %wait E_0x16ea9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1749340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174a1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174a280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1749340;
T_4 ;
    %wait E_0x1701260;
    %load/vec4 v0x174a320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x174a1e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1749340;
T_5 ;
    %wait E_0x1701100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %wait E_0x1701100;
    %load/vec4 v0x174a1e0_0;
    %store/vec4 v0x174a280_0, 0, 1;
    %fork t_1, S_0x1749670;
    %jmp t_0;
    .scope S_0x1749670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17498b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17498b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1701100;
    %load/vec4 v0x17498b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17498b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17498b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1749340;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1701260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x174a0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749f10_0, 0;
    %assign/vec4 v0x1749e70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x174a1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x174a280_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1702a80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174dc90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1702a80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x174d830_0;
    %inv;
    %store/vec4 v0x174d830_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1702a80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x174a050_0, v0x174de00_0, v0x174d650_0, v0x174d6f0_0, v0x174d790_0, v0x174d8d0_0, v0x174db50_0, v0x174dab0_0, v0x174da10_0, v0x174d970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1702a80;
T_9 ;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1702a80;
T_10 ;
    %wait E_0x1701260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174dbf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
    %load/vec4 v0x174dd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174dbf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x174db50_0;
    %load/vec4 v0x174db50_0;
    %load/vec4 v0x174dab0_0;
    %xor;
    %load/vec4 v0x174db50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x174da10_0;
    %load/vec4 v0x174da10_0;
    %load/vec4 v0x174d970_0;
    %xor;
    %load/vec4 v0x174da10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x174dbf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dbf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response6/top_module.sv";
