# Synchronous_FIFO.
Designed and verified a Synchronous FIFO in Verilog. Implemented write/read operations, empty/full detection, and underflow/overflow handling. Verified using testbench and simulation waveforms.
