<stg><name>pulse_source</name>


<trans_list>

<trans id="220" from="1" to="2">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="3">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="6">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="6" to="7">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="8">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="10">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="10" to="11">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="11" to="12">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="13">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="14">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="15">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="15" to="16">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="16" to="17">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="17" to="18">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="18" to="19">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="19" to="20">
<condition id="109">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="20" to="21">
<condition id="110">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="20" to="19">
<condition id="172">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="21" to="22">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="22" to="23">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="23" to="24">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="24" to="25">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="25" to="26">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="26" to="27">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="27" to="28">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="28" to="29">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="29" to="30">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="30" to="31">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="31" to="32">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="32" to="33">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="33" to="34">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="34" to="35">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="35" to="36">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="36" to="37">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="37" to="38">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="38" to="39">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="39" to="40">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="40" to="41">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="41" to="42">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="42" to="43">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="43" to="44">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="44" to="45">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="45" to="46">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="46" to="47">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="47" to="48">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="48" to="49">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="49" to="50">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="50" to="51">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="51" to="52">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="52" to="53">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="53" to="54">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="54" to="55">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="55" to="56">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="56" to="57">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="57" to="58">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="58" to="59">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="59" to="60">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="60" to="61">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="61" to="62">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="62" to="63">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="63" to="64">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="64" to="65">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="65" to="66">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="66" to="67">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="67" to="68">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="68" to="69">
<condition id="159">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="68" to="76">
<condition id="160">
<or_exp><and_exp><literal name="tmp_182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="69" to="70">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="70" to="71">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="71" to="72">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="72" to="73">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="73" to="74">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="74" to="75">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="75" to="76">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="76" to="20">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %step_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %step)

]]></Node>
<StgValue><ssdm name="step_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp = sitofp i32 %step_read to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp = sitofp i32 %step_read to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp = sitofp i32 %step_read to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp = sitofp i32 %step_read to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp = sitofp i32 %step_read to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp = sitofp i32 %step_read to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = fmul double %tmp, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = fmul double %tmp, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = fmul double %tmp, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = fmul double %tmp, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = fmul double %tmp, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %radius_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %radius)

]]></Node>
<StgValue><ssdm name="radius_read"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_s = fmul double %tmp, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_193_i = sitofp i32 %radius_read to double

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %x_assign_s = fmul double %tmp_s, 2.500000e-01

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_193_i = sitofp i32 %radius_read to double

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %x_assign_s = fmul double %tmp_s, 2.500000e-01

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_193_i = sitofp i32 %radius_read to double

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="96" st_id="15" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %x_assign_s = fmul double %tmp_s, 2.500000e-01

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_193_i = sitofp i32 %radius_read to double

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %x_assign_s = fmul double %tmp_s, 2.500000e-01

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_193_i = sitofp i32 %radius_read to double

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %x_assign_s = fmul double %tmp_s, 2.500000e-01

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_193_i = sitofp i32 %radius_read to double

]]></Node>
<StgValue><ssdm name="tmp_193_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %amp_read = call double @_ssdm_op_Read.ap_auto.double(double %amp)

]]></Node>
<StgValue><ssdm name="amp_read"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %x_assign_s = fmul double %tmp_s, 2.500000e-01

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
:7  %tmp_193_i_to_int = bitcast double %tmp_193_i to i64

]]></Node>
<StgValue><ssdm name="tmp_193_i_to_int"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_315 = trunc i64 %tmp_193_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9  %notrhs2 = icmp eq i52 %tmp_315, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %x_assign = phi i32 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i64 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="64">
<![CDATA[
.loopexit:2  %tmp_316 = trunc i64 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %next_mul = add i64 100, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:4  %ny_load = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %tmp_127 = icmp slt i32 %x_assign, %ny_load

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:6  %i = add nsw i32 1, %x_assign

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %tmp_127, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %y_assign = phi i32 [ %j, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
.preheader:1  %nx_load = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_129 = icmp slt i32 %y_assign, %nx_load

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %j = add nsw i32 %y_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_129, label %is_source.exit, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
is_source.exit:0  %scenario_source_x_lo = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
is_source.exit:1  %tmp_i = sub nsw i32 %scenario_source_x_lo, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:2  %tmp_186_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
is_source.exit:4  %scenario_source_y_lo = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
is_source.exit:5  %tmp_188_i = sub nsw i32 %scenario_source_y_lo, %y_assign

]]></Node>
<StgValue><ssdm name="tmp_188_i"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:6  %tmp_189_i = sitofp i32 %tmp_188_i to double

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
is_source.exit:13  %tmp_177 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_193_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
is_source.exit:17  %notlhs1 = icmp ne i11 %tmp_177, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:2  %tmp_186_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:6  %tmp_189_i = sitofp i32 %tmp_188_i to double

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="134" st_id="22" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:2  %tmp_186_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:6  %tmp_189_i = sitofp i32 %tmp_188_i to double

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="136" st_id="23" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:2  %tmp_186_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:6  %tmp_189_i = sitofp i32 %tmp_188_i to double

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="138" st_id="24" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:2  %tmp_186_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:6  %tmp_189_i = sitofp i32 %tmp_188_i to double

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="140" st_id="25" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:2  %tmp_186_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
is_source.exit:6  %tmp_189_i = sitofp i32 %tmp_188_i to double

]]></Node>
<StgValue><ssdm name="tmp_189_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="142" st_id="26" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:3  %tmp_187_i = fmul double %tmp_186_i, %tmp_186_i

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:7  %tmp_190_i = fmul double %tmp_189_i, %tmp_189_i

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:3  %tmp_187_i = fmul double %tmp_186_i, %tmp_186_i

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:7  %tmp_190_i = fmul double %tmp_189_i, %tmp_189_i

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="146" st_id="28" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:3  %tmp_187_i = fmul double %tmp_186_i, %tmp_186_i

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:7  %tmp_190_i = fmul double %tmp_189_i, %tmp_189_i

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="148" st_id="29" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:3  %tmp_187_i = fmul double %tmp_186_i, %tmp_186_i

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:7  %tmp_190_i = fmul double %tmp_189_i, %tmp_189_i

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="150" st_id="30" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:3  %tmp_187_i = fmul double %tmp_186_i, %tmp_186_i

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="151" st_id="30" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:7  %tmp_190_i = fmul double %tmp_189_i, %tmp_189_i

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="152" st_id="31" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:3  %tmp_187_i = fmul double %tmp_186_i, %tmp_186_i

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:7  %tmp_190_i = fmul double %tmp_189_i, %tmp_189_i

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="154" st_id="32" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:8  %tmp_191_i = fadd double %tmp_187_i, %tmp_190_i

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="155" st_id="33" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:8  %tmp_191_i = fadd double %tmp_187_i, %tmp_190_i

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="156" st_id="34" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:8  %tmp_191_i = fadd double %tmp_187_i, %tmp_190_i

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="157" st_id="35" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:8  %tmp_191_i = fadd double %tmp_187_i, %tmp_190_i

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="158" st_id="36" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:8  %tmp_191_i = fadd double %tmp_187_i, %tmp_190_i

]]></Node>
<StgValue><ssdm name="tmp_191_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="159" st_id="37" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="160" st_id="38" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="161" st_id="39" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="162" st_id="40" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="163" st_id="41" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="164" st_id="42" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="165" st_id="43" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="166" st_id="44" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="167" st_id="45" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="168" st_id="46" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="169" st_id="47" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="170" st_id="48" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="171" st_id="49" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="172" st_id="50" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="173" st_id="51" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="174" st_id="52" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="175" st_id="53" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="176" st_id="54" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="177" st_id="55" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="178" st_id="56" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="179" st_id="57" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="180" st_id="58" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="181" st_id="59" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="182" st_id="60" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="183" st_id="61" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="184" st_id="62" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="185" st_id="63" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="186" st_id="64" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="187" st_id="65" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="188" st_id="66" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="189" st_id="67" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:9  %tmp_192_i = call double @llvm.sqrt.f64(double %tmp_191_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="190" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
is_source.exit:10  %tmp_192_i_to_int = bitcast double %tmp_192_i to i64

]]></Node>
<StgValue><ssdm name="tmp_192_i_to_int"/></StgValue>
</operation>

<operation id="191" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
is_source.exit:11  %tmp_175 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_192_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="192" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="52" op_0_bw="64">
<![CDATA[
is_source.exit:12  %tmp_317 = trunc i64 %tmp_192_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="193" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
is_source.exit:14  %notlhs = icmp ne i11 %tmp_175, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="194" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
is_source.exit:15  %notrhs = icmp eq i52 %tmp_317, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="195" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
is_source.exit:16  %tmp_178 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="196" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
is_source.exit:18  %tmp_179 = or i1 %notrhs2, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="197" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
is_source.exit:19  %tmp_180 = and i1 %tmp_178, %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="198" st_id="68" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
is_source.exit:20  %tmp_181 = fcmp ole double %tmp_192_i, %tmp_193_i

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="199" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
is_source.exit:21  %tmp_182 = and i1 %tmp_180, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="200" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
is_source.exit:22  br i1 %tmp_182, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %s_out = call fastcc double @sin_cos_range_redux_(double %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="s_out"/></StgValue>
</operation>

<operation id="202" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="32">
<![CDATA[
:6  %tmp_319 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="203" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_252 = add i15 %tmp_316, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="204" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %s_out = call fastcc double @sin_cos_range_redux_(double %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="s_out"/></StgValue>
</operation>

<operation id="205" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_s = bitcast double %s_out to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="206" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="64">
<![CDATA[
:2  %tmp_318 = trunc i64 %p_Val2_s to i63

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="207" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:3  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_318)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="208" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
:4  %ret_i_i_i_i_i = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i_i"/></StgValue>
</operation>

<operation id="209" st_id="70" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_130 = fmul double %ret_i_i_i_i_i, %amp_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="210" st_id="71" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_130 = fmul double %ret_i_i_i_i_i, %amp_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="211" st_id="72" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_130 = fmul double %ret_i_i_i_i_i, %amp_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="212" st_id="73" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_130 = fmul double %ret_i_i_i_i_i, %amp_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="213" st_id="74" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_130 = fmul double %ret_i_i_i_i_i, %amp_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="214" st_id="75" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_130 = fmul double %ret_i_i_i_i_i, %amp_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="215" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="15">
<![CDATA[
:8  %tmp_253_cast = zext i15 %tmp_252 to i64

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="216" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %uc_addr = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="uc_addr"/></StgValue>
</operation>

<operation id="217" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:10  store double %tmp_130, double* %uc_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
