

================================================================
== Vivado HLS Report for 'padding_r_test'
================================================================
* Date:           Thu Jun  6 02:15:22 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gp_project
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-1lv-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.411|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309770|  309770|  309770|  309770|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  104328|  104328|       324|          -|          -|   322|    no    |
        | + padding_r_label1  |     322|     322|         1|          -|          -|   322|    no    |
        |- Loop 2             |  205440|  205440|       642|          -|          -|   320|    no    |
        | + padding_r_label0  |     640|     640|         2|          -|          -|   320|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     288|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     113|    -|
|Register         |        -|      -|     148|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     148|     401|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_231_p2      |     *    |      0|  0|  50|           9|           9|
    |i_1_fu_191_p2        |     +    |      0|  0|  16|           9|           1|
    |i_2_fu_152_p2        |     +    |      0|  0|  16|           9|           1|
    |j_1_fu_164_p2        |     +    |      0|  0|  16|           9|           1|
    |j_2_fu_243_p2        |     +    |      0|  0|  16|           9|           1|
    |next_mul_fu_140_p2   |     +    |      0|  0|  24|          17|           9|
    |tmp_2_fu_174_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_3_fu_253_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_4_fu_267_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_8_fu_221_p2      |     +    |      0|  0|  25|          18|          18|
    |exitcond1_fu_185_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond3_fu_158_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond4_fu_146_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond_fu_237_p2   |   icmp   |      0|  0|  13|           9|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 288|         168|         128|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |i2_reg_118               |   9|          2|    9|         18|
    |i_reg_84                 |   9|          2|    9|         18|
    |image_padded_0_address0  |  15|          3|   17|         51|
    |image_padded_0_d0        |  15|          3|   32|         96|
    |j3_reg_129               |   9|          2|    9|         18|
    |j_reg_107                |   9|          2|    9|         18|
    |phi_mul_reg_95           |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         23|  103|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   6|   0|    6|          0|
    |i2_reg_118        |   9|   0|    9|          0|
    |i_1_reg_300       |   9|   0|    9|          0|
    |i_2_reg_284       |   9|   0|    9|          0|
    |i_reg_84          |   9|   0|    9|          0|
    |j3_reg_129        |   9|   0|    9|          0|
    |j_2_reg_318       |   9|   0|    9|          0|
    |j_reg_107         |   9|   0|    9|          0|
    |next_mul_reg_276  |  17|   0|   17|          0|
    |phi_mul_reg_95    |  17|   0|   17|          0|
    |tmp_4_reg_328     |  17|   0|   17|          0|
    |tmp_8_reg_305     |  12|   0|   18|          6|
    |tmp_s_reg_310     |  16|   0|   17|          1|
    +------------------+----+----+-----+-----------+
    |Total             | 148|   0|  155|          7|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | padding_r_test | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | padding_r_test | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | padding_r_test | return value |
|ap_done                  | out |    1| ap_ctrl_hs | padding_r_test | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | padding_r_test | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | padding_r_test | return value |
|im_address0              | out |   17|  ap_memory |       im       |     array    |
|im_ce0                   | out |    1|  ap_memory |       im       |     array    |
|im_q0                    |  in |   32|  ap_memory |       im       |     array    |
|image_padded_0_address0  | out |   17|  ap_memory | image_padded_0 |     array    |
|image_padded_0_ce0       | out |    1|  ap_memory | image_padded_0 |     array    |
|image_padded_0_we0       | out |    1|  ap_memory | image_padded_0 |     array    |
|image_padded_0_d0        | out |   32|  ap_memory | image_padded_0 |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

