INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX_MEM.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v:34]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Mem_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_WB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Mem_WB.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
