pll_g6_ctrl
^^^^^^^^^^^

.. _table_pll_g6_ctrl:
.. table:: pll_g6_ctrl, Offset Address: 0x000
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | mpll_pwd             | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | tpll_pwd             | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | fpll_pwd             | R/W   | pll power down         | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

pll_g6_status
^^^^^^^^^^^^^

.. _table_pll_g6_status:
.. table:: pll_g6_status, Offset Address: 0x004
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | updating_mpll_val    | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | updating_tpll_val    | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | updating_fpll_val    | RO    | pll setting update     |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 15:3 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | mpll_lock            | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | tpll_lock            | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 18   | fpll_lock            | RO    | pll lock status        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:19| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

mpll_csr
^^^^^^^^

.. _table_mpll_csr:
.. table:: mpll_csr, Offset Address: 0x008
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | mpll_pre_div_sel     | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | mpll_post_div_sel    | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| mpll_sel_mode        | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| mpll_div_sel         | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| mpll_ictrl           | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

tpll_csr
^^^^^^^^

.. _table_tpll_csr:
.. table:: tpll_csr, Offset Address: 0x00c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | tpll_pre_div_sel     | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | tpll_post_div_sel    | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| tpll_sel_mode        | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| tpll_div_sel         | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| tpll_ictrl           | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

fpll_csr
^^^^^^^^

.. _table_fpll_csr:
.. table:: fpll_csr, Offset Address: 0x010
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 6:0  | fpll_pre_div_sel     | R/W   | pll pre_div_sel        | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:8 | fpll_post_div_sel    | R/W   | pll post_div_sel       | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 16:15| fpll_sel_mode        | R/W   | pll mode setting       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:17| fpll_div_sel         | R/W   | pll div_sel setting    | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 26:24| fpll_ictrl           | R/W   | pll ictrl setting      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

pll_g6_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^^^

.. _table_pll_g6_ssc_syn_ctrl:
.. table:: pll_g6_ssc_syn_ctrl, Offset Address: 0x040
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_fpll_sel_syn_clk | R/W   | fpll gen synthesizer   | 0x1  |
	|      |                      |       | clock source           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0:750M                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1:1.5G                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | re\                  | R/W   | ddr pll synthesizer    | 0x1  |
	|      | g_ddr_ssc_syn_src_en |       | clock enable           |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg\                 | R/W   | mpll synthesizer clock | 0x0  |
	|      | _mpll_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg\                 | R/W   | tpll synthesizer clock | 0x0  |
	|      | _tpll_ssc_syn_src_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

dpll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^

.. _table_dpll_ssc_syn_ctrl:
.. table:: dpll_ssc_syn_ctrl, Offset Address: 0x050
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | W1T   | pll synthesizer        |      |
	|      | g_dpll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg\                 | R/W   | pll synthesizer ssc    | 0x0  |
	|      | _dpll_ssc_syn_en_ssc |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | reg_d\               | R/W   |                        | 0x0  |
	|      | pll_ssc_syn_ssc_mode |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg\                 | R/W   |                        | 0x0  |
	|      | _dpll_ssc_syn_bypass |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_d\               | R/W   |                        | 0x0  |
	|      | pll_ssc_syn_extpulse |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg\                 | R/W   |                        | 0x0  |
	|      | _dpll_ssc_syn_fix_div|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

dpll_ssc_syn_set
^^^^^^^^^^^^^^^^

.. _table_dpll_ssc_syn_set:
.. table:: dpll_ssc_syn_set, Offset Address: 0x054
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_dpll_ssc_syn_set | R/W   | pll synthesizer        | 0x0  |
	|      |                      |       | fraction setting:      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       |                        |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

dpll_ssc_syn_span
^^^^^^^^^^^^^^^^^

.. _table_dpll_ssc_syn_span:
.. table:: dpll_ssc_syn_span, Offset Address: 0x058
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | r\                   | R/W   |                        | 0x0  |
	|      | eg_dpll_ssc_syn_span |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

dpll_ssc_syn_step
^^^^^^^^^^^^^^^^^

.. _table_dpll_ssc_syn_step:
.. table:: dpll_ssc_syn_step, Offset Address: 0x05c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | r\                   | R/W   |                        | 0x0  |
	|      | eg_dpll_ssc_syn_step |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

mpll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^

.. _table_mpll_ssc_syn_ctrl:
.. table:: mpll_ssc_syn_ctrl, Offset Address: 0x060
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | W1T   | pll synthesizer        |      |
	|      | g_mpll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg\                 | R/W   | pll synthesizer ssc    | 0x0  |
	|      | _mpll_ssc_syn_en_ssc |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | reg_m\               | R/W   |                        | 0x0  |
	|      | pll_ssc_syn_ssc_mode |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg\                 | R/W   |                        | 0x1  |
	|      | _mpll_ssc_syn_bypass |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_m\               | R/W   |                        | 0x0  |
	|      | pll_ssc_syn_extpulse |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg\                 | R/W   |                        | 0x0  |
	|      | _mpll_ssc_syn_fix_div|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

mpll_ssc_syn_set
^^^^^^^^^^^^^^^^

.. _table_mpll_ssc_syn_set:
.. table:: mpll_ssc_syn_set, Offset Address: 0x064
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_mpll_ssc_syn_set | R/W   | pll synthesizer        | 0x0  |
	|      |                      |       | fraction setting:      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       |                        |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

mpll_ssc_syn_span
^^^^^^^^^^^^^^^^^

.. _table_mpll_ssc_syn_span:
.. table:: mpll_ssc_syn_span, Offset Address: 0x068
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | r\                   | R/W   |                        | 0x0  |
	|      | eg_mpll_ssc_syn_span |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

mpll_ssc_syn_step
^^^^^^^^^^^^^^^^^

.. _table_mpll_ssc_syn_step:
.. table:: mpll_ssc_syn_step, Offset Address: 0x06c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | r\                   | R/W   |                        | 0x0  |
	|      | eg_mpll_ssc_syn_step |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

tpll_ssc_syn_ctrl
^^^^^^^^^^^^^^^^^

.. _table_tpll_ssc_syn_ctrl:
.. table:: tpll_ssc_syn_ctrl, Offset Address: 0x070
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | W1T   | pll synthesizer        |      |
	|      | g_tpll_ssc_syn_sw_up |       | software update        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg\                 | R/W   | pll synthesizer ssc    | 0x0  |
	|      | _tpll_ssc_syn_en_ssc |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | reg_t\               | R/W   |                        | 0x0  |
	|      | pll_ssc_syn_ssc_mode |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg\                 | R/W   |                        | 0x1  |
	|      | _tpll_ssc_syn_bypass |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_t\               | R/W   |                        | 0x0  |
	|      | pll_ssc_syn_extpulse |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg\                 | R/W   |                        | 0x0  |
	|      | _tpll_ssc_syn_fix_div|       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:7 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

tpll_ssc_syn_set
^^^^^^^^^^^^^^^^

.. _table_tpll_ssc_syn_set:
.. table:: tpll_ssc_syn_set, Offset Address: 0x074
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_tpll_ssc_syn_set | R/W   | pll synthesizer        | 0x0  |
	|      |                      |       | fraction setting:      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [31:26] integer 6 bits |      |
	|      |                      |       |                        |      |
	|      |                      |       | [26:0] decimal 26 bits |      |
	+------+----------------------+-------+------------------------+------+

tpll_ssc_syn_span
^^^^^^^^^^^^^^^^^

.. _table_tpll_ssc_syn_span:
.. table:: tpll_ssc_syn_span, Offset Address: 0x078
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | r\                   | R/W   |                        | 0x0  |
	|      | eg_tpll_ssc_syn_span |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

tpll_ssc_syn_step
^^^^^^^^^^^^^^^^^

.. _table_tpll_ssc_syn_step:
.. table:: tpll_ssc_syn_step, Offset Address: 0x07c
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | r\                   | R/W   |                        | 0x0  |
	|      | eg_tpll_ssc_syn_step |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
