

================================================================
== Vivado HLS Report for 'diffeq'
================================================================
* Date:           Fri Jan 29 09:50:10 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        diffeq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     229|    294|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |mul_ln14_fu_56_p2  |     *    |      3|  0|  20|          32|          32|
    |t3_fu_74_p2        |     *    |      3|  0|  20|          32|          32|
    |t5_fu_78_p2        |     *    |      3|  0|  20|          32|          32|
    |t7_fu_92_p2        |     *    |      3|  0|  20|          32|          32|
    |ap_return          |     +    |      0|  0|  39|          32|          32|
    |sub_ln18_fu_87_p2  |     -    |      0|  0|  32|          32|          32|
    |t1_fu_50_p2        |     -    |      0|  0|  39|          32|          32|
    |t4_fu_68_p2        |     -    |      0|  0|  39|          32|          32|
    |t6_fu_83_p2        |     -    |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |     12|  0| 261|         288|         288|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |mul_ln14_reg_115  |  32|   0|   32|          0|
    |sub_ln18_reg_140  |  32|   0|   32|          0|
    |t1_reg_110        |  32|   0|   32|          0|
    |t3_reg_130        |  32|   0|   32|          0|
    |t4_reg_120        |  32|   0|   32|          0|
    |t5_reg_135        |  32|   0|   32|          0|
    |t7_reg_145        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 229|   0|  229|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    diffeq    | return value |
|ap_return  | out |   32| ap_ctrl_hs |    diffeq    | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|dx         |  in |   32|   ap_none  |      dx      |    scalar    |
|u          |  in |   32|   ap_none  |       u      |    scalar    |
|y          |  in |   32|   ap_none  |       y      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%u_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %u) nounwind" [diffeq.c:10]   --->   Operation 6 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dx) nounwind" [diffeq.c:10]   --->   Operation 7 'read' 'dx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [diffeq.c:10]   --->   Operation 8 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node t1)   --->   "%shl_ln12 = shl i32 %x_read, 2" [diffeq.c:12]   --->   Operation 9 'shl' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.55ns) (out node of the LUT)   --->   "%t1 = sub i32 %shl_ln12, %x_read" [diffeq.c:12]   --->   Operation 10 'sub' 't1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (8.51ns)   --->   "%mul_ln14 = mul i32 %dx_read, %u_read" [diffeq.c:14]   --->   Operation 11 'mul' 'mul_ln14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node t4)   --->   "%shl_ln15 = shl i32 %dx_read, 2" [diffeq.c:15]   --->   Operation 12 'shl' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.55ns) (out node of the LUT)   --->   "%t4 = sub i32 %shl_ln15, %dx_read" [diffeq.c:15]   --->   Operation 13 'sub' 't4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y) nounwind" [diffeq.c:10]   --->   Operation 14 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (8.51ns)   --->   "%t3 = mul i32 %mul_ln14, %t1" [diffeq.c:14]   --->   Operation 15 'mul' 't3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (8.51ns)   --->   "%t5 = mul i32 %y_read, %t4" [diffeq.c:16]   --->   Operation 16 'mul' 't5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t6 = sub i32 %u_read, %t3" [diffeq.c:17]   --->   Operation 17 'sub' 't6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 18 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln18 = sub i32 %t6, %t5" [diffeq.c:18]   --->   Operation 18 'sub' 'sub_ln18' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 19 [1/1] (8.51ns)   --->   "%t7 = mul nsw i32 %dx_read, %sub_ln18" [diffeq.c:19]   --->   Operation 19 'mul' 't7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dx) nounwind, !map !13"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %u) nounwind, !map !17"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y) nounwind, !map !21"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @diffeq_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln20 = add nsw i32 %y_read, %t7" [diffeq.c:20]   --->   Operation 26 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "ret i32 %add_ln20" [diffeq.c:21]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_read            (read         ) [ 001100]
dx_read           (read         ) [ 001110]
x_read            (read         ) [ 000000]
shl_ln12          (shl          ) [ 000000]
t1                (sub          ) [ 001000]
mul_ln14          (mul          ) [ 001000]
shl_ln15          (shl          ) [ 000000]
t4                (sub          ) [ 001000]
y_read            (read         ) [ 000111]
t3                (mul          ) [ 000100]
t5                (mul          ) [ 000100]
t6                (sub          ) [ 000000]
sub_ln18          (sub          ) [ 000010]
t7                (mul          ) [ 000001]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
add_ln20          (add          ) [ 000000]
ret_ln21          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="diffeq_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="u_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="dx_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="x_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="y_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="shl_ln12_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln12/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="t1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mul_ln14_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="shl_ln15_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="t4_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="t3_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t3/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="t5_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t5/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="t6_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="2"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t6/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sub_ln18_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="t7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="3"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t7/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln20_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="3"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="u_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="dx_read_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="3"/>
<pin id="107" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="110" class="1005" name="t1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="mul_ln14_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="120" class="1005" name="t4_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="y_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="3"/>
<pin id="127" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="t3_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="t5_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="sub_ln18_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

<comp id="145" class="1005" name="t7_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="32" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="20" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="26" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="83" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="103"><net_src comp="20" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="108"><net_src comp="26" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="113"><net_src comp="50" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="118"><net_src comp="56" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="123"><net_src comp="68" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="128"><net_src comp="38" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="143"><net_src comp="87" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="148"><net_src comp="92" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: diffeq : x | {1 }
	Port: diffeq : dx | {1 }
	Port: diffeq : u | {1 }
	Port: diffeq : y | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		sub_ln18 : 1
	State 4
	State 5
		ret_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      t1_fu_50      |    0    |    0    |    39   |
|    sub   |      t4_fu_68      |    0    |    0    |    39   |
|          |      t6_fu_83      |    0    |    0    |    32   |
|          |   sub_ln18_fu_87   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |   mul_ln14_fu_56   |    3    |    0    |    20   |
|    mul   |      t3_fu_74      |    3    |    0    |    20   |
|          |      t5_fu_78      |    3    |    0    |    20   |
|          |      t7_fu_92      |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln20_fu_96   |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  u_read_read_fu_20 |    0    |    0    |    0    |
|   read   | dx_read_read_fu_26 |    0    |    0    |    0    |
|          |  x_read_read_fu_32 |    0    |    0    |    0    |
|          |  y_read_read_fu_38 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   shl_ln12_fu_44   |    0    |    0    |    0    |
|          |   shl_ln15_fu_62   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    12   |    0    |   261   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| dx_read_reg_105|   32   |
|mul_ln14_reg_115|   32   |
|sub_ln18_reg_140|   32   |
|   t1_reg_110   |   32   |
|   t3_reg_130   |   32   |
|   t4_reg_120   |   32   |
|   t5_reg_135   |   32   |
|   t7_reg_145   |   32   |
| u_read_reg_100 |   32   |
| y_read_reg_125 |   32   |
+----------------+--------+
|      Total     |   320  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   320  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   320  |   261  |
+-----------+--------+--------+--------+
