`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gt_rx_valid_filter_7x.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gt_top.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_bram_top_7x.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_brams_7x.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_bram_7x.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_7x.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_pipe_pipeline.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_pipe_lane.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_pipe_misc.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_rx.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_rx_null_gen.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_rx_pipeline.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_tx_pipeline.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_tx.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_axi_basic_top.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pcie_top.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gt_wrapper.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gtp_pipe_reset.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gtp_pipe_rate.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gtp_pipe_drp.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_qpll_wrapper.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_qpll_drp.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_qpll_reset.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_rxeq_scan.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_eq.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_clock.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_drp.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_rate.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_reset.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_user.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_sync.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_pipe_wrapper.v"
`include "../pcie_7x_v1_10/source//pcie_7x_v1_10_gt_top_pipe_mode.v"

`include "k7_pcie.v"
`include "k7_stub.v"
`include "../k7_tlp.v"
