LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity registeel IS
port (A : in std_logic_vector(7 downto 0) ; 
res, clk : in std_logic ;
Q : out std_logic_vector(7 downto 0)) ; 
end registeel;

architecture behavior of registeel is
begin
process (res, clk)
begin
if res = '1' then
Q <= "00000000" ;
elsif (clk'EVENT AND clk = '1') then
Q <= A ;
end if ;
end process ;
end behavior; 