Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec 31 16:41:41 2024
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file battlefront_ww2_top_timing_summary_routed.rpt -pb battlefront_ww2_top_timing_summary_routed.pb -rpx battlefront_ww2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : battlefront_ww2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (20)
7. checking multiple_clock (119)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (119)
--------------------------------
 There are 119 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.442        0.000                      0                  243        0.113        0.000                      0                  243        3.000        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.442        0.000                      0                  243        0.220        0.000                      0                  243        9.500        0.000                       0                   121  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.447        0.000                      0                  243        0.220        0.000                      0                  243        9.500        0.000                       0                   121  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.442        0.000                      0                  243        0.113        0.000                      0                  243  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.442        0.000                      0                  243        0.113        0.000                      0                  243  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 1.644ns (15.688%)  route 8.835ns (84.312%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.485     5.110    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.234 f  vga_sync_unit/rgb_reg[0]_i_29/O
                         net (fo=1, routed)           0.476     5.709    vga_sync_unit/rgb_reg[0]_i_29_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.833 r  vga_sync_unit/rgb_reg[0]_i_22/O
                         net (fo=1, routed)           0.527     6.360    vga_sync_unit/rgb_reg[0]_i_22_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.484 f  vga_sync_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.602     7.087    vga_sync_unit/rgb_reg[0]_i_11_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.211 f  vga_sync_unit/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.687     7.898    vga_sync_unit/rgb_reg[0]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.022 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.022    vga_sync_unit_n_23
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.077    17.464    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.796ns (17.631%)  route 8.390ns (82.369%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.148     6.063 f  battelfront_ww2_unit/rgb_reg[4]_i_17/O
                         net (fo=1, routed)           0.970     7.032    vga_sync_unit/rgb_reg_reg[4]_3
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.328     7.360 f  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.303     7.664    vga_sync_unit/rgb_reg[4]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.788 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.788    vga_sync_unit_n_20
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.079    17.466    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.683ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 1.716ns (16.761%)  route 8.522ns (83.239%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.530     6.575    battelfront_ww2_unit/h_count_reg_reg[2]
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.699 r  battelfront_ww2_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.958     7.657    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.781 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.781    vga_sync_unit_n_18
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.077    17.464    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  9.683    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.716ns (16.780%)  route 8.510ns (83.220%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.514     6.558    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.682 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.962     7.645    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.769 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.769    vga_sync_unit_n_17
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.077    17.466    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.707ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 1.716ns (16.789%)  route 8.505ns (83.211%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.168     7.639    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     7.763    vga_sync_unit_n_22
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.081    17.470    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  9.707    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 1.716ns (16.890%)  route 8.444ns (83.110%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.107     7.578    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.702    vga_sync_unit_n_28
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.418    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.520ns (15.098%)  route 8.548ns (84.902%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.098     3.445    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.328     3.773 r  vga_sync_unit/g0_b3__18/O
                         net (fo=2, routed)           0.733     4.506    vga_sync_unit/g0_b3__18_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  vga_sync_unit/rgb_reg[9]_i_41/O
                         net (fo=1, routed)           0.427     5.057    vga_sync_unit/rgb_reg[9]_i_41_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.181 f  vga_sync_unit/rgb_reg[9]_i_20/O
                         net (fo=2, routed)           1.163     6.344    vga_sync_unit/rgb_reg[9]_i_20_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.468 f  vga_sync_unit/rgb_reg[9]_i_5/O
                         net (fo=1, routed)           1.018     7.486    vga_sync_unit/rgb_reg[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.610 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.610    vga_sync_unit_n_25
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.032    17.419    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.910ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 1.568ns (15.828%)  route 8.339ns (84.172%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.039 r  battelfront_ww2_unit/rgb_reg[10]_i_9/O
                         net (fo=1, routed)           0.590     6.629    vga_sync_unit/rgb_reg_reg[10]_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.631     7.384    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.508    vga_sync_unit_n_26
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.418    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  9.910    

Slack (MET) :             9.966ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 1.214ns (12.324%)  route 8.636ns (87.676%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I2_O)        0.299     2.157 r  vga_sync_unit/rgb_reg[11]_i_87/O
                         net (fo=19, routed)          1.785     3.942    vga_sync_unit/rgb_reg[11]_i_87_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.066 r  vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           0.802     4.868    vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.992 f  vga_sync_unit/rgb_reg[9]_i_27/O
                         net (fo=3, routed)           1.015     6.007    vga_sync_unit/rgb_reg[9]_i_27_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.131 f  vga_sync_unit/rgb_reg[9]_i_7/O
                         net (fo=3, routed)           1.197     7.328    vga_sync_unit/rgb_reg[9]_i_7_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.452 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.452    vga_sync_unit_n_24
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X13Y26         FDSE (Setup_fdse_C_D)        0.029    17.418    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  9.966    

Slack (MET) :             10.042ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 1.520ns (15.380%)  route 8.363ns (84.620%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.154     4.778    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.902 f  vga_sync_unit/rgb_reg[11]_i_88/O
                         net (fo=5, routed)           0.682     5.585    vga_sync_unit/rgb_reg[11]_i_88_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.709 r  vga_sync_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.444     6.153    vga_sync_unit/rgb_reg[5]_i_9_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.277 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=2, routed)           1.024     7.301    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.425 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.425    vga_sync_unit_n_19
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.081    17.468    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 10.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.334    battelfront_ww2_unit/player_one_lives_reg[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  battelfront_ww2_unit/player_one_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    battelfront_ww2_unit/player_one_lives_reg[1]_i_1_n_0
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X7Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.455    battelfront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.209%)  route 0.127ns (35.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          0.127    -0.292    battelfront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.099    -0.193 r  battelfront_ww2_unit/projectile_p1_x_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/projectile_p1_x_next[0]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/C
                         clock pessimism             -0.216    -0.531    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.439    battelfront_ww2_unit/projectile_p1_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.487%)  route 0.162ns (46.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.162    -0.267    vga_sync_unit/out[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.092    -0.477    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.238    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.092    -0.454    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.239    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  battelfront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    battelfront_ww2_unit/player_two_lives_reg[1]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.455    battelfront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.312%)  route 0.176ns (45.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/Q
                         net (fo=12, routed)          0.176    -0.202    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.157 r  battelfront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    battelfront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.420    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=107, routed)         0.193    -0.241    vga_sync_unit/O14[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.821    -0.348    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.107    -0.468    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.364%)  route 0.191ns (50.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.585    -0.544    battelfront_ww2_unit/clk_out1
    SLICE_X1Y21          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/Q
                         net (fo=14, routed)          0.191    -0.213    battelfront_ww2_unit/projectile_p1_x_reg_reg[9]_0[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.045    -0.168 r  battelfront_ww2_unit/projectile_p1_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    battelfront_ww2_unit/projectile_p1_x_next[2]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/C
                         clock pessimism             -0.216    -0.531    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.439    battelfront_ww2_unit/projectile_p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.651%)  route 0.221ns (54.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X0Y18          FDPE                                         r  battelfront_ww2_unit/p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.141    -0.400 r  battelfront_ww2_unit/p2_x_reg_reg[8]/Q
                         net (fo=32, routed)          0.221    -0.179    battelfront_ww2_unit/Q[7]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.045    -0.134 r  battelfront_ww2_unit/projectile_p2_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    battelfront_ww2_unit/projectile_p2_x_next[8]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.406    battelfront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.589    -0.540    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/Q
                         net (fo=16, routed)          0.180    -0.219    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[3]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  battelfront_ww2_unit/projectile_p2_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battelfront_ww2_unit/projectile_p2_x_next[3]
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.449    battelfront_ww2_unit/projectile_p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X12Y25    rgb_reg_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X13Y25    rgb_reg_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X13Y25    rgb_reg_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X14Y25    rgb_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X12Y25    rgb_reg_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X14Y26    rgb_reg_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X12Y25    rgb_reg_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X14Y25    rgb_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 1.644ns (15.688%)  route 8.835ns (84.312%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.485     5.110    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.234 f  vga_sync_unit/rgb_reg[0]_i_29/O
                         net (fo=1, routed)           0.476     5.709    vga_sync_unit/rgb_reg[0]_i_29_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.833 r  vga_sync_unit/rgb_reg[0]_i_22/O
                         net (fo=1, routed)           0.527     6.360    vga_sync_unit/rgb_reg[0]_i_22_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.484 f  vga_sync_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.602     7.087    vga_sync_unit/rgb_reg[0]_i_11_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.211 f  vga_sync_unit/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.687     7.898    vga_sync_unit/rgb_reg[0]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.022 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.022    vga_sync_unit_n_23
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.077    17.469    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.469    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.683ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.796ns (17.631%)  route 8.390ns (82.369%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.148     6.063 f  battelfront_ww2_unit/rgb_reg[4]_i_17/O
                         net (fo=1, routed)           0.970     7.032    vga_sync_unit/rgb_reg_reg[4]_3
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.328     7.360 f  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.303     7.664    vga_sync_unit/rgb_reg[4]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.788 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.788    vga_sync_unit_n_20
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.079    17.471    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.471    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  9.683    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 1.716ns (16.761%)  route 8.522ns (83.239%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.530     6.575    battelfront_ww2_unit/h_count_reg_reg[2]
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.699 r  battelfront_ww2_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.958     7.657    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.781 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.781    vga_sync_unit_n_18
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.077    17.469    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.469    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.716ns (16.780%)  route 8.510ns (83.220%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.514     6.558    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.682 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.962     7.645    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.769 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.769    vga_sync_unit_n_17
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.103    17.394    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.077    17.471    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.471    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  9.702    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 1.716ns (16.789%)  route 8.505ns (83.211%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.168     7.639    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     7.763    vga_sync_unit_n_22
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.103    17.394    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.081    17.475    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.475    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.720ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 1.716ns (16.890%)  route 8.444ns (83.110%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.107     7.578    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.702    vga_sync_unit_n_28
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.423    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  9.720    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.520ns (15.098%)  route 8.548ns (84.902%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.098     3.445    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.328     3.773 r  vga_sync_unit/g0_b3__18/O
                         net (fo=2, routed)           0.733     4.506    vga_sync_unit/g0_b3__18_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  vga_sync_unit/rgb_reg[9]_i_41/O
                         net (fo=1, routed)           0.427     5.057    vga_sync_unit/rgb_reg[9]_i_41_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.181 f  vga_sync_unit/rgb_reg[9]_i_20/O
                         net (fo=2, routed)           1.163     6.344    vga_sync_unit/rgb_reg[9]_i_20_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.468 f  vga_sync_unit/rgb_reg[9]_i_5/O
                         net (fo=1, routed)           1.018     7.486    vga_sync_unit/rgb_reg[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.610 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.610    vga_sync_unit_n_25
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.032    17.424    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             9.915ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 1.568ns (15.828%)  route 8.339ns (84.172%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.039 r  battelfront_ww2_unit/rgb_reg[10]_i_9/O
                         net (fo=1, routed)           0.590     6.629    vga_sync_unit/rgb_reg_reg[10]_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.631     7.384    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.508    vga_sync_unit_n_26
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.423    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  9.915    

Slack (MET) :             9.971ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 1.214ns (12.324%)  route 8.636ns (87.676%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I2_O)        0.299     2.157 r  vga_sync_unit/rgb_reg[11]_i_87/O
                         net (fo=19, routed)          1.785     3.942    vga_sync_unit/rgb_reg[11]_i_87_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.066 r  vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           0.802     4.868    vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.992 f  vga_sync_unit/rgb_reg[9]_i_27/O
                         net (fo=3, routed)           1.015     6.007    vga_sync_unit/rgb_reg[9]_i_27_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.131 f  vga_sync_unit/rgb_reg[9]_i_7/O
                         net (fo=3, routed)           1.197     7.328    vga_sync_unit/rgb_reg[9]_i_7_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.452 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.452    vga_sync_unit_n_24
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.103    17.394    
    SLICE_X13Y26         FDSE (Setup_fdse_C_D)        0.029    17.423    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  9.971    

Slack (MET) :             10.047ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 1.520ns (15.380%)  route 8.363ns (84.620%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.154     4.778    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.902 f  vga_sync_unit/rgb_reg[11]_i_88/O
                         net (fo=5, routed)           0.682     5.585    vga_sync_unit/rgb_reg[11]_i_88_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.709 r  vga_sync_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.444     6.153    vga_sync_unit/rgb_reg[5]_i_9_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.277 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=2, routed)           1.024     7.301    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.425 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.425    vga_sync_unit_n_19
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.103    17.392    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.081    17.473    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.473    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 10.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.334    battelfront_ww2_unit/player_one_lives_reg[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  battelfront_ww2_unit/player_one_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    battelfront_ww2_unit/player_one_lives_reg[1]_i_1_n_0
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X7Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.455    battelfront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.209%)  route 0.127ns (35.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          0.127    -0.292    battelfront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.099    -0.193 r  battelfront_ww2_unit/projectile_p1_x_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/projectile_p1_x_next[0]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/C
                         clock pessimism             -0.216    -0.531    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.439    battelfront_ww2_unit/projectile_p1_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.487%)  route 0.162ns (46.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.162    -0.267    vga_sync_unit/out[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.092    -0.477    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.238    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.092    -0.454    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.239    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  battelfront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    battelfront_ww2_unit/player_two_lives_reg[1]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.455    battelfront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.312%)  route 0.176ns (45.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/Q
                         net (fo=12, routed)          0.176    -0.202    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.157 r  battelfront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    battelfront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.420    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=107, routed)         0.193    -0.241    vga_sync_unit/O14[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.821    -0.348    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.107    -0.468    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.364%)  route 0.191ns (50.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.585    -0.544    battelfront_ww2_unit/clk_out1
    SLICE_X1Y21          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/Q
                         net (fo=14, routed)          0.191    -0.213    battelfront_ww2_unit/projectile_p1_x_reg_reg[9]_0[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.045    -0.168 r  battelfront_ww2_unit/projectile_p1_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    battelfront_ww2_unit/projectile_p1_x_next[2]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/C
                         clock pessimism             -0.216    -0.531    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.439    battelfront_ww2_unit/projectile_p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.651%)  route 0.221ns (54.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X0Y18          FDPE                                         r  battelfront_ww2_unit/p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.141    -0.400 r  battelfront_ww2_unit/p2_x_reg_reg[8]/Q
                         net (fo=32, routed)          0.221    -0.179    battelfront_ww2_unit/Q[7]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.045    -0.134 r  battelfront_ww2_unit/projectile_p2_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    battelfront_ww2_unit/projectile_p2_x_next[8]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.406    battelfront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.589    -0.540    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/Q
                         net (fo=16, routed)          0.180    -0.219    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[3]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  battelfront_ww2_unit/projectile_p2_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battelfront_ww2_unit/projectile_p2_x_next[3]
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.449    battelfront_ww2_unit/projectile_p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X12Y25    rgb_reg_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X13Y25    rgb_reg_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X13Y25    rgb_reg_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X14Y25    rgb_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X12Y25    rgb_reg_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X14Y26    rgb_reg_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X12Y25    rgb_reg_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X14Y25    rgb_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X13Y25    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X14Y25    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X12Y25    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 1.644ns (15.688%)  route 8.835ns (84.312%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.485     5.110    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.234 f  vga_sync_unit/rgb_reg[0]_i_29/O
                         net (fo=1, routed)           0.476     5.709    vga_sync_unit/rgb_reg[0]_i_29_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.833 r  vga_sync_unit/rgb_reg[0]_i_22/O
                         net (fo=1, routed)           0.527     6.360    vga_sync_unit/rgb_reg[0]_i_22_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.484 f  vga_sync_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.602     7.087    vga_sync_unit/rgb_reg[0]_i_11_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.211 f  vga_sync_unit/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.687     7.898    vga_sync_unit/rgb_reg[0]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.022 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.022    vga_sync_unit_n_23
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.077    17.464    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.796ns (17.631%)  route 8.390ns (82.369%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.148     6.063 f  battelfront_ww2_unit/rgb_reg[4]_i_17/O
                         net (fo=1, routed)           0.970     7.032    vga_sync_unit/rgb_reg_reg[4]_3
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.328     7.360 f  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.303     7.664    vga_sync_unit/rgb_reg[4]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.788 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.788    vga_sync_unit_n_20
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.079    17.466    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.683ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 1.716ns (16.761%)  route 8.522ns (83.239%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.530     6.575    battelfront_ww2_unit/h_count_reg_reg[2]
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.699 r  battelfront_ww2_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.958     7.657    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.781 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.781    vga_sync_unit_n_18
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.077    17.464    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  9.683    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.716ns (16.780%)  route 8.510ns (83.220%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.514     6.558    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.682 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.962     7.645    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.769 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.769    vga_sync_unit_n_17
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.077    17.466    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.707ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 1.716ns (16.789%)  route 8.505ns (83.211%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.168     7.639    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     7.763    vga_sync_unit_n_22
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.081    17.470    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  9.707    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 1.716ns (16.890%)  route 8.444ns (83.110%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.107     7.578    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.702    vga_sync_unit_n_28
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.418    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.520ns (15.098%)  route 8.548ns (84.902%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.098     3.445    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.328     3.773 r  vga_sync_unit/g0_b3__18/O
                         net (fo=2, routed)           0.733     4.506    vga_sync_unit/g0_b3__18_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  vga_sync_unit/rgb_reg[9]_i_41/O
                         net (fo=1, routed)           0.427     5.057    vga_sync_unit/rgb_reg[9]_i_41_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.181 f  vga_sync_unit/rgb_reg[9]_i_20/O
                         net (fo=2, routed)           1.163     6.344    vga_sync_unit/rgb_reg[9]_i_20_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.468 f  vga_sync_unit/rgb_reg[9]_i_5/O
                         net (fo=1, routed)           1.018     7.486    vga_sync_unit/rgb_reg[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.610 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.610    vga_sync_unit_n_25
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.032    17.419    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.910ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 1.568ns (15.828%)  route 8.339ns (84.172%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.039 r  battelfront_ww2_unit/rgb_reg[10]_i_9/O
                         net (fo=1, routed)           0.590     6.629    vga_sync_unit/rgb_reg_reg[10]_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.631     7.384    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.508    vga_sync_unit_n_26
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.418    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  9.910    

Slack (MET) :             9.966ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 1.214ns (12.324%)  route 8.636ns (87.676%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I2_O)        0.299     2.157 r  vga_sync_unit/rgb_reg[11]_i_87/O
                         net (fo=19, routed)          1.785     3.942    vga_sync_unit/rgb_reg[11]_i_87_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.066 r  vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           0.802     4.868    vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.992 f  vga_sync_unit/rgb_reg[9]_i_27/O
                         net (fo=3, routed)           1.015     6.007    vga_sync_unit/rgb_reg[9]_i_27_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.131 f  vga_sync_unit/rgb_reg[9]_i_7/O
                         net (fo=3, routed)           1.197     7.328    vga_sync_unit/rgb_reg[9]_i_7_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.452 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.452    vga_sync_unit_n_24
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X13Y26         FDSE (Setup_fdse_C_D)        0.029    17.418    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  9.966    

Slack (MET) :             10.042ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 1.520ns (15.380%)  route 8.363ns (84.620%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.154     4.778    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.902 f  vga_sync_unit/rgb_reg[11]_i_88/O
                         net (fo=5, routed)           0.682     5.585    vga_sync_unit/rgb_reg[11]_i_88_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.709 r  vga_sync_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.444     6.153    vga_sync_unit/rgb_reg[5]_i_9_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.277 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=2, routed)           1.024     7.301    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.425 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.425    vga_sync_unit_n_19
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.081    17.468    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 10.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.334    battelfront_ww2_unit/player_one_lives_reg[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  battelfront_ww2_unit/player_one_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    battelfront_ww2_unit/player_one_lives_reg[1]_i_1_n_0
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.108    -0.439    
    SLICE_X7Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.348    battelfront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.209%)  route 0.127ns (35.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          0.127    -0.292    battelfront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.099    -0.193 r  battelfront_ww2_unit/projectile_p1_x_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/projectile_p1_x_next[0]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/C
                         clock pessimism             -0.216    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.332    battelfront_ww2_unit/projectile_p1_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.487%)  route 0.162ns (46.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.162    -0.267    vga_sync_unit/out[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.092    -0.370    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.238    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.108    -0.439    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.092    -0.347    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.239    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  battelfront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    battelfront_ww2_unit/player_two_lives_reg[1]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.108    -0.439    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.348    battelfront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.312%)  route 0.176ns (45.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/Q
                         net (fo=12, routed)          0.176    -0.202    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.157 r  battelfront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    battelfront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.108    -0.434    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.313    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=107, routed)         0.193    -0.241    vga_sync_unit/O14[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.821    -0.348    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.108    -0.468    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.107    -0.361    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.364%)  route 0.191ns (50.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.585    -0.544    battelfront_ww2_unit/clk_out1
    SLICE_X1Y21          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/Q
                         net (fo=14, routed)          0.191    -0.213    battelfront_ww2_unit/projectile_p1_x_reg_reg[9]_0[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.045    -0.168 r  battelfront_ww2_unit/projectile_p1_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    battelfront_ww2_unit/projectile_p1_x_next[2]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/C
                         clock pessimism             -0.216    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.332    battelfront_ww2_unit/projectile_p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.651%)  route 0.221ns (54.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X0Y18          FDPE                                         r  battelfront_ww2_unit/p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.141    -0.400 r  battelfront_ww2_unit/p2_x_reg_reg[8]/Q
                         net (fo=32, routed)          0.221    -0.179    battelfront_ww2_unit/Q[7]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.045    -0.134 r  battelfront_ww2_unit/projectile_p2_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    battelfront_ww2_unit/projectile_p2_x_next[8]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.108    -0.420    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.299    battelfront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.589    -0.540    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/Q
                         net (fo=16, routed)          0.180    -0.219    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[3]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  battelfront_ww2_unit/projectile_p2_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battelfront_ww2_unit/projectile_p2_x_next[3]
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.108    -0.433    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.342    battelfront_ww2_unit/projectile_p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 1.644ns (15.688%)  route 8.835ns (84.312%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.485     5.110    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.234 f  vga_sync_unit/rgb_reg[0]_i_29/O
                         net (fo=1, routed)           0.476     5.709    vga_sync_unit/rgb_reg[0]_i_29_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.833 r  vga_sync_unit/rgb_reg[0]_i_22/O
                         net (fo=1, routed)           0.527     6.360    vga_sync_unit/rgb_reg[0]_i_22_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.484 f  vga_sync_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.602     7.087    vga_sync_unit/rgb_reg[0]_i_11_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.211 f  vga_sync_unit/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.687     7.898    vga_sync_unit/rgb_reg[0]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.022 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.022    vga_sync_unit_n_23
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.077    17.464    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 1.796ns (17.631%)  route 8.390ns (82.369%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.148     6.063 f  battelfront_ww2_unit/rgb_reg[4]_i_17/O
                         net (fo=1, routed)           0.970     7.032    vga_sync_unit/rgb_reg_reg[4]_3
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.328     7.360 f  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.303     7.664    vga_sync_unit/rgb_reg[4]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.788 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.788    vga_sync_unit_n_20
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.079    17.466    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.683ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 1.716ns (16.761%)  route 8.522ns (83.239%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.530     6.575    battelfront_ww2_unit/h_count_reg_reg[2]
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.699 r  battelfront_ww2_unit/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.958     7.657    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.781 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.781    vga_sync_unit_n_18
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.077    17.464    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  9.683    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.716ns (16.780%)  route 8.510ns (83.220%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.514     6.558    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.682 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.962     7.645    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.769 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.769    vga_sync_unit_n_17
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.077    17.466    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.466    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.707ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 1.716ns (16.789%)  route 8.505ns (83.211%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.168     7.639    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     7.763    vga_sync_unit_n_22
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X14Y26         FDSE (Setup_fdse_C_D)        0.081    17.470    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  9.707    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 1.716ns (16.890%)  route 8.444ns (83.110%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.819     4.166    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.494 r  vga_sync_unit/g0_b2__20/O
                         net (fo=1, routed)           0.483     4.977    vga_sync_unit/battelfront_ww2_unit/data30
    SLICE_X12Y29         LUT4 (Prop_lut4_I0_O)        0.116     5.093 r  vga_sync_unit/rgb_reg[11]_i_71/O
                         net (fo=1, routed)           0.623     5.717    battelfront_ww2_unit/rgb_reg[3]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.328     6.045 f  battelfront_ww2_unit/rgb_reg[11]_i_36/O
                         net (fo=3, routed)           0.302     6.347    vga_sync_unit/rgb_reg_reg[11]_4
    SLICE_X15Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.471 r  vga_sync_unit/rgb_reg[11]_i_10/O
                         net (fo=2, routed)           1.107     7.578    vga_sync_unit/rgb_reg[11]_i_10_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.702    vga_sync_unit_n_28
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.418    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.520ns (15.098%)  route 8.548ns (84.902%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 f  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.098     3.445    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.328     3.773 r  vga_sync_unit/g0_b3__18/O
                         net (fo=2, routed)           0.733     4.506    vga_sync_unit/g0_b3__18_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  vga_sync_unit/rgb_reg[9]_i_41/O
                         net (fo=1, routed)           0.427     5.057    vga_sync_unit/rgb_reg[9]_i_41_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.181 f  vga_sync_unit/rgb_reg[9]_i_20/O
                         net (fo=2, routed)           1.163     6.344    vga_sync_unit/rgb_reg[9]_i_20_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.468 f  vga_sync_unit/rgb_reg[9]_i_5/O
                         net (fo=1, routed)           1.018     7.486    vga_sync_unit/rgb_reg[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.610 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.610    vga_sync_unit_n_25
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.032    17.419    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.910ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 1.568ns (15.828%)  route 8.339ns (84.172%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.327     2.185 r  vga_sync_unit/rgb_reg[9]_i_26/O
                         net (fo=18, routed)          1.957     4.141    battelfront_ww2_unit/rgb_reg[10]_i_30_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.326     4.467 r  battelfront_ww2_unit/rgb_reg[10]_i_50/O
                         net (fo=1, routed)           0.661     5.128    battelfront_ww2_unit/rgb_reg[10]_i_50_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  battelfront_ww2_unit/rgb_reg[10]_i_30/O
                         net (fo=2, routed)           0.662     5.915    battelfront_ww2_unit/rgb_reg[10]_i_30_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.039 r  battelfront_ww2_unit/rgb_reg[10]_i_9/O
                         net (fo=1, routed)           0.590     6.629    vga_sync_unit/rgb_reg_reg[10]_1
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=2, routed)           0.631     7.384    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.508    vga_sync_unit_n_26
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X13Y25         FDSE (Setup_fdse_C_D)        0.031    17.418    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  9.910    

Slack (MET) :             9.966ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 1.214ns (12.324%)  route 8.636ns (87.676%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          3.837     1.858    vga_sync_unit/rgb_reg_reg[4]_i_9[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I2_O)        0.299     2.157 r  vga_sync_unit/rgb_reg[11]_i_87/O
                         net (fo=19, routed)          1.785     3.942    vga_sync_unit/rgb_reg[11]_i_87_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.066 r  vga_sync_unit/rgb_reg[9]_i_50/O
                         net (fo=2, routed)           0.802     4.868    vga_sync_unit/rgb_reg[9]_i_50_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.992 f  vga_sync_unit/rgb_reg[9]_i_27/O
                         net (fo=3, routed)           1.015     6.007    vga_sync_unit/rgb_reg[9]_i_27_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.131 f  vga_sync_unit/rgb_reg[9]_i_7/O
                         net (fo=3, routed)           1.197     7.328    vga_sync_unit/rgb_reg[9]_i_7_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.452 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.452    vga_sync_unit_n_24
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    17.922    clock
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X13Y26         FDSE (Setup_fdse_C_D)        0.029    17.418    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.418    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  9.966    

Slack (MET) :             10.042ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 1.520ns (15.380%)  route 8.363ns (84.620%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.561    -2.458    vga_sync_unit/clk_out1
    SLICE_X9Y16          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    -2.002 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=149, routed)         3.232     1.230    vga_sync_unit/out[0]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.354 r  vga_sync_unit/g0_b1_i_5/O
                         net (fo=11, routed)          0.877     2.231    vga_sync_unit/v_count_reg_reg[0]_6
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.116     2.347 r  vga_sync_unit/g0_b1_i_3/O
                         net (fo=73, routed)          1.949     4.296    vga_sync_unit/v_count_reg_reg[2]_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  vga_sync_unit/g0_b0__16/O
                         net (fo=2, routed)           0.154     4.778    vga_sync_unit/g0_b0__16_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.902 f  vga_sync_unit/rgb_reg[11]_i_88/O
                         net (fo=5, routed)           0.682     5.585    vga_sync_unit/rgb_reg[11]_i_88_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.709 r  vga_sync_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.444     6.153    vga_sync_unit/rgb_reg[5]_i_9_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.277 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=2, routed)           1.024     7.301    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.425 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.425    vga_sync_unit_n_19
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    17.920    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.494    
                         clock uncertainty           -0.108    17.387    
    SLICE_X12Y25         FDSE (Setup_fdse_C_D)        0.081    17.468    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 10.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.334    battelfront_ww2_unit/player_one_lives_reg[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  battelfront_ww2_unit/player_one_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    battelfront_ww2_unit/player_one_lives_reg[1]_i_1_n_0
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X7Y21          FDPE                                         r  battelfront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.108    -0.439    
    SLICE_X7Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.348    battelfront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.209%)  route 0.127ns (35.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          0.127    -0.292    battelfront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.099    -0.193 r  battelfront_ww2_unit/projectile_p1_x_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/projectile_p1_x_next[0]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[0]/C
                         clock pessimism             -0.216    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.332    battelfront_ww2_unit/projectile_p1_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.487%)  route 0.162ns (46.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.162    -0.267    vga_sync_unit/out[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X9Y17          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.092    -0.370    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.238    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.108    -0.439    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.092    -0.347    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.583    -0.546    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.239    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  battelfront_ww2_unit/player_two_lives_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    battelfront_ww2_unit/player_two_lives_reg[1]_i_1_n_0
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.852    -0.317    battelfront_ww2_unit/clk_out1
    SLICE_X5Y21          FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.108    -0.439    
    SLICE_X5Y21          FDPE (Hold_fdpe_C_D)         0.091    -0.348    battelfront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.312%)  route 0.176ns (45.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/Q
                         net (fo=12, routed)          0.176    -0.202    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.157 r  battelfront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    battelfront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.108    -0.434    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.313    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=107, routed)         0.193    -0.241    vga_sync_unit/O14[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.821    -0.348    vga_sync_unit/clk_out1
    SLICE_X9Y26          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.108    -0.468    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.107    -0.361    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.364%)  route 0.191ns (50.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.585    -0.544    battelfront_ww2_unit/clk_out1
    SLICE_X1Y21          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  battelfront_ww2_unit/projectile_p1_x_reg_reg[1]/Q
                         net (fo=14, routed)          0.191    -0.213    battelfront_ww2_unit/projectile_p1_x_reg_reg[9]_0[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.045    -0.168 r  battelfront_ww2_unit/projectile_p1_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    battelfront_ww2_unit/projectile_p1_x_next[2]
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.853    -0.316    battelfront_ww2_unit/clk_out1
    SLICE_X1Y22          FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[2]/C
                         clock pessimism             -0.216    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.332    battelfront_ww2_unit/projectile_p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/p2_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.651%)  route 0.221ns (54.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.588    -0.541    battelfront_ww2_unit/clk_out1
    SLICE_X0Y18          FDPE                                         r  battelfront_ww2_unit/p2_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.141    -0.400 r  battelfront_ww2_unit/p2_x_reg_reg[8]/Q
                         net (fo=32, routed)          0.221    -0.179    battelfront_ww2_unit/Q[7]
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.045    -0.134 r  battelfront_ww2_unit/projectile_p2_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    battelfront_ww2_unit/projectile_p2_x_next[8]
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.857    -0.312    battelfront_ww2_unit/clk_out1
    SLICE_X2Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[8]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.108    -0.420    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121    -0.299    battelfront_ww2_unit/projectile_p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.589    -0.540    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/Q
                         net (fo=16, routed)          0.180    -0.219    battelfront_ww2_unit/projectile_p2_x_reg_reg[9]_0[3]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.174 r  battelfront_ww2_unit/projectile_p2_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battelfront_ww2_unit/projectile_p2_x_next[3]
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X3Y17          FDCE                                         r  battelfront_ww2_unit/projectile_p2_x_reg_reg[3]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.108    -0.433    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.342    battelfront_ww2_unit/projectile_p2_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.168    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.331ns  (logic 4.835ns (39.208%)  route 7.496ns (60.792%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.621    -2.398    battelfront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  battelfront_ww2_unit/p1_x_reg_reg[3]/Q
                         net (fo=48, routed)          2.031     0.089    battelfront_ww2_unit/p1_x_reg_reg[9]_0[3]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.150     0.239 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_35/O
                         net (fo=6, routed)           0.979     1.218    battelfront_ww2_unit/led_OBUF[5]_inst_i_35_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.348     1.566 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=3, routed)           0.823     2.389    battelfront_ww2_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     2.513 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_27/O
                         net (fo=1, routed)           0.667     3.180    battelfront_ww2_unit/led_OBUF[4]_inst_i_27_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.304 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.877     4.180    battelfront_ww2_unit/led_OBUF[4]_inst_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     4.304 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.120     6.425    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.933 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.933    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.753ns  (logic 4.820ns (41.014%)  route 6.933ns (58.986%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.621    -2.398    battelfront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  battelfront_ww2_unit/p1_x_reg_reg[3]/Q
                         net (fo=48, routed)          1.631    -0.310    battelfront_ww2_unit/p1_x_reg_reg[9]_0[3]
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.152    -0.158 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_30/O
                         net (fo=6, routed)           0.627     0.468    battelfront_ww2_unit/led_OBUF[5]_inst_i_30_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.326     0.794 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_37/O
                         net (fo=4, routed)           0.969     1.763    battelfront_ww2_unit/led_OBUF[5]_inst_i_37_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.887 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_27/O
                         net (fo=1, routed)           0.466     2.353    battelfront_ww2_unit/led_OBUF[5]_inst_i_27_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     2.477 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.716     3.194    battelfront_ww2_unit/led_OBUF[5]_inst_i_7_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.318 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.524     5.841    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.356 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.356    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.209ns (43.414%)  route 5.486ns (56.586%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.615    -2.404    battelfront_ww2_unit/clk_out1
    SLICE_X4Y24          FDCE                                         r  battelfront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -1.948 f  battelfront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=36, routed)          1.539    -0.409    battelfront_ww2_unit/p1_y_reg_reg[9]_0[1]
    SLICE_X8Y22          LUT5 (Prop_lut5_I2_O)        0.124    -0.285 r  battelfront_ww2_unit/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.427     1.142    battelfront_ww2_unit/led_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.124     1.266 r  battelfront_ww2_unit/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.520     3.786    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.291 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.291    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.455ns (48.130%)  route 4.801ns (51.870%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 f  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          2.825     0.845    battelfront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.327     1.172 r  battelfront_ww2_unit/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.976     3.149    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.709     6.858 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.858    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 4.110ns (54.660%)  route 3.409ns (45.340%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.615    -2.404    battelfront_ww2_unit/clk_out1
    SLICE_X4Y25          FDPE                                         r  battelfront_ww2_unit/p1_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDPE (Prop_fdpe_C_Q)         0.456    -1.948 r  battelfront_ww2_unit/p1_y_reg_reg[5]/Q
                         net (fo=35, routed)          1.133    -0.814    battelfront_ww2_unit/p1_y_reg_reg[9]_0[5]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.124    -0.690 r  battelfront_ww2_unit/led_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.276     1.585    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.115 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.115    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 4.319ns (61.952%)  route 2.653ns (38.048%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  battelfront_ww2_unit/p1_x_reg_reg[7]/Q
                         net (fo=40, routed)          0.918    -1.024    battelfront_ww2_unit/p1_x_reg_reg[9]_0[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.152    -0.872 r  battelfront_ww2_unit/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.734     0.862    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     4.573 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.573    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.048ns (59.505%)  route 2.755ns (40.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.551    -2.468    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDSE (Prop_fdse_C_Q)         0.518    -1.950 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.755     0.806    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.336 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.336    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 3.980ns (60.545%)  route 2.593ns (39.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.549    -2.470    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.593     0.580    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.104 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.104    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 4.023ns (61.409%)  route 2.528ns (38.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.549    -2.470    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDSE (Prop_fdse_C_Q)         0.518    -1.952 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.528     0.577    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 3.975ns (60.801%)  route 2.563ns (39.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.549    -2.470    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.563     0.549    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.069 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.339ns (77.203%)  route 0.395ns (22.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.582    -0.547    vga_sync_unit/clk_out1
    SLICE_X3Y25          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.395    -0.011    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.187 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.187    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.345ns (69.030%)  route 0.603ns (30.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.603     0.168    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.372 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.372    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.384ns (69.408%)  route 0.610ns (30.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.610     0.198    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.417 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.417    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.361ns (68.003%)  route 0.640ns (31.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.640     0.228    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.424 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.424    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.461ns (73.115%)  route 0.537ns (26.885%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.582    -0.547    battelfront_ww2_unit/clk_out1
    SLICE_X0Y24          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  battelfront_ww2_unit/p1_x_reg_reg[9]/Q
                         net (fo=29, routed)          0.163    -0.243    battelfront_ww2_unit/p1_x_reg_reg[9]_0[7]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.048    -0.195 r  battelfront_ww2_unit/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.374     0.179    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     1.451 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.451    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.366ns (66.540%)  route 0.687ns (33.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.687     0.251    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.476 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.476    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.368ns (66.436%)  route 0.691ns (33.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    vga_sync_unit/clk_out1
    SLICE_X14Y23         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.691     0.280    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.484 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.484    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.386ns (67.069%)  route 0.680ns (32.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.680     0.268    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.490 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.369ns (65.926%)  route 0.707ns (34.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.707     0.295    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.499 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.499    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.390ns (66.270%)  route 0.707ns (33.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.707     0.296    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.522 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.522    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.331ns  (logic 4.835ns (39.208%)  route 7.496ns (60.792%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.621    -2.398    battelfront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  battelfront_ww2_unit/p1_x_reg_reg[3]/Q
                         net (fo=48, routed)          2.031     0.089    battelfront_ww2_unit/p1_x_reg_reg[9]_0[3]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.150     0.239 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_35/O
                         net (fo=6, routed)           0.979     1.218    battelfront_ww2_unit/led_OBUF[5]_inst_i_35_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.348     1.566 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=3, routed)           0.823     2.389    battelfront_ww2_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124     2.513 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_27/O
                         net (fo=1, routed)           0.667     3.180    battelfront_ww2_unit/led_OBUF[4]_inst_i_27_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.304 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.877     4.180    battelfront_ww2_unit/led_OBUF[4]_inst_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     4.304 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.120     6.425    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.933 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.933    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.753ns  (logic 4.820ns (41.014%)  route 6.933ns (58.986%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.621    -2.398    battelfront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  battelfront_ww2_unit/p1_x_reg_reg[3]/Q
                         net (fo=48, routed)          1.631    -0.310    battelfront_ww2_unit/p1_x_reg_reg[9]_0[3]
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.152    -0.158 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_30/O
                         net (fo=6, routed)           0.627     0.468    battelfront_ww2_unit/led_OBUF[5]_inst_i_30_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.326     0.794 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_37/O
                         net (fo=4, routed)           0.969     1.763    battelfront_ww2_unit/led_OBUF[5]_inst_i_37_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     1.887 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_27/O
                         net (fo=1, routed)           0.466     2.353    battelfront_ww2_unit/led_OBUF[5]_inst_i_27_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     2.477 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.716     3.194    battelfront_ww2_unit/led_OBUF[5]_inst_i_7_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.318 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.524     5.841    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.356 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.356    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.209ns (43.414%)  route 5.486ns (56.586%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.615    -2.404    battelfront_ww2_unit/clk_out1
    SLICE_X4Y24          FDCE                                         r  battelfront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -1.948 f  battelfront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=36, routed)          1.539    -0.409    battelfront_ww2_unit/p1_y_reg_reg[9]_0[1]
    SLICE_X8Y22          LUT5 (Prop_lut5_I2_O)        0.124    -0.285 r  battelfront_ww2_unit/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.427     1.142    battelfront_ww2_unit/led_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.124     1.266 r  battelfront_ww2_unit/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.520     3.786    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.291 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.291    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.455ns (48.130%)  route 4.801ns (51.870%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419    -1.980 f  battelfront_ww2_unit/p1_x_reg_reg[0]/Q
                         net (fo=69, routed)          2.825     0.845    battelfront_ww2_unit/p1_x_reg_reg[9]_0[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.327     1.172 r  battelfront_ww2_unit/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.976     3.149    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.709     6.858 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.858    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 4.110ns (54.660%)  route 3.409ns (45.340%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.615    -2.404    battelfront_ww2_unit/clk_out1
    SLICE_X4Y25          FDPE                                         r  battelfront_ww2_unit/p1_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDPE (Prop_fdpe_C_Q)         0.456    -1.948 r  battelfront_ww2_unit/p1_y_reg_reg[5]/Q
                         net (fo=35, routed)          1.133    -0.814    battelfront_ww2_unit/p1_y_reg_reg[9]_0[5]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.124    -0.690 r  battelfront_ww2_unit/led_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.276     1.585    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.115 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.115    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 4.319ns (61.952%)  route 2.653ns (38.048%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.620    -2.399    battelfront_ww2_unit/clk_out1
    SLICE_X0Y23          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  battelfront_ww2_unit/p1_x_reg_reg[7]/Q
                         net (fo=40, routed)          0.918    -1.024    battelfront_ww2_unit/p1_x_reg_reg[9]_0[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.152    -0.872 r  battelfront_ww2_unit/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.734     0.862    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     4.573 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.573    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 4.048ns (59.505%)  route 2.755ns (40.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.551    -2.468    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDSE (Prop_fdse_C_Q)         0.518    -1.950 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.755     0.806    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.336 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.336    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 3.980ns (60.545%)  route 2.593ns (39.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.549    -2.470    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.593     0.580    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.104 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.104    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 4.023ns (61.409%)  route 2.528ns (38.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.549    -2.470    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDSE (Prop_fdse_C_Q)         0.518    -1.952 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.528     0.577    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 3.975ns (60.801%)  route 2.563ns (39.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.549    -2.470    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.563     0.549    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.069 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.339ns (77.203%)  route 0.395ns (22.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.582    -0.547    vga_sync_unit/clk_out1
    SLICE_X3Y25          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.395    -0.011    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.187 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.187    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.345ns (69.030%)  route 0.603ns (30.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.603     0.168    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.372 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.372    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.384ns (69.408%)  route 0.610ns (30.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.610     0.198    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.417 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.417    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.361ns (68.003%)  route 0.640ns (31.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.640     0.228    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.424 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.424    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/p1_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.461ns (73.115%)  route 0.537ns (26.885%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.582    -0.547    battelfront_ww2_unit/clk_out1
    SLICE_X0Y24          FDCE                                         r  battelfront_ww2_unit/p1_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  battelfront_ww2_unit/p1_x_reg_reg[9]/Q
                         net (fo=29, routed)          0.163    -0.243    battelfront_ww2_unit/p1_x_reg_reg[9]_0[7]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.048    -0.195 r  battelfront_ww2_unit/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.374     0.179    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     1.451 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.451    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.366ns (66.540%)  route 0.687ns (33.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.687     0.251    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.476 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.476    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.368ns (66.436%)  route 0.691ns (33.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    vga_sync_unit/clk_out1
    SLICE_X14Y23         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.691     0.280    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.484 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.484    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.386ns (67.069%)  route 0.680ns (32.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.680     0.268    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.490 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.369ns (65.926%)  route 0.707ns (34.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.553    -0.576    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDSE (Prop_fdse_C_Q)         0.164    -0.412 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.707     0.295    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.499 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.499    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.390ns (66.270%)  route 0.707ns (33.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.554    -0.575    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.707     0.296    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.522 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.522    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.689ns (22.690%)  route 5.756ns (77.310%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.582     7.445    vga_sync_unit_n_103
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    -2.078    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.689ns (22.690%)  route 5.756ns (77.310%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.582     7.445    vga_sync_unit_n_103
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    -2.078    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.689ns (22.720%)  route 5.746ns (77.280%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.572     7.435    vga_sync_unit_n_103
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.689ns (22.720%)  route 5.746ns (77.280%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.572     7.435    vga_sync_unit_n_103
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.689ns (22.865%)  route 5.699ns (77.135%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.525     7.388    vga_sync_unit_n_103
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    -2.078    clock
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.385ns  (logic 1.689ns (22.874%)  route 5.696ns (77.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.522     7.385    vga_sync_unit_n_103
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.786%)  route 0.494ns (70.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.494     0.703    battelfront_ww2_unit/AR[0]
    SLICE_X3Y15          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.860    -0.309    battelfront_ww2_unit/clk_out1
    SLICE_X3Y15          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battelfront_ww2_unit/p2_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.336ns (43.678%)  route 0.433ns (56.322%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.433     0.654    battelfront_ww2_unit/sw_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  battelfront_ww2_unit/p2_x_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     0.699    battelfront_ww2_unit/p2_x_reg[4]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.769 r  battelfront_ww2_unit/p2_x_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.769    battelfront_ww2_unit/p2_x_reg_reg[4]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p2_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.262ns (33.997%)  route 0.508ns (66.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=21, routed)          0.508     0.725    battelfront_ww2_unit/sw_IBUF[3]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.770 r  battelfront_ww2_unit/projectile_p2_y_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.770    battelfront_ww2_unit/projectile_p2_y_next0_in[0]
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.855    -0.314    battelfront_ww2_unit/clk_out1
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p2_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.265ns (34.254%)  route 0.508ns (65.746%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=21, routed)          0.508     0.725    battelfront_ww2_unit/sw_IBUF[3]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.048     0.773 r  battelfront_ww2_unit/projectile_p2_y_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.773    battelfront_ww2_unit/projectile_p2_y_next0_in[5]
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.855    -0.314    battelfront_ww2_unit/clk_out1
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battelfront_ww2_unit/p2_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.372ns (46.196%)  route 0.433ns (53.804%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.433     0.654    battelfront_ww2_unit/sw_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  battelfront_ww2_unit/p2_x_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     0.699    battelfront_ww2_unit/p2_x_reg[4]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.805 r  battelfront_ww2_unit/p2_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.805    battelfront_ww2_unit/p2_x_reg_reg[4]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.210ns (25.408%)  route 0.615ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.615     0.825    battelfront_ww2_unit/AR[0]
    SLICE_X5Y15          FDPE                                         f  battelfront_ww2_unit/p2_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X5Y15          FDPE                                         r  battelfront_ww2_unit/p2_y_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.689ns (22.524%)  route 5.811ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.243     6.797    vga_sync_unit/rgb_reg0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.579     7.500    vga_sync_unit_n_105
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X13Y25         FDSE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.689ns (22.690%)  route 5.756ns (77.310%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.582     7.445    vga_sync_unit_n_103
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    -2.078    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.689ns (22.690%)  route 5.756ns (77.310%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.582     7.445    vga_sync_unit_n_103
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    -2.078    clock
    SLICE_X14Y26         FDSE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.689ns (22.720%)  route 5.746ns (77.280%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.572     7.435    vga_sync_unit_n_103
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.689ns (22.720%)  route 5.746ns (77.280%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.572     7.435    vga_sync_unit_n_103
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X14Y25         FDSE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.689ns (22.865%)  route 5.699ns (77.135%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.525     7.388    vga_sync_unit_n_103
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.435    -2.078    clock
    SLICE_X13Y26         FDSE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.385ns  (logic 1.689ns (22.874%)  route 5.696ns (77.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=109, routed)         3.988     5.429    vga_sync_unit/AR[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.553 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=14, routed)          1.186     6.739    vga_sync_unit/rgb_reg0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.863 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.522     7.385    vga_sync_unit_n_103
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         1.433    -2.080    clock
    SLICE_X12Y25         FDSE                                         r  rgb_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.210ns (29.786%)  route 0.494ns (70.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.494     0.703    battelfront_ww2_unit/AR[0]
    SLICE_X3Y15          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.860    -0.309    battelfront_ww2_unit/clk_out1
    SLICE_X3Y15          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.893%)  route 0.542ns (72.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.542     0.751    battelfront_ww2_unit/AR[0]
    SLICE_X5Y14          FDCE                                         f  battelfront_ww2_unit/p2_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.859    -0.310    battelfront_ww2_unit/clk_out1
    SLICE_X5Y14          FDCE                                         r  battelfront_ww2_unit/p2_y_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battelfront_ww2_unit/p2_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.336ns (43.678%)  route 0.433ns (56.322%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.433     0.654    battelfront_ww2_unit/sw_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  battelfront_ww2_unit/p2_x_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     0.699    battelfront_ww2_unit/p2_x_reg[4]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.769 r  battelfront_ww2_unit/p2_x_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.769    battelfront_ww2_unit/p2_x_reg_reg[4]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p2_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.262ns (33.997%)  route 0.508ns (66.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=21, routed)          0.508     0.725    battelfront_ww2_unit/sw_IBUF[3]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.770 r  battelfront_ww2_unit/projectile_p2_y_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.770    battelfront_ww2_unit/projectile_p2_y_next0_in[0]
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.855    -0.314    battelfront_ww2_unit/clk_out1
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p2_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.265ns (34.254%)  route 0.508ns (65.746%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=21, routed)          0.508     0.725    battelfront_ww2_unit/sw_IBUF[3]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.048     0.773 r  battelfront_ww2_unit/projectile_p2_y_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.773    battelfront_ww2_unit/projectile_p2_y_next0_in[5]
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.855    -0.314    battelfront_ww2_unit/clk_out1
    SLICE_X6Y18          FDCE                                         r  battelfront_ww2_unit/projectile_p2_y_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battelfront_ww2_unit/p2_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.372ns (46.196%)  route 0.433ns (53.804%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.433     0.654    battelfront_ww2_unit/sw_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  battelfront_ww2_unit/p2_x_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     0.699    battelfront_ww2_unit/p2_x_reg[4]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.805 r  battelfront_ww2_unit/p2_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.805    battelfront_ww2_unit/p2_x_reg_reg[4]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X0Y17          FDCE                                         r  battelfront_ww2_unit/p2_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/p2_y_reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.210ns (25.408%)  route 0.615ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=109, routed)         0.615     0.825    battelfront_ww2_unit/AR[0]
    SLICE_X5Y15          FDPE                                         f  battelfront_ww2_unit/p2_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=119, routed)         0.858    -0.311    battelfront_ww2_unit/clk_out1
    SLICE_X5Y15          FDPE                                         r  battelfront_ww2_unit/p2_y_reg_reg[5]/C





