`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/12/2025 08:44:52 PM
// Design Name: 
// Module Name: reg_decode_to_execute
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

// falta agregar lo de hazard unit
module reg_decode_to_execute (
    input             clk,
    input             reset,
    input             clr,

    // --------- DATOS (desde etapa D) ----------
    input      [31:0] RD1D, RD2D, PCD, ImmExtD, PCPlus4D,
    input      [4:0]  RdD,

    // --------- DATOS (hacia etapa E) ----------
    output reg [31:0] RD1E, RD2E, PCE, ImmExtE, PCPlus4E,
    output reg [4:0]  RdE,
    
    // hazard
    input [4:0] Rs1D, Rs2D, 
    output reg [4:0] Rs1E, Rs2E 
);

    always @ (posedge clk or posedge reset) begin
        if (reset) begin
            RD1E <= 0; RD2E <= 0; PCE <= 0; RdE <= 0; ImmExtE <= 0; PCPlus4E <= 0;
            Rs1E <= 0; Rs2E <= 0;
        end 
        else begin
            if(clr) begin
                // ðŸ›‘ SI HAY FLUSH, LIMPIAMOS A CERO (NOP)
                RD1E <= 0; RD2E <= 0; PCE <= 0; RdE <= 0; ImmExtE <= 0; PCPlus4E <= 0;
                Rs1E <= 0; Rs2E <= 0;
            end 
            else begin 
                // âœ… ESTE 'ELSE' FALTABA EN TU CÃ“DIGO
                // SI NO HAY FLUSH, CARGAMOS DATOS NORMALMENTE
                RD1E <= RD1D; RD2E <= RD2D; PCE <= PCD; RdE <= RdD; ImmExtE <= ImmExtD; PCPlus4E <= PCPlus4D;
                Rs1E <= Rs1D; Rs2E <= Rs2D;
            end
        end
    end
endmodule
