INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:16:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.327ns (26.536%)  route 3.674ns (73.464%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1409, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X10Y99         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[4]/Q
                         net (fo=9, routed)           0.772     1.534    lsq1/handshake_lsq_lsq1_core/stq_addr_4_q[4]
    SLICE_X11Y90         LUT6 (Prop_lut6_I1_O)        0.043     1.577 r  lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_98/O
                         net (fo=1, routed)           0.000     1.577    lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_98_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     1.859 r  lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_36/CO[2]
                         net (fo=7, routed)           0.607     2.466    lsq1/handshake_lsq_lsq1_core/p_5_in283_in
    SLICE_X13Y99         LUT5 (Prop_lut5_I3_O)        0.123     2.589 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_38/O
                         net (fo=1, routed)           0.000     2.589    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_38_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.777 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.001     2.778    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_15_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.923 f  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_13/O[3]
                         net (fo=1, routed)           0.313     3.236    lsq1/handshake_lsq_lsq1_core/TEMP_63_double_out1[11]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.120     3.356 f  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[30]_i_4/O
                         net (fo=33, routed)          0.536     3.891    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[30]_i_4_n_0
    SLICE_X18Y103        LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_21/O
                         net (fo=1, routed)           0.229     4.164    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_21_n_0
    SLICE_X18Y103        LUT6 (Prop_lut6_I5_O)        0.043     4.207 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_11/O
                         net (fo=1, routed)           0.228     4.435    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_11_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I4_O)        0.043     4.478 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_3/O
                         net (fo=3, routed)           0.178     4.656    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_3_n_0
    SLICE_X15Y104        LUT5 (Prop_lut5_I4_O)        0.043     4.699 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_1/O
                         net (fo=32, routed)          0.810     5.509    lsq1/handshake_lsq_lsq1_core/p_25_in
    SLICE_X21Y126        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1409, unset)         0.483     6.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y126        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[30]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X21Y126        FDRE (Setup_fdre_C_CE)      -0.194     5.953    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[30]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.444    




