#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Aug  5 09:05:32 2023
# Process ID: 63552
# Current directory: D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1\vivado.jou
# Running On: DESKTOP-PPMNIMR, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16857 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1301.828 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_AM_DM_0_0/design_1_AM_DM_0_0.dcp' for cell 'design_1_i/AM_DM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_DATA_SELE_0_0/design_1_DATA_SELE_0_0.dcp' for cell 'design_1_i/DATA_SELE_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_D_trig_0_0/design_1_D_trig_0_0.dcp' for cell 'design_1_i/D_trig_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_D_trig_0_1/design_1_D_trig_0_1.dcp' for cell 'design_1_i/D_trig_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_D_trig_0_2/design_1_D_trig_0_2.dcp' for cell 'design_1_i/D_trig_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_FM_DM_0_0/design_1_FM_DM_0_0.dcp' for cell 'design_1_i/FM_DM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_FREQ_counter_0_1/design_1_FREQ_counter_0_1.dcp' for cell 'design_1_i/FREQ_counter_AM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_FREQ_counter_0_0/design_1_FREQ_counter_0_0.dcp' for cell 'design_1_i/FREQ_counter_FM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_FREQ_counter_FM_0/design_1_FREQ_counter_FM_0.dcp' for cell 'design_1_i/FREQ_counter_PSK'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_LTC2248_0_0/design_1_LTC2248_0_0.dcp' for cell 'design_1_i/LTC2248_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_RMS_0_1/design_1_MOV_RMS_0_1.dcp' for cell 'design_1_i/MOV_RMS_AM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_RMS_AM_0/design_1_MOV_RMS_AM_0.dcp' for cell 'design_1_i/MOV_RMS_FM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_RMS_FM_1/design_1_MOV_RMS_FM_1.dcp' for cell 'design_1_i/MOV_RMS_PSK'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_VPP_TOP_0_0/design_1_MOV_VPP_TOP_0_0.dcp' for cell 'design_1_i/MOV_VPP_TOP_AM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_VPP_TOP_1_0/design_1_MOV_VPP_TOP_1_0.dcp' for cell 'design_1_i/MOV_VPP_TOP_FM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/design_1_PSK_DM_0_0.dcp' for cell 'design_1_i/PSK_DM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_PSK_OUT_0_0/design_1_PSK_OUT_0_0.dcp' for cell 'design_1_i/PSK_OUT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp' for cell 'design_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.dcp' for cell 'design_1_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.dcp' for cell 'design_1_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.dcp' for cell 'design_1_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.dcp' for cell 'design_1_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_clock_1M_0_0/design_1_clock_1M_0_0.dcp' for cell 'design_1_i/clock_1M_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_0/design_1_system_ila_FM_0.dcp' for cell 'design_1_i/system_ila_AM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_SELE_0/design_1_system_ila_SELE_0.dcp' for cell 'design_1_i/system_ila_DAC'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp' for cell 'design_1_i/system_ila_FM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_AM_0/design_1_system_ila_AM_0.dcp' for cell 'design_1_i/system_ila_FREQ'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_1/design_1_system_ila_VPP_1.dcp' for cell 'design_1_i/system_ila_SELE'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_2/design_1_system_ila_FM_2.dcp' for cell 'design_1_i/system_ila_VPP'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_0/design_1_system_ila_VPP_0.dcp' for cell 'design_1_i/system_ila_VPP1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_DAC8830_WR_0_0/design_1_DAC8830_WR_0_0.dcp' for cell 'design_1_i/DAC_1/DAC8830_WR_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_DAC8830_spi_0_0/design_1_DAC8830_spi_0_0.dcp' for cell 'design_1_i/DAC_1/DAC8830_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_DAC8830_WR_0_1/design_1_DAC8830_WR_0_1.dcp' for cell 'design_1_i/DAC_2/DAC8830_WR_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_DAC8830_spi_0_1/design_1_DAC8830_spi_0_1.dcp' for cell 'design_1_i/DAC_2/DAC8830_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_AD5664_WR_0_0/design_1_AD5664_WR_0_0.dcp' for cell 'design_1_i/DAC_3/AD5664_WR_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_AD5664_spi_0_0/design_1_AD5664_spi_0_0.dcp' for cell 'design_1_i/DAC_3/AD5664_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_AM/inst/ila_lib UUID: de6030c0-5c5c-5453-913b-87f12a6984de 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_DAC/inst/ila_lib UUID: 3009670f-ad92-54e9-9658-d67357ad3580 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_FM/inst/ila_lib UUID: a60f378c-d56d-52ba-9ff0-397f3f364749 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_FREQ/inst/ila_lib UUID: c0fa846d-555e-585a-8910-424e915e1836 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_SELE/inst/ila_lib UUID: f5281d42-216e-59ba-8e4d-8abcd0a080b2 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_VPP/inst/ila_lib UUID: 2c4b02dd-ebd6-59c6-93ce-b151460f1be1 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_VPP1/inst/ila_lib UUID: 0f42f383-8b90-5145-91a4-610d6fa3142e 
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_FM/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_FM/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_FM/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_FM/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_AM/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_AM/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_AM/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_AM/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_VPP/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_VPP/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_VPP/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_FM_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_VPP/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_VPP1/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_VPP1/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_VPP1/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_VPP1/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_AM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_FREQ/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_AM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_FREQ/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_AM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_FREQ/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_AM_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_FREQ/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_board.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_board.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.xdc] for cell 'design_1_i/axi_gpio_5/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_board.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_board.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.xdc] for cell 'design_1_i/axi_gpio_6/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_board.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_board.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.xdc] for cell 'design_1_i/axi_gpio_7/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_board.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_board.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.xdc] for cell 'design_1_i/axi_gpio_8/U0'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_SELE/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_SELE/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_SELE/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_VPP_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_SELE/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_SELE_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_DAC/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_SELE_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_DAC/inst/ila_lib/inst'
Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_SELE_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_DAC/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_system_ila_SELE_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_DAC/inst/ila_lib/inst'
Parsing XDC File [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc]
WARNING: [Vivado 12-584] No ports matched 'ADC_SDIO[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_SDIO[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_CS[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_CS[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_SCLK[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ADC_SCLK[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[11]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[10]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[9]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[8]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[7]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[6]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[5]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[4]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[3]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[2]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[1]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[1]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[2]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[3]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[4]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[5]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[6]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[7]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[8]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[9]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[10]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_p_0[11]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dco_p_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dco_p_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk1_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk2_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk1_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk2_0'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[11]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[10]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[9]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[8]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[7]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[6]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[5]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[4]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[3]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[2]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[1]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[0]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[1]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[2]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[3]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[4]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[5]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[6]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[7]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[8]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[9]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[10]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_0[11]'. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Project/ZYNQ/7035/test2023/test2023.srcs/constrs_1/new/first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1538.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 832 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 832 instances

63 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1538.074 ; gain = 236.246
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1582.707 ; gain = 44.633

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18bfeb8e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2378.754 ; gain = 796.047

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = aae41a07ec073080.
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2751.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2751.395 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17337152e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2751.395 ; gain = 43.859

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/system_ila_AM/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[13]_i_3, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/system_ila_DAC/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/system_ila_FREQ/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[13]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23c0e0ec4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2751.395 ; gain = 43.859
INFO: [Opt 31-389] Phase Retarget created 132 cells and removed 249 cells
INFO: [Opt 31-1021] In phase Retarget, 199 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 3 Constant propagation | Checksum: 23a350c9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2751.395 ; gain = 43.859
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 696 cells
INFO: [Opt 31-1021] In phase Constant propagation, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b8ed30c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2751.395 ; gain = 43.859
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 433 cells
INFO: [Opt 31-1021] In phase Sweep, 5701 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/FREQ_counter_AM/inst/EN_2_reg_0_BUFG_inst to drive 143 load(s) on clock net design_1_i/FREQ_counter_AM/inst/EN_2_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/FREQ_counter_FM/inst/EN_2_reg_0_BUFG_inst to drive 145 load(s) on clock net design_1_i/FREQ_counter_FM/inst/EN_2_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/FREQ_counter_PSK/inst/EN_2_reg_0_BUFG_inst to drive 143 load(s) on clock net design_1_i/FREQ_counter_PSK/inst/EN_2_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/PSK_DM_0/inst/test_dmfm/dm1/myclk_diver64/en_reg_0_BUFG_inst to drive 7986 load(s) on clock net design_1_i/PSK_DM_0/inst/test_dmfm/dm1/myclk_diver64/en_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/FM_DM_0/inst/test_dmfm/dm1/myclk_diver64/CLK_BUFG_inst to drive 9764 load(s) on clock net design_1_i/FM_DM_0/inst/test_dmfm/dm1/myclk_diver64/CLK_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/AM_DM_0/inst/AMDM1/myclk_diver64/clk_div64_BUFG_inst to drive 8549 load(s) on clock net design_1_i/AM_DM_0/inst/AMDM1/myclk_diver64/clk_div64_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_BUFG_inst to drive 38 load(s) on clock net design_1_i/DAC_3/AD5664_spi_0/inst/clk_25M_BUFG
INFO: [Opt 31-193] Inserted 7 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 2330e374a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2751.395 ; gain = 43.859
INFO: [Opt 31-662] Phase BUFG optimization created 7 cells of which 7 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 21aa404ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2751.395 ; gain = 43.859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[1]_i_1 into driver instance design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_2, which resulted in an inversion of 22 pins
Phase 7 Post Processing Netlist | Checksum: 1e0c34eb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2751.395 ; gain = 43.859
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             132  |             249  |                                            199  |
|  Constant propagation         |              18  |             696  |                                             70  |
|  Sweep                        |               0  |             433  |                                           5701  |
|  BUFG optimization            |               7  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             78  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2751.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21c758dd6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2751.395 ; gain = 43.859

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 178 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 238 newly gated: 0 Total Ports: 356
Ending PowerOpt Patch Enables Task | Checksum: 1df1de796

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.818 . Memory (MB): peak = 3770.395 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1df1de796

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3770.395 ; gain = 1019.000

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17ebec8bb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3770.395 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17ebec8bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3770.395 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3770.395 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17ebec8bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:19 . Memory (MB): peak = 3770.395 ; gain = 2232.320
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d5dd1d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3770.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f0d0692a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a87edd1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a87edd1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17a87edd1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1adf5a46a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fe189de2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fe189de2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 678 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 297 nets or LUTs. Breaked 0 LUT, combined 297 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3770.395 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            297  |                   297  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            297  |                   297  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17924caef

Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1903c579b

Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1903c579b

Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13c7c4274

Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 616c1939

Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e69f8903

Time (s): cpu = 00:00:45 ; elapsed = 00:01:26 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 131213d59

Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 545be9b0

Time (s): cpu = 00:00:49 ; elapsed = 00:01:39 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 9bb2fe93

Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1968c93df

Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1968c93df

Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dcef2654

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.891 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d46acb16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/FM_DM_0/inst/test_dmfm/dm1/DS_fir1/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/AM_DM_0/inst/AMDM1/DS_fir6/sys_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/MOV_RMS_AM/inst/RMStest/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/MOV_RMS_PSK/inst/RMStest/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/MOV_RMS_FM/inst/RMStest/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15f615d18

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dcef2654

Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.891. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f76e3e76

Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 3770.395 ; gain = 0.000

Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f76e3e76

Time (s): cpu = 00:01:02 ; elapsed = 00:02:07 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f76e3e76

Time (s): cpu = 00:01:02 ; elapsed = 00:02:08 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f76e3e76

Time (s): cpu = 00:01:03 ; elapsed = 00:02:08 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: f76e3e76

Time (s): cpu = 00:01:03 ; elapsed = 00:02:09 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3770.395 ; gain = 0.000

Time (s): cpu = 00:01:03 ; elapsed = 00:02:09 . Memory (MB): peak = 3770.395 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fd02fa7

Time (s): cpu = 00:01:03 ; elapsed = 00:02:09 . Memory (MB): peak = 3770.395 ; gain = 0.000
Ending Placer Task | Checksum: 146625764

Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3770.395 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 3770.395 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3770.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3770.395 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 79e55223 ConstDB: 0 ShapeSum: cc7d0541 RouteDB: 0
Post Restoration Checksum: NetGraph: 2664c545 NumContArr: 95f41b94 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: bc58e0d9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bc58e0d9

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3770.395 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bc58e0d9

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3770.395 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bbcff524

Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 3863.418 ; gain = 93.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.098  | TNS=0.000  | WHS=-0.269 | THS=-3331.116|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1bd8e05b9

Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 4077.074 ; gain = 306.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.098  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2a10f6f29

Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 4077.074 ; gain = 306.680

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00941791 %
  Global Horizontal Routing Utilization  = 0.00389717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 104237
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 104229
  Number of Partially Routed Nets     = 8
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22045c022

Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 4077.074 ; gain = 306.680

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22045c022

Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 4077.074 ; gain = 306.680
Phase 3 Initial Routing | Checksum: 12dcfbdae

Time (s): cpu = 00:01:07 ; elapsed = 00:01:52 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1760
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.712  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1005f5b67

Time (s): cpu = 00:01:15 ; elapsed = 00:02:07 . Memory (MB): peak = 4089.020 ; gain = 318.625
Phase 4 Rip-up And Reroute | Checksum: 1005f5b67

Time (s): cpu = 00:01:15 ; elapsed = 00:02:07 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1005f5b67

Time (s): cpu = 00:01:15 ; elapsed = 00:02:07 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1005f5b67

Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 4089.020 ; gain = 318.625
Phase 5 Delay and Skew Optimization | Checksum: 1005f5b67

Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 110f6ab6c

Time (s): cpu = 00:01:17 ; elapsed = 00:02:12 . Memory (MB): peak = 4089.020 ; gain = 318.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.725  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9b23f91e

Time (s): cpu = 00:01:17 ; elapsed = 00:02:12 . Memory (MB): peak = 4089.020 ; gain = 318.625
Phase 6 Post Hold Fix | Checksum: 9b23f91e

Time (s): cpu = 00:01:17 ; elapsed = 00:02:12 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.98449 %
  Global Horizontal Routing Utilization  = 7.03109 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13de11ca0

Time (s): cpu = 00:01:17 ; elapsed = 00:02:13 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13de11ca0

Time (s): cpu = 00:01:17 ; elapsed = 00:02:13 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 171b13bc3

Time (s): cpu = 00:01:19 ; elapsed = 00:02:18 . Memory (MB): peak = 4089.020 ; gain = 318.625

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.725  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 171b13bc3

Time (s): cpu = 00:01:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4089.020 ; gain = 318.625
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4089.020 ; gain = 318.625

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:02:35 . Memory (MB): peak = 4089.020 ; gain = 318.625
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4089.020 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4089.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 4089.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 4089.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Project/ZYNQ/7035/test2023/test2023.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4089.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
189 Infos, 63 Warnings, 62 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4117.090 ; gain = 28.070
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/mix_reg input design_1_i/FM_DM_0/inst/test_dmfm/mix_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__0 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__1 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__10 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__11 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__12 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__13 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__14 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__15 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__16 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__17 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__18 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__19 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__2 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__20 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__21 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__22 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__23 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__24 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__25 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__26 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__27 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__28 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__29 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__3 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__30 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__31 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__32 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__33 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__33/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__34 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__34/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__35 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__35/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__36 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__36/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__37 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__37/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__38 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__38/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__39 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__39/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__4 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__40 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__40/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__41 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__42 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__42/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__43 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__43/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__44 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__44/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__45 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__45/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__46 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__46/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__47 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__47/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__48 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__48/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__49 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__49/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__5 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__50 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__51 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__52 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__52/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__53 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__53/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__54 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__54/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__55 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__55/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__56 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__56/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__57 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__57/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__58 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__58/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__59 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__59/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__6 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__60 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__60/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__61 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__62 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__62/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__63 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__63/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__64 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__64/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__65 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__65/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__66 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__66/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__67 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__67/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__68 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__68/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__69 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__69/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__7 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__70 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__70/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__71 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__72 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__72/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__73 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__73/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__74 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__74/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__75 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__75/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__76 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__76/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__77 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__77/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__78 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__78/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__79 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__79/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__8 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__80 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__80/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__81 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__81/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__82 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__82/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__83 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__83/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__84 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__84/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__85 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__85/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__86 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__86/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__87 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__87/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__88 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__88/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__89 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__89/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__9 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__90 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__90/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__91 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__91/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__92 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__92/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__93 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__93/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__94 input design_1_i/FM_DM_0/inst/test_dmfm/testFM/p_0_out__94/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg input design_1_i/PSK_DM_0/inst/test_dmfm/mix_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out input design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out__0 input design_1_i/PSK_DM_0/inst/test_dmfm/testFM/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__10 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__11 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__12 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__5 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__6 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__7 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__8 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__9 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__10 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__11 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__12 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__5 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__6 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__7 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__8 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__9 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__10 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__11 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__12 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__5 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__6 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__7 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__8 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__9 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__10 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__11 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__12 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__5 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__6 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__7 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__8 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__9 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__10 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__11 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__12 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__5 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__6 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__7 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__8 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__9 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__0 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__1 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__2 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__3 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__4 output design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__10 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__11 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__12 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__5 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__6 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__7 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__8 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__9 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir1/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__10 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__11 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__12 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__5 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__6 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__7 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__8 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__9 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir2/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__10 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__11 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__12 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__5 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__6 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__7 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__8 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__9 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir3/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__10 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__11 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__12 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__5 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__6 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__7 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__8 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__9 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir4/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__10 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__11 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__12 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__5 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__6 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__7 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__8 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__9 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__0 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__1 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__2 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__3 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__4 multiplier stage design_1_i/AM_DM_0/inst/AMDM1/DS_fir5/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 67 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 65 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1446 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 4663.910 ; gain = 546.820
INFO: [Common 17-206] Exiting Vivado at Sat Aug  5 09:15:48 2023...
