<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ifpga_hw.h source code [dpdk/drivers/raw/ifpga_rawdev/base/ifpga_hw.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="feature,feature_irq_ctx,feature_ops,ifpga_afu_info,ifpga_feature_state,ifpga_fme_hw,ifpga_fme_state,ifpga_hw,ifpga_port_hw,ifpga_port_state "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk/drivers/raw/ifpga_rawdev/base/ifpga_hw.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk</a>/<a href='../../..'>drivers</a>/<a href='../..'>raw</a>/<a href='..'>ifpga_rawdev</a>/<a href='./'>base</a>/<a href='ifpga_hw.h.html'>ifpga_hw.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_IFPGA_HW_H_">_IFPGA_HW_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_IFPGA_HW_H_" data-ref="_M/_IFPGA_HW_H_">_IFPGA_HW_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="ifpga_defines.h.html">"ifpga_defines.h"</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="opae_ifpga_hw_api.h.html">"opae_ifpga_hw_api.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><b>enum</b> <dfn class="type def" id="ifpga_feature_state" title='ifpga_feature_state' data-ref="ifpga_feature_state">ifpga_feature_state</dfn> {</td></tr>
<tr><th id="12">12</th><td>	<dfn class="enum" id="IFPGA_FEATURE_UNUSED" title='IFPGA_FEATURE_UNUSED' data-ref="IFPGA_FEATURE_UNUSED">IFPGA_FEATURE_UNUSED</dfn> = <var>0</var>,</td></tr>
<tr><th id="13">13</th><td>	<dfn class="enum" id="IFPGA_FEATURE_ATTACHED" title='IFPGA_FEATURE_ATTACHED' data-ref="IFPGA_FEATURE_ATTACHED">IFPGA_FEATURE_ATTACHED</dfn>,</td></tr>
<tr><th id="14">14</th><td>};</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>struct</b> <dfn class="type def" id="feature_irq_ctx" title='feature_irq_ctx' data-ref="feature_irq_ctx">feature_irq_ctx</dfn> {</td></tr>
<tr><th id="17">17</th><td>	<em>int</em> <dfn class="decl field" id="feature_irq_ctx::eventfd" title='feature_irq_ctx::eventfd' data-ref="feature_irq_ctx::eventfd">eventfd</dfn>;</td></tr>
<tr><th id="18">18</th><td>	<em>int</em> <dfn class="decl field" id="feature_irq_ctx::idx" title='feature_irq_ctx::idx' data-ref="feature_irq_ctx::idx">idx</dfn>;</td></tr>
<tr><th id="19">19</th><td>};</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>struct</b> <dfn class="type def" id="feature" title='feature' data-ref="feature">feature</dfn> {</td></tr>
<tr><th id="22">22</th><td>	<b>enum</b> <a class="type" href="#ifpga_feature_state" title='ifpga_feature_state' data-ref="ifpga_feature_state">ifpga_feature_state</a> <dfn class="decl field" id="feature::state" title='feature::state' data-ref="feature::state">state</dfn>;</td></tr>
<tr><th id="23">23</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="feature::name" title='feature::name' data-ref="feature::name">name</dfn>;</td></tr>
<tr><th id="24">24</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="feature::id" title='feature::id' data-ref="feature::id">id</dfn>;</td></tr>
<tr><th id="25">25</th><td>	<a class="typedef" href="opae_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="decl field" id="feature::addr" title='feature::addr' data-ref="feature::addr">addr</dfn>;</td></tr>
<tr><th id="26">26</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="feature::phys_addr" title='feature::phys_addr' data-ref="feature::phys_addr">phys_addr</dfn>;</td></tr>
<tr><th id="27">27</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="feature::size" title='feature::size' data-ref="feature::size">size</dfn>;</td></tr>
<tr><th id="28">28</th><td>	<em>int</em> <dfn class="decl field" id="feature::revision" title='feature::revision' data-ref="feature::revision">revision</dfn>;</td></tr>
<tr><th id="29">29</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="feature::cap" title='feature::cap' data-ref="feature::cap">cap</dfn>;</td></tr>
<tr><th id="30">30</th><td>	<em>int</em> <dfn class="decl field" id="feature::vfio_dev_fd" title='feature::vfio_dev_fd' data-ref="feature::vfio_dev_fd">vfio_dev_fd</dfn>;</td></tr>
<tr><th id="31">31</th><td>	<b>struct</b> <a class="type" href="#feature_irq_ctx" title='feature_irq_ctx' data-ref="feature_irq_ctx">feature_irq_ctx</a> *<dfn class="decl field" id="feature::ctx" title='feature::ctx' data-ref="feature::ctx">ctx</dfn>;</td></tr>
<tr><th id="32">32</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="feature::ctx_num" title='feature::ctx_num' data-ref="feature::ctx_num">ctx_num</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>	<em>void</em> *<dfn class="decl field" id="feature::parent" title='feature::parent' data-ref="feature::parent">parent</dfn>;		<i>/* to parent hw data structure */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>	<b>struct</b> <a class="type" href="#feature_ops" title='feature_ops' data-ref="feature_ops">feature_ops</a> *<dfn class="decl field" id="feature::ops" title='feature::ops' data-ref="feature::ops">ops</dfn>;<i>/* callback to this private feature */</i></td></tr>
<tr><th id="37">37</th><td>};</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>struct</b> <dfn class="type def" id="feature_ops" title='feature_ops' data-ref="feature_ops">feature_ops</dfn> {</td></tr>
<tr><th id="40">40</th><td>	<em>int</em> (*<dfn class="decl field" id="feature_ops::init" title='feature_ops::init' data-ref="feature_ops::init">init</dfn>)(<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col6 decl" id="106feature" title='feature' data-type='struct feature *' data-ref="106feature">feature</dfn>);</td></tr>
<tr><th id="41">41</th><td>	<em>void</em> (*<dfn class="decl field" id="feature_ops::uinit" title='feature_ops::uinit' data-ref="feature_ops::uinit">uinit</dfn>)(<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col7 decl" id="107feature" title='feature' data-type='struct feature *' data-ref="107feature">feature</dfn>);</td></tr>
<tr><th id="42">42</th><td>	<em>int</em> (*<dfn class="decl field" id="feature_ops::get_prop" title='feature_ops::get_prop' data-ref="feature_ops::get_prop">get_prop</dfn>)(<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col8 decl" id="108feature" title='feature' data-type='struct feature *' data-ref="108feature">feature</dfn>, <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col9 decl" id="109prop" title='prop' data-type='struct feature_prop *' data-ref="109prop">prop</dfn>);</td></tr>
<tr><th id="43">43</th><td>	<em>int</em> (*<dfn class="decl field" id="feature_ops::set_prop" title='feature_ops::set_prop' data-ref="feature_ops::set_prop">set_prop</dfn>)(<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col0 decl" id="110feature" title='feature' data-type='struct feature *' data-ref="110feature">feature</dfn>, <b>struct</b> <a class="type" href="opae_ifpga_hw_api.h.html#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col1 decl" id="111prop" title='prop' data-type='struct feature_prop *' data-ref="111prop">prop</dfn>);</td></tr>
<tr><th id="44">44</th><td>	<em>int</em> (*<dfn class="decl field" id="feature_ops::set_irq" title='feature_ops::set_irq' data-ref="feature_ops::set_irq">set_irq</dfn>)(<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> *<dfn class="local col2 decl" id="112feature" title='feature' data-type='struct feature *' data-ref="112feature">feature</dfn>, <em>void</em> *<dfn class="local col3 decl" id="113irq_set" title='irq_set' data-type='void *' data-ref="113irq_set">irq_set</dfn>);</td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>enum</b> <dfn class="type def" id="ifpga_fme_state" title='ifpga_fme_state' data-ref="ifpga_fme_state">ifpga_fme_state</dfn> {</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="IFPGA_FME_UNUSED" title='IFPGA_FME_UNUSED' data-ref="IFPGA_FME_UNUSED">IFPGA_FME_UNUSED</dfn> = <var>0</var>,</td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="IFPGA_FME_IMPLEMENTED" title='IFPGA_FME_IMPLEMENTED' data-ref="IFPGA_FME_IMPLEMENTED">IFPGA_FME_IMPLEMENTED</dfn>,</td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>struct</b> <dfn class="type def" id="ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</dfn> {</td></tr>
<tr><th id="53">53</th><td>	<b>enum</b> <a class="type" href="#ifpga_fme_state" title='ifpga_fme_state' data-ref="ifpga_fme_state">ifpga_fme_state</a> <dfn class="decl field" id="ifpga_fme_hw::state" title='ifpga_fme_hw::state' data-ref="ifpga_fme_hw::state">state</dfn>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>	<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> <dfn class="decl field" id="ifpga_fme_hw::sub_feature" title='ifpga_fme_hw::sub_feature' data-ref="ifpga_fme_hw::sub_feature">sub_feature</dfn>[<a class="enum" href="ifpga_defines.h.html#FME_FEATURE_ID_MAX" title='FME_FEATURE_ID_MAX' data-ref="FME_FEATURE_ID_MAX">FME_FEATURE_ID_MAX</a>];</td></tr>
<tr><th id="56">56</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#40" title="rte_spinlock_t" data-ref="_M/spinlock_t">spinlock_t</a> <dfn class="decl field" id="ifpga_fme_hw::lock" title='ifpga_fme_hw::lock' data-ref="ifpga_fme_hw::lock">lock</dfn>;	<i>/* protect hardware access */</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>	<em>void</em> *<dfn class="decl field" id="ifpga_fme_hw::parent" title='ifpga_fme_hw::parent' data-ref="ifpga_fme_hw::parent">parent</dfn>;		<i>/* pointer to ifpga_hw */</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	<i>/* provied by HEADER feature */</i></td></tr>
<tr><th id="61">61</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_fme_hw::port_num" title='ifpga_fme_hw::port_num' data-ref="ifpga_fme_hw::port_num">port_num</dfn>;</td></tr>
<tr><th id="62">62</th><td>	<b>struct</b> <a class="type" href="opae_osdep.h.html#uuid" title='uuid' data-ref="uuid">uuid</a> <dfn class="decl field" id="ifpga_fme_hw::bitstream_id" title='ifpga_fme_hw::bitstream_id' data-ref="ifpga_fme_hw::bitstream_id">bitstream_id</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="ifpga_fme_hw::bitstream_md" title='ifpga_fme_hw::bitstream_md' data-ref="ifpga_fme_hw::bitstream_md">bitstream_md</dfn>;</td></tr>
<tr><th id="64">64</th><td>	<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl field" id="ifpga_fme_hw::pr_bandwidth" title='ifpga_fme_hw::pr_bandwidth' data-ref="ifpga_fme_hw::pr_bandwidth">pr_bandwidth</dfn>;</td></tr>
<tr><th id="65">65</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_fme_hw::socket_id" title='ifpga_fme_hw::socket_id' data-ref="ifpga_fme_hw::socket_id">socket_id</dfn>;</td></tr>
<tr><th id="66">66</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_fme_hw::fabric_version_id" title='ifpga_fme_hw::fabric_version_id' data-ref="ifpga_fme_hw::fabric_version_id">fabric_version_id</dfn>;</td></tr>
<tr><th id="67">67</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_fme_hw::cache_size" title='ifpga_fme_hw::cache_size' data-ref="ifpga_fme_hw::cache_size">cache_size</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_fme_hw::capability" title='ifpga_fme_hw::capability' data-ref="ifpga_fme_hw::capability">capability</dfn>;</td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>enum</b> <dfn class="type def" id="ifpga_port_state" title='ifpga_port_state' data-ref="ifpga_port_state">ifpga_port_state</dfn> {</td></tr>
<tr><th id="73">73</th><td>	<dfn class="enum" id="IFPGA_PORT_UNUSED" title='IFPGA_PORT_UNUSED' data-ref="IFPGA_PORT_UNUSED">IFPGA_PORT_UNUSED</dfn> = <var>0</var>,</td></tr>
<tr><th id="74">74</th><td>	<dfn class="enum" id="IFPGA_PORT_ATTACHED" title='IFPGA_PORT_ATTACHED' data-ref="IFPGA_PORT_ATTACHED">IFPGA_PORT_ATTACHED</dfn>,</td></tr>
<tr><th id="75">75</th><td>	<dfn class="enum" id="IFPGA_PORT_DETACHED" title='IFPGA_PORT_DETACHED' data-ref="IFPGA_PORT_DETACHED">IFPGA_PORT_DETACHED</dfn>,</td></tr>
<tr><th id="76">76</th><td>};</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>struct</b> <dfn class="type def" id="ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</dfn> {</td></tr>
<tr><th id="79">79</th><td>	<b>enum</b> <a class="type" href="#ifpga_port_state" title='ifpga_port_state' data-ref="ifpga_port_state">ifpga_port_state</a> <dfn class="decl field" id="ifpga_port_hw::state" title='ifpga_port_hw::state' data-ref="ifpga_port_hw::state">state</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>	<b>struct</b> <a class="type" href="#feature" title='feature' data-ref="feature">feature</a> <dfn class="decl field" id="ifpga_port_hw::sub_feature" title='ifpga_port_hw::sub_feature' data-ref="ifpga_port_hw::sub_feature">sub_feature</dfn>[<a class="enum" href="ifpga_defines.h.html#PORT_FEATURE_ID_MAX" title='PORT_FEATURE_ID_MAX' data-ref="PORT_FEATURE_ID_MAX">PORT_FEATURE_ID_MAX</a>];</td></tr>
<tr><th id="82">82</th><td>	<a class="macro" href="osdep_rte/osdep_generic.h.html#40" title="rte_spinlock_t" data-ref="_M/spinlock_t">spinlock_t</a> <dfn class="decl field" id="ifpga_port_hw::lock" title='ifpga_port_hw::lock' data-ref="ifpga_port_hw::lock">lock</dfn>;	<i>/* protect access to hw */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>	<em>void</em> *<dfn class="decl field" id="ifpga_port_hw::parent" title='ifpga_port_hw::parent' data-ref="ifpga_port_hw::parent">parent</dfn>;		<i>/* pointer to ifpga_hw */</i></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>	<em>int</em> <dfn class="decl field" id="ifpga_port_hw::port_id" title='ifpga_port_hw::port_id' data-ref="ifpga_port_hw::port_id">port_id</dfn>;		<i>/* provied by HEADER feature */</i></td></tr>
<tr><th id="87">87</th><td>	<b>struct</b> <a class="type" href="opae_osdep.h.html#uuid" title='uuid' data-ref="uuid">uuid</a> <dfn class="decl field" id="ifpga_port_hw::afu_id" title='ifpga_port_hw::afu_id' data-ref="ifpga_port_hw::afu_id">afu_id</dfn>;	<i>/* provied by User AFU feature */</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="ifpga_port_hw::disable_count" title='ifpga_port_hw::disable_count' data-ref="ifpga_port_hw::disable_count">disable_count</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_port_hw::capability" title='ifpga_port_hw::capability' data-ref="ifpga_port_hw::capability">capability</dfn>;</td></tr>
<tr><th id="92">92</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_port_hw::num_umsgs" title='ifpga_port_hw::num_umsgs' data-ref="ifpga_port_hw::num_umsgs">num_umsgs</dfn>;	<i>/* The number of allocated umsgs */</i></td></tr>
<tr><th id="93">93</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_port_hw::num_uafu_irqs" title='ifpga_port_hw::num_uafu_irqs' data-ref="ifpga_port_hw::num_uafu_irqs">num_uafu_irqs</dfn>;	<i>/* The number of uafu interrupts */</i></td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="opae_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="decl field" id="ifpga_port_hw::stp_addr" title='ifpga_port_hw::stp_addr' data-ref="ifpga_port_hw::stp_addr">stp_addr</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ifpga_port_hw::stp_size" title='ifpga_port_hw::stp_size' data-ref="ifpga_port_hw::stp_size">stp_size</dfn>;</td></tr>
<tr><th id="96">96</th><td>};</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AFU_MAX_REGION" data-ref="_M/AFU_MAX_REGION">AFU_MAX_REGION</dfn> 1</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>struct</b> <dfn class="type def" id="ifpga_afu_info" title='ifpga_afu_info' data-ref="ifpga_afu_info">ifpga_afu_info</dfn> {</td></tr>
<tr><th id="101">101</th><td>	<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_reg_region" title='opae_reg_region' data-ref="opae_reg_region">opae_reg_region</a> <dfn class="decl field" id="ifpga_afu_info::region" title='ifpga_afu_info::region' data-ref="ifpga_afu_info::region">region</dfn>[<a class="macro" href="#98" title="1" data-ref="_M/AFU_MAX_REGION">AFU_MAX_REGION</a>];</td></tr>
<tr><th id="102">102</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="ifpga_afu_info::num_regions" title='ifpga_afu_info::num_regions' data-ref="ifpga_afu_info::num_regions">num_regions</dfn>;</td></tr>
<tr><th id="103">103</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="ifpga_afu_info::num_irqs" title='ifpga_afu_info::num_irqs' data-ref="ifpga_afu_info::num_irqs">num_irqs</dfn>;</td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>struct</b> <dfn class="type def" id="ifpga_hw" title='ifpga_hw' data-ref="ifpga_hw">ifpga_hw</dfn> {</td></tr>
<tr><th id="107">107</th><td>	<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_adapter" title='opae_adapter' data-ref="opae_adapter">opae_adapter</a> *<dfn class="decl field" id="ifpga_hw::adapter" title='ifpga_hw::adapter' data-ref="ifpga_hw::adapter">adapter</dfn>;</td></tr>
<tr><th id="108">108</th><td>	<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_adapter_data_pci" title='opae_adapter_data_pci' data-ref="opae_adapter_data_pci">opae_adapter_data_pci</a> *<dfn class="decl field" id="ifpga_hw::pci_data" title='ifpga_hw::pci_data' data-ref="ifpga_hw::pci_data">pci_data</dfn>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>	<b>struct</b> <a class="type" href="#ifpga_fme_hw" title='ifpga_fme_hw' data-ref="ifpga_fme_hw">ifpga_fme_hw</a> <dfn class="decl field" id="ifpga_hw::fme" title='ifpga_hw::fme' data-ref="ifpga_hw::fme">fme</dfn>;</td></tr>
<tr><th id="111">111</th><td>	<b>struct</b> <a class="type" href="#ifpga_port_hw" title='ifpga_port_hw' data-ref="ifpga_port_hw">ifpga_port_hw</a> <dfn class="decl field" id="ifpga_hw::port" title='ifpga_hw::port' data-ref="ifpga_hw::port">port</dfn>[<a class="macro" href="ifpga_defines.h.html#10" title="4" data-ref="_M/MAX_FPGA_PORT_NUM">MAX_FPGA_PORT_NUM</a>];</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl def fn" id="is_ifpga_hw_pf" title='is_ifpga_hw_pf' data-ref="is_ifpga_hw_pf">is_ifpga_hw_pf</dfn>(<b>struct</b> <a class="type" href="#ifpga_hw" title='ifpga_hw' data-ref="ifpga_hw">ifpga_hw</a> *<dfn class="local col4 decl" id="114hw" title='hw' data-type='struct ifpga_hw *' data-ref="114hw">hw</dfn>)</td></tr>
<tr><th id="115">115</th><td>{</td></tr>
<tr><th id="116">116</th><td>	<b>return</b> <a class="local col4 ref" href="#114hw" title='hw' data-ref="114hw">hw</a>-&gt;<a class="ref field" href="#ifpga_hw::fme" title='ifpga_hw::fme' data-ref="ifpga_hw::fme">fme</a>.<a class="ref field" href="#ifpga_fme_hw::state" title='ifpga_fme_hw::state' data-ref="ifpga_fme_hw::state">state</a> != <a class="enum" href="#IFPGA_FME_UNUSED" title='IFPGA_FME_UNUSED' data-ref="IFPGA_FME_UNUSED">IFPGA_FME_UNUSED</a>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl def fn" id="is_valid_port_id" title='is_valid_port_id' data-ref="is_valid_port_id">is_valid_port_id</dfn>(<b>struct</b> <a class="type" href="#ifpga_hw" title='ifpga_hw' data-ref="ifpga_hw">ifpga_hw</a> *<dfn class="local col5 decl" id="115hw" title='hw' data-type='struct ifpga_hw *' data-ref="115hw">hw</dfn>, <a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col6 decl" id="116port_id" title='port_id' data-type='u32' data-ref="116port_id">port_id</dfn>)</td></tr>
<tr><th id="120">120</th><td>{</td></tr>
<tr><th id="121">121</th><td>	<b>if</b> (<a class="local col6 ref" href="#116port_id" title='port_id' data-ref="116port_id">port_id</a> &gt;= <a class="macro" href="ifpga_defines.h.html#10" title="4" data-ref="_M/MAX_FPGA_PORT_NUM">MAX_FPGA_PORT_NUM</a> ||</td></tr>
<tr><th id="122">122</th><td>	    <a class="local col5 ref" href="#115hw" title='hw' data-ref="115hw">hw</a>-&gt;<a class="ref field" href="#ifpga_hw::port" title='ifpga_hw::port' data-ref="ifpga_hw::port">port</a>[<a class="local col6 ref" href="#116port_id" title='port_id' data-ref="116port_id">port_id</a>].<a class="ref field" href="#ifpga_port_hw::state" title='ifpga_port_hw::state' data-ref="ifpga_port_hw::state">state</a> != <a class="enum" href="#IFPGA_PORT_ATTACHED" title='IFPGA_PORT_ATTACHED' data-ref="IFPGA_PORT_ATTACHED">IFPGA_PORT_ATTACHED</a>)</td></tr>
<tr><th id="123">123</th><td>		<b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>	<b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="5">endif</span> /* _IFPGA_HW_H_ */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ifpga_api.c.html'>dpdk/drivers/raw/ifpga_rawdev/base/ifpga_api.c</a><br/>Generated on <em>2018-Jul-21</em> from project dpdk revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
