<profile>

<section name = "Vivado HLS Report for 'FFT'" level="0">
<item name = "Date">Mon Feb 17 15:34:29 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">fft32</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">10.779</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">673, 673, 673, 673, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_FFT0_fu_262">FFT0, 81, 81, 81, 81, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 2, -, -, 32, no</column>
<column name="- bitreversal_label1">96, 96, 3, -, -, 32, no</column>
<column name="- Loop 3">96, 96, 3, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 102</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 4, 494, 799</column>
<column name="Memory">0, -, 453, 115</column>
<column name="Multiplexer">-, -, -, 864</column>
<column name="Register">-, -, 197, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 5, 3, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_FFT0_fu_262">FFT0, 0, 4, 494, 799</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="rev_32_U">FFT_rev_32, 0, 5, 3, 32, 5, 1, 160</column>
<column name="xin_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="xin_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT0_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT0_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT1_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT1_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT2_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT2_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT3_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT3_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT4_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="data_OUT4_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="xout_M_real_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
<column name="xout_M_imag_V_U">FFT_xin_M_real_V, 0, 32, 8, 32, 16, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_324_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_3_fu_358_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_4_fu_381_p2">+, 0, 0, 15, 6, 1</column>
<column name="data_IN_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_IN_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="data_OUT_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_OUT_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="data_IN_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="data_OUT_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_fu_318_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_fu_375_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_i_fu_352_p2">icmp, 0, 0, 11, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="data_IN_0_data_out">9, 2, 32, 64</column>
<column name="data_IN_0_state">15, 3, 2, 6</column>
<column name="data_IN_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_OUT0_M_imag_V_address0">15, 3, 5, 15</column>
<column name="data_OUT0_M_imag_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT0_M_real_V_address0">15, 3, 5, 15</column>
<column name="data_OUT0_M_real_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT1_M_imag_V_address0">15, 3, 5, 15</column>
<column name="data_OUT1_M_imag_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT1_M_imag_V_we0">9, 2, 1, 2</column>
<column name="data_OUT1_M_real_V_address0">15, 3, 5, 15</column>
<column name="data_OUT1_M_real_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT1_M_real_V_we0">9, 2, 1, 2</column>
<column name="data_OUT2_M_imag_V_address0">15, 3, 5, 15</column>
<column name="data_OUT2_M_imag_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT2_M_imag_V_we0">9, 2, 1, 2</column>
<column name="data_OUT2_M_real_V_address0">15, 3, 5, 15</column>
<column name="data_OUT2_M_real_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT2_M_real_V_we0">9, 2, 1, 2</column>
<column name="data_OUT3_M_imag_V_address0">15, 3, 5, 15</column>
<column name="data_OUT3_M_imag_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT3_M_imag_V_we0">9, 2, 1, 2</column>
<column name="data_OUT3_M_real_V_address0">15, 3, 5, 15</column>
<column name="data_OUT3_M_real_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT3_M_real_V_we0">9, 2, 1, 2</column>
<column name="data_OUT4_M_imag_V_address0">15, 3, 5, 15</column>
<column name="data_OUT4_M_imag_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT4_M_imag_V_we0">9, 2, 1, 2</column>
<column name="data_OUT4_M_real_V_address0">15, 3, 5, 15</column>
<column name="data_OUT4_M_real_V_ce0">15, 3, 1, 3</column>
<column name="data_OUT4_M_real_V_we0">9, 2, 1, 2</column>
<column name="data_OUT_1_data_out">9, 2, 32, 64</column>
<column name="data_OUT_1_state">15, 3, 2, 6</column>
<column name="data_OUT_TDATA_blk_n">9, 2, 1, 2</column>
<column name="grp_FFT0_fu_262_FFT_stage">33, 6, 6, 36</column>
<column name="grp_FFT0_fu_262_data_IN_M_imag_V_q0">33, 6, 16, 96</column>
<column name="grp_FFT0_fu_262_data_IN_M_real_V_q0">33, 6, 16, 96</column>
<column name="grp_FFT0_fu_262_index_shift">33, 6, 4, 24</column>
<column name="grp_FFT0_fu_262_pass_check">33, 6, 6, 36</column>
<column name="grp_FFT0_fu_262_pass_shift">33, 6, 4, 24</column>
<column name="i1_reg_251">9, 2, 6, 12</column>
<column name="i_i_reg_240">9, 2, 6, 12</column>
<column name="i_reg_228">9, 2, 6, 12</column>
<column name="xin_M_imag_V_address0">15, 3, 5, 15</column>
<column name="xin_M_real_V_address0">15, 3, 5, 15</column>
<column name="xout_M_imag_V_address0">15, 3, 5, 15</column>
<column name="xout_M_imag_V_ce0">15, 3, 1, 3</column>
<column name="xout_M_imag_V_we0">9, 2, 1, 2</column>
<column name="xout_M_real_V_address0">15, 3, 5, 15</column>
<column name="xout_M_real_V_ce0">15, 3, 1, 3</column>
<column name="xout_M_real_V_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="data_IN_0_payload_A">32, 0, 32, 0</column>
<column name="data_IN_0_payload_B">32, 0, 32, 0</column>
<column name="data_IN_0_sel_rd">1, 0, 1, 0</column>
<column name="data_IN_0_sel_wr">1, 0, 1, 0</column>
<column name="data_IN_0_state">2, 0, 2, 0</column>
<column name="data_OUT_1_payload_A">32, 0, 32, 0</column>
<column name="data_OUT_1_payload_B">32, 0, 32, 0</column>
<column name="data_OUT_1_sel_rd">1, 0, 1, 0</column>
<column name="data_OUT_1_sel_wr">1, 0, 1, 0</column>
<column name="data_OUT_1_state">2, 0, 2, 0</column>
<column name="grp_FFT0_fu_262_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_reg_251">6, 0, 6, 0</column>
<column name="i_2_reg_405">6, 0, 6, 0</column>
<column name="i_3_reg_413">6, 0, 6, 0</column>
<column name="i_4_reg_442">6, 0, 6, 0</column>
<column name="i_i_reg_240">6, 0, 6, 0</column>
<column name="i_reg_228">6, 0, 6, 0</column>
<column name="tmp_i_reg_418">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FFT, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, FFT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FFT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FFT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FFT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FFT, return value</column>
<column name="data_IN_TDATA">in, 32, axis, data_IN, pointer</column>
<column name="data_IN_TVALID">in, 1, axis, data_IN, pointer</column>
<column name="data_IN_TREADY">out, 1, axis, data_IN, pointer</column>
<column name="data_OUT_TDATA">out, 32, axis, data_OUT, pointer</column>
<column name="data_OUT_TVALID">out, 1, axis, data_OUT, pointer</column>
<column name="data_OUT_TREADY">in, 1, axis, data_OUT, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.58</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'index', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60">load, 3.25, 3.25, -, -, -, -, -, -, &apos;rev_32&apos;, -, -, -, -</column>
<column name="'tmp_i_13', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60">zext, 0.00, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'xin_M_real_V_addr_1', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60">getelementptr, 0.00, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'xin_M_real_V_load', ../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:60">load, 2.32, 5.58, -, -, -, -, -, -, &apos;xin_M_real_V&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
