# Design of Double-Tail-Dynamic-Comparator
This repository presents the design of a Double-Tail-Dynamic-Comparator implemented using Synopsis Custom Compiler on 28nm CMOS Technology. This project was done as part of [Cloud Based Analog IC Design Hackathon](https://www.iith.ac.in/events/2022/02/15/Cloud-Based-Analog-IC-Design-Hackathon/) conducted by IIT Hyderabad, sponsored by Synopsys India and VLSI System Design (VSD) Corp. Pvt. Ltd India.
