// Seed: 333639527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output tri id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_8 = 0;
  assign id_3 = 1 & id_2;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output logic id_4
    , id_11, id_12,
    input tri1 id_5,
    inout supply1 id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9
);
  logic [1 : 1 'b0] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_11 = -1 == 1 && -1 && id_6 ? 1'b0 : id_12;
  always if (1'b0) for (id_13 = id_8; id_9; id_11 = -1) id_4 <= -1;
  assign id_4 = -1;
endmodule
