-- Test BenchVHDL for IBM SMS ALD group EchEorEotWlr
-- Title: EchEorEotWlr
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/31/2020 9:45:32 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EchEorEotWlr_tb is
end EchEorEotWlr_tb;

architecture behavioral of EchEorEotWlr_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component EchEorEotWlr
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2: in STD_LOGIC;
		PS_LOGIC_GATE_F_1: in STD_LOGIC;
		PS_LOGIC_GATE_W: in STD_LOGIC;
		PS_LOGIC_GATE_F_OR_W: in STD_LOGIC;
		PS_E_CYCLE: in STD_LOGIC;
		MS_W_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_R_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		PS_WRAP_AROUND_CONDITIONS: in STD_LOGIC;
		PS_B_CH_GROUP_MARK_DOT_WM: in STD_LOGIC;
		MS_E_CH_2ND_ADDR_TRF: in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		PS_END_OF_RECORD_STAR_1311: in STD_LOGIC;
		MS_E_CH_END_OF_2ND_ADDR_TRF: in STD_LOGIC;
		PS_E_CH_SIF_SENSE_OR_CONTROL: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A: in STD_LOGIC;
		MS_E_CH_RESET: in STD_LOGIC;
		PS_INT_END_OF_XFER_STAR_1311: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_E1_REG_FULL: in STD_LOGIC;
		PS_E2_REG_FULL: in STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S: in STD_LOGIC;
		PS_LOGIC_GATE_C_OR_T: in STD_LOGIC;
		PS_INPUT_CYCLE: in STD_LOGIC;
		MS_E1_REG_FULL: in STD_LOGIC;
		MS_E2_REG_FULL: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		MS_F_CH_LAST_INPUT_CYCLE: in STD_LOGIC;
		PS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_E_CH_READY_BUS: in STD_LOGIC;
		MS_E_CH_BUSY_BUS: in STD_LOGIC;
		MS_E_CH_CHECK_BUS: in STD_LOGIC;
		PS_PROGRAM_RESET: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MS_M_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_Q_OR_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F: in STD_LOGIC;
		MS_E_CH_STROBE_TRIGGER: in STD_LOGIC;
		MS_E_CH_RESET_CORR_REC_LENGTH: in STD_LOGIC;
		MS_F_OR_K_E_CH_RESET: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B: in STD_LOGIC;
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS: in STD_LOGIC;
		PS_FILE_OP: in STD_LOGIC;
		PS_FILE_RING_7_LATCH: in STD_LOGIC;
		MS_E_CH_UNIT_NUMBER_0: in STD_LOGIC;
		MS_FILE_SET_E_CH_NO_TRANS_B: in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION: in STD_LOGIC;
		PS_E_CH_UNIT_NUMBER_0: in STD_LOGIC;
		PS_E_CH_UNGATED_SAMPLE_A: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY: in STD_LOGIC;
		PS_E_CH_ANY_STATUS_ON: in STD_LOGIC;
		MS_E_CH_INT_END_OF_TRANSFER: out STD_LOGIC;
		PS_E_CH_INT_END_OF_TRANSFER: out STD_LOGIC;
		MS_E_CH_LAST_INPUT_CYCLE: out STD_LOGIC;
		PS_ANY_LAST_INPUT_CYCLE: out STD_LOGIC;
		MS_ANY_LAST_INPUT_CYCLE: out STD_LOGIC;
		PS_E_CH_WRONG_LENGTH_RECORD: out STD_LOGIC;
		MS_E_CH_CORRECT_LENGTH_RECORD: out STD_LOGIC;
		PS_E_CH_CORRECT_LENGTH_RECORD: out STD_LOGIC;
		MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR: out STD_LOGIC;
		PS_FILE_WRONG_LENGTH_ADDR_CON: out STD_LOGIC;
		PS_E_CH_WRONG_LENGTH_REC_COND: out STD_LOGIC;
		PS_E_CH_WLR_STAR_1311_1401: out STD_LOGIC;
		MS_E_CH_WRONG_LENGTH_RECORD: out STD_LOGIC;
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH: out STD_LOGIC;
		LAMP_15A1H16: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_2ND_CLOCK_PULSE_2: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_F_1: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_W: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_F_OR_W: STD_LOGIC := '0';
	signal PS_E_CYCLE: STD_LOGIC := '0';
	signal MS_W_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal MS_R_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal PS_UNIT_CTRL_OP_CODE: STD_LOGIC := '0';
	signal PS_E_CH_EXT_END_OF_TRANSFER: STD_LOGIC := '0';
	signal PS_WRAP_AROUND_CONDITIONS: STD_LOGIC := '0';
	signal PS_B_CH_GROUP_MARK_DOT_WM: STD_LOGIC := '0';
	signal MS_E_CH_2ND_ADDR_TRF: STD_LOGIC := '1';
	signal MS_1401_CARD_PRINT_IN_PROC: STD_LOGIC := '1';
	signal PS_END_OF_RECORD_STAR_1311: STD_LOGIC := '0';
	signal MS_E_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC := '1';
	signal PS_E_CH_SIF_SENSE_OR_CONTROL: STD_LOGIC := '0';
	signal PS_E_CH_STATUS_SAMPLE_A: STD_LOGIC := '0';
	signal MS_E_CH_RESET: STD_LOGIC := '1';
	signal PS_INT_END_OF_XFER_STAR_1311: STD_LOGIC := '0';
	signal PS_E_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal PS_E1_REG_FULL: STD_LOGIC := '0';
	signal PS_E2_REG_FULL: STD_LOGIC := '0';
	signal MS_LOGIC_GATE_B_OR_S: STD_LOGIC := '1';
	signal PS_LOGIC_GATE_C_OR_T: STD_LOGIC := '0';
	signal PS_INPUT_CYCLE: STD_LOGIC := '0';
	signal MS_E1_REG_FULL: STD_LOGIC := '1';
	signal MS_E2_REG_FULL: STD_LOGIC := '1';
	signal PS_E_CH_INPUT_MODE: STD_LOGIC := '0';
	signal MS_F_CH_LAST_INPUT_CYCLE: STD_LOGIC := '1';
	signal PS_LOGIC_GATE_E_1: STD_LOGIC := '0';
	signal PS_E_CH_READY_BUS: STD_LOGIC := '0';
	signal MS_E_CH_BUSY_BUS: STD_LOGIC := '1';
	signal MS_E_CH_CHECK_BUS: STD_LOGIC := '1';
	signal PS_PROGRAM_RESET: STD_LOGIC := '0';
	signal PS_1401_MODE: STD_LOGIC := '0';
	signal MS_M_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal PS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal MS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal PS_E_CH_2_CHAR_ONLY_OP_CODES: STD_LOGIC := '0';
	signal MS_E_CH_SELECT_UNIT_F: STD_LOGIC := '1';
	signal MS_E_CH_STROBE_TRIGGER: STD_LOGIC := '1';
	signal MS_E_CH_RESET_CORR_REC_LENGTH: STD_LOGIC := '1';
	signal MS_F_OR_K_E_CH_RESET: STD_LOGIC := '1';
	signal PS_E_CH_STATUS_SAMPLE_B: STD_LOGIC := '0';
	signal MS_E_CH_FILE_DOT_NO_TRANSFER_BUS: STD_LOGIC := '1';
	signal PS_FILE_OP: STD_LOGIC := '0';
	signal PS_FILE_RING_7_LATCH: STD_LOGIC := '0';
	signal MS_E_CH_UNIT_NUMBER_0: STD_LOGIC := '1';
	signal MS_FILE_SET_E_CH_NO_TRANS_B: STD_LOGIC := '1';
	signal PS_FILE_OP_DOT_D_CY_DOT_EXTENSION: STD_LOGIC := '0';
	signal PS_E_CH_UNIT_NUMBER_0: STD_LOGIC := '0';
	signal PS_E_CH_UNGATED_SAMPLE_A: STD_LOGIC := '0';
	signal PS_E_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC := '0';
	signal PS_E_CH_ANY_STATUS_ON: STD_LOGIC := '0';

	-- Outputs

	signal MS_E_CH_INT_END_OF_TRANSFER: STD_LOGIC;
	signal PS_E_CH_INT_END_OF_TRANSFER: STD_LOGIC;
	signal MS_E_CH_LAST_INPUT_CYCLE: STD_LOGIC;
	signal PS_ANY_LAST_INPUT_CYCLE: STD_LOGIC;
	signal MS_ANY_LAST_INPUT_CYCLE: STD_LOGIC;
	signal PS_E_CH_WRONG_LENGTH_RECORD: STD_LOGIC;
	signal MS_E_CH_CORRECT_LENGTH_RECORD: STD_LOGIC;
	signal PS_E_CH_CORRECT_LENGTH_RECORD: STD_LOGIC;
	signal MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR: STD_LOGIC;
	signal PS_FILE_WRONG_LENGTH_ADDR_CON: STD_LOGIC;
	signal PS_E_CH_WRONG_LENGTH_REC_COND: STD_LOGIC;
	signal PS_E_CH_WLR_STAR_1311_1401: STD_LOGIC;
	signal MS_E_CH_WRONG_LENGTH_RECORD: STD_LOGIC;
	signal MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH: STD_LOGIC;
	signal LAMP_15A1H16: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: EchEorEotWlr port map(
		FPGA_CLK => FPGA_CLK,
		PS_2ND_CLOCK_PULSE_2 => PS_2ND_CLOCK_PULSE_2,
		PS_LOGIC_GATE_F_1 => PS_LOGIC_GATE_F_1,
		PS_LOGIC_GATE_W => PS_LOGIC_GATE_W,
		PS_LOGIC_GATE_F_OR_W => PS_LOGIC_GATE_F_OR_W,
		PS_E_CYCLE => PS_E_CYCLE,
		MS_W_SYMBOL_OP_MODIFIER => MS_W_SYMBOL_OP_MODIFIER,
		MS_R_SYMBOL_OP_MODIFIER => MS_R_SYMBOL_OP_MODIFIER,
		PS_UNIT_CTRL_OP_CODE => PS_UNIT_CTRL_OP_CODE,
		PS_E_CH_EXT_END_OF_TRANSFER => PS_E_CH_EXT_END_OF_TRANSFER,
		PS_WRAP_AROUND_CONDITIONS => PS_WRAP_AROUND_CONDITIONS,
		PS_B_CH_GROUP_MARK_DOT_WM => PS_B_CH_GROUP_MARK_DOT_WM,
		MS_E_CH_2ND_ADDR_TRF => MS_E_CH_2ND_ADDR_TRF,
		MS_1401_CARD_PRINT_IN_PROC => MS_1401_CARD_PRINT_IN_PROC,
		PS_END_OF_RECORD_STAR_1311 => PS_END_OF_RECORD_STAR_1311,
		MS_E_CH_END_OF_2ND_ADDR_TRF => MS_E_CH_END_OF_2ND_ADDR_TRF,
		PS_E_CH_SIF_SENSE_OR_CONTROL => PS_E_CH_SIF_SENSE_OR_CONTROL,
		PS_E_CH_STATUS_SAMPLE_A => PS_E_CH_STATUS_SAMPLE_A,
		MS_E_CH_RESET => MS_E_CH_RESET,
		PS_INT_END_OF_XFER_STAR_1311 => PS_INT_END_OF_XFER_STAR_1311,
		PS_E_CH_OUTPUT_MODE => PS_E_CH_OUTPUT_MODE,
		PS_E1_REG_FULL => PS_E1_REG_FULL,
		PS_E2_REG_FULL => PS_E2_REG_FULL,
		MS_LOGIC_GATE_B_OR_S => MS_LOGIC_GATE_B_OR_S,
		PS_LOGIC_GATE_C_OR_T => PS_LOGIC_GATE_C_OR_T,
		PS_INPUT_CYCLE => PS_INPUT_CYCLE,
		MS_E1_REG_FULL => MS_E1_REG_FULL,
		MS_E2_REG_FULL => MS_E2_REG_FULL,
		PS_E_CH_INPUT_MODE => PS_E_CH_INPUT_MODE,
		MS_F_CH_LAST_INPUT_CYCLE => MS_F_CH_LAST_INPUT_CYCLE,
		PS_LOGIC_GATE_E_1 => PS_LOGIC_GATE_E_1,
		PS_E_CH_READY_BUS => PS_E_CH_READY_BUS,
		MS_E_CH_BUSY_BUS => MS_E_CH_BUSY_BUS,
		MS_E_CH_CHECK_BUS => MS_E_CH_CHECK_BUS,
		PS_PROGRAM_RESET => PS_PROGRAM_RESET,
		PS_1401_MODE => PS_1401_MODE,
		MS_M_SYMBOL_OP_MODIFIER => MS_M_SYMBOL_OP_MODIFIER,
		PS_Q_OR_V_SYMBOL_OP_MODIFIER => PS_Q_OR_V_SYMBOL_OP_MODIFIER,
		MS_Q_OR_V_SYMBOL_OP_MODIFIER => MS_Q_OR_V_SYMBOL_OP_MODIFIER,
		PS_E_CH_2_CHAR_ONLY_OP_CODES => PS_E_CH_2_CHAR_ONLY_OP_CODES,
		MS_E_CH_SELECT_UNIT_F => MS_E_CH_SELECT_UNIT_F,
		MS_E_CH_STROBE_TRIGGER => MS_E_CH_STROBE_TRIGGER,
		MS_E_CH_RESET_CORR_REC_LENGTH => MS_E_CH_RESET_CORR_REC_LENGTH,
		MS_F_OR_K_E_CH_RESET => MS_F_OR_K_E_CH_RESET,
		PS_E_CH_STATUS_SAMPLE_B => PS_E_CH_STATUS_SAMPLE_B,
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS => MS_E_CH_FILE_DOT_NO_TRANSFER_BUS,
		PS_FILE_OP => PS_FILE_OP,
		PS_FILE_RING_7_LATCH => PS_FILE_RING_7_LATCH,
		MS_E_CH_UNIT_NUMBER_0 => MS_E_CH_UNIT_NUMBER_0,
		MS_FILE_SET_E_CH_NO_TRANS_B => MS_FILE_SET_E_CH_NO_TRANS_B,
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION => PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
		PS_E_CH_UNIT_NUMBER_0 => PS_E_CH_UNIT_NUMBER_0,
		PS_E_CH_UNGATED_SAMPLE_A => PS_E_CH_UNGATED_SAMPLE_A,
		PS_E_CH_STATUS_SAMPLE_A_DELAY => PS_E_CH_STATUS_SAMPLE_A_DELAY,
		PS_E_CH_ANY_STATUS_ON => PS_E_CH_ANY_STATUS_ON,
		MS_E_CH_INT_END_OF_TRANSFER => MS_E_CH_INT_END_OF_TRANSFER,
		PS_E_CH_INT_END_OF_TRANSFER => PS_E_CH_INT_END_OF_TRANSFER,
		MS_E_CH_LAST_INPUT_CYCLE => MS_E_CH_LAST_INPUT_CYCLE,
		PS_ANY_LAST_INPUT_CYCLE => PS_ANY_LAST_INPUT_CYCLE,
		MS_ANY_LAST_INPUT_CYCLE => MS_ANY_LAST_INPUT_CYCLE,
		PS_E_CH_WRONG_LENGTH_RECORD => PS_E_CH_WRONG_LENGTH_RECORD,
		MS_E_CH_CORRECT_LENGTH_RECORD => MS_E_CH_CORRECT_LENGTH_RECORD,
		PS_E_CH_CORRECT_LENGTH_RECORD => PS_E_CH_CORRECT_LENGTH_RECORD,
		MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR => MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR,
		PS_FILE_WRONG_LENGTH_ADDR_CON => PS_FILE_WRONG_LENGTH_ADDR_CON,
		PS_E_CH_WRONG_LENGTH_REC_COND => PS_E_CH_WRONG_LENGTH_REC_COND,
		PS_E_CH_WLR_STAR_1311_1401 => PS_E_CH_WLR_STAR_1311_1401,
		MS_E_CH_WRONG_LENGTH_RECORD => MS_E_CH_WRONG_LENGTH_RECORD,
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH => MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH,
		LAMP_15A1H16 => LAMP_15A1H16);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
