<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p725" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_725{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_725{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_725{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_725{left:96px;bottom:800px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#t5_725{left:246px;bottom:800px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t6_725{left:96px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t7_725{left:96px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_725{left:96px;bottom:750px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t9_725{left:96px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_725{left:96px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_725{left:96px;bottom:692px;}
#tc_725{left:122px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#td_725{left:122px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_725{left:122px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_725{left:122px;bottom:642px;letter-spacing:-0.12px;}
#tg_725{left:96px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#th_725{left:589px;bottom:346px;letter-spacing:-0.18px;}
#ti_725{left:677px;bottom:346px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#tj_725{left:96px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_725{left:96px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_725{left:96px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_725{left:601px;bottom:296px;letter-spacing:-0.15px;}
#tn_725{left:689px;bottom:296px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#to_725{left:96px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tp_725{left:96px;bottom:262px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_725{left:70px;bottom:236px;}
#tr_725{left:96px;bottom:239px;letter-spacing:-0.19px;word-spacing:-0.6px;}
#ts_725{left:96px;bottom:223px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_725{left:96px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_725{left:96px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tv_725{left:85px;bottom:845px;letter-spacing:0.12px;word-spacing:0.02px;}
#tw_725{left:177px;bottom:845px;letter-spacing:0.13px;word-spacing:0.01px;}
#tx_725{left:113px;bottom:391px;letter-spacing:0.11px;word-spacing:0.02px;}
#ty_725{left:205px;bottom:391px;letter-spacing:0.13px;word-spacing:0.01px;}
#tz_725{left:314px;bottom:1066px;letter-spacing:-0.16px;}
#t10_725{left:231px;bottom:982px;letter-spacing:0.11px;word-spacing:0.01px;}
#t11_725{left:231px;bottom:968px;letter-spacing:0.11px;word-spacing:0.02px;}
#t12_725{left:232px;bottom:940px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_725{left:232px;bottom:926px;letter-spacing:0.11px;word-spacing:0.02px;}
#t14_725{left:588px;bottom:1065px;letter-spacing:6.6px;}
#t15_725{left:690px;bottom:1065px;}
#t16_725{left:619px;bottom:1035px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t17_725{left:232px;bottom:911px;letter-spacing:0.11px;word-spacing:0.02px;}
#t18_725{left:232px;bottom:897px;letter-spacing:0.12px;word-spacing:0.01px;}
#t19_725{left:232px;bottom:883px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1a_725{left:322px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1b_725{left:459px;bottom:1036px;}
#t1c_725{left:407px;bottom:1039px;}
#t1d_725{left:408px;bottom:1030px;}
#t1e_725{left:435px;bottom:1046px;}
#t1f_725{left:434px;bottom:1036px;}
#t1g_725{left:434px;bottom:1026px;}
#t1h_725{left:443px;bottom:1066px;letter-spacing:-0.61px;}
#t1i_725{left:481px;bottom:1066px;letter-spacing:-0.61px;}
#t1j_725{left:456px;bottom:1066px;letter-spacing:-0.61px;}
#t1k_725{left:494px;bottom:1066px;letter-spacing:-0.61px;}
#t1l_725{left:469px;bottom:1066px;letter-spacing:-0.61px;}
#t1m_725{left:431px;bottom:1066px;letter-spacing:-0.61px;}
#t1n_725{left:418px;bottom:1066px;letter-spacing:-0.61px;}
#t1o_725{left:404px;bottom:1066px;letter-spacing:-0.61px;}
#t1p_725{left:392px;bottom:1066px;letter-spacing:-0.61px;}
#t1q_725{left:379px;bottom:1066px;letter-spacing:-0.61px;}
#t1r_725{left:621px;bottom:900px;letter-spacing:0.11px;}
#t1s_725{left:397px;bottom:1046px;}
#t1t_725{left:395px;bottom:1036px;}
#t1u_725{left:395px;bottom:1026px;}
#t1v_725{left:446px;bottom:1039px;}
#t1w_725{left:446px;bottom:1030px;}
#t1x_725{left:484px;bottom:1046px;}
#t1y_725{left:485px;bottom:1036px;}
#t1z_725{left:485px;bottom:1026px;}
#t20_725{left:471px;bottom:1039px;}
#t21_725{left:472px;bottom:1030px;}
#t22_725{left:499px;bottom:1035px;letter-spacing:-0.17px;}
#t23_725{left:331px;bottom:1030px;letter-spacing:-0.19px;}
#t24_725{left:250px;bottom:1066px;letter-spacing:-0.16px;}
#t25_725{left:232px;bottom:954px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t26_725{left:420px;bottom:1047px;}
#t27_725{left:419px;bottom:1038px;}
#t28_725{left:420px;bottom:1028px;}
#t29_725{left:223px;bottom:505px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2a_725{left:223px;bottom:491px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2b_725{left:224px;bottom:477px;letter-spacing:-0.17px;word-spacing:-0.01px;}
#t2c_725{left:223px;bottom:462px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t2d_725{left:581px;bottom:588px;letter-spacing:6.6px;}
#t2e_725{left:685px;bottom:588px;}
#t2f_725{left:223px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t2g_725{left:677px;bottom:566px;}
#t2h_725{left:677px;bottom:556px;}
#t2i_725{left:642px;bottom:569px;}
#t2j_725{left:644px;bottom:560px;}
#t2k_725{left:644px;bottom:550px;}
#t2l_725{left:535px;bottom:588px;letter-spacing:-1.33px;}
#t2m_725{left:642px;bottom:588px;}
#t2n_725{left:521px;bottom:588px;letter-spacing:-0.52px;}
#t2o_725{left:668px;bottom:588px;}
#t2p_725{left:257px;bottom:428px;letter-spacing:0.11px;}
#t2q_725{left:243px;bottom:588px;letter-spacing:-0.25px;}
#t2r_725{left:656px;bottom:588px;}
#t2s_725{left:626px;bottom:565px;}
#t2t_725{left:626px;bottom:556px;}
#t2u_725{left:574px;bottom:565px;}
#t2v_725{left:574px;bottom:555px;}
#t2w_725{left:632px;bottom:588px;}
#t2x_725{left:568px;bottom:588px;}
#t2y_725{left:621px;bottom:588px;}
#t2z_725{left:591px;bottom:569px;}
#t30_725{left:537px;bottom:569px;}
#t31_725{left:591px;bottom:561px;}
#t32_725{left:537px;bottom:562px;}
#t33_725{left:594px;bottom:551px;}
#t34_725{left:539px;bottom:552px;}
#t35_725{left:552px;bottom:572px;}
#t36_725{left:552px;bottom:562px;}
#t37_725{left:552px;bottom:552px;}
#t38_725{left:606px;bottom:570px;}
#t39_725{left:606px;bottom:560px;}
#t3a_725{left:606px;bottom:550px;}
#t3b_725{left:656px;bottom:569px;}
#t3c_725{left:656px;bottom:559px;}
#t3d_725{left:656px;bottom:549px;}

.s1_725{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_725{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_725{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s4_725{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_725{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_725{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_725{font-size:11px;font-family:Arial_3ed;color:#000;}
.s8_725{font-size:12px;font-family:Arial_3ed;color:#000;}
.s9_725{font-size:9px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts725" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg725Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg725" style="-webkit-user-select: none;"><object width="935" height="1210" data="725/725.svg" type="image/svg+xml" id="pdf725" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_725" class="t s1_725">Vol. 3B </span><span id="t2_725" class="t s1_725">20-11 </span>
<span id="t3_725" class="t s2_725">PERFORMANCE MONITORING </span>
<span id="t4_725" class="t s3_725">Bit 21 (AnyThread) </span><span id="t5_725" class="t s4_725">of IA32_PERFEVTSELx is supported in architectural performance monitoring version 3 for </span>
<span id="t6_725" class="t s4_725">processor core comprising of two or more logical processors. When set to 1, it enables counting the associated </span>
<span id="t7_725" class="t s4_725">event conditions (including matching the thread’s CPL with the OS/USR setting of IA32_PERFEVTSELx) </span>
<span id="t8_725" class="t s4_725">occurring across all logical processors sharing a processor core. When bit 21 is 0, the counter only increments </span>
<span id="t9_725" class="t s4_725">the associated event conditions (including matching the thread’s CPL with the OS/USR setting of IA32_PERFE- </span>
<span id="ta_725" class="t s4_725">VTSELx) occurring in the logical processor which programmed the IA32_PERFEVTSELx MSR. </span>
<span id="tb_725" class="t s4_725">— </span><span id="tc_725" class="t s4_725">Each fixed-function performance counter IA32_FIXED_CTRx (starting at MSR address 309H) is configured </span>
<span id="td_725" class="t s4_725">by a 4-bit control block in the IA32_PERF_FIXED_CTR_CTRL MSR. The control block also allow thread- </span>
<span id="te_725" class="t s4_725">specificity configuration using an AnyThread bit. The layout of IA32_PERF_FIXED_CTR_CTRL MSR is </span>
<span id="tf_725" class="t s4_725">shown. </span>
<span id="tg_725" class="t s4_725">Each control block for a fixed-function performance counter provides an </span><span id="th_725" class="t s3_725">AnyThread </span><span id="ti_725" class="t s4_725">(bit position 2 + 4*N, N= </span>
<span id="tj_725" class="t s4_725">0, 1, etc.) bit. When set to 1, it enables counting the associated event conditions (including matching the </span>
<span id="tk_725" class="t s4_725">thread’s CPL with the ENABLE setting of the corresponding control block of IA32_PERF_FIXED_CTR_CTRL) </span>
<span id="tl_725" class="t s4_725">occurring across all logical processors sharing a processor core. When an </span><span id="tm_725" class="t s3_725">AnyThread </span><span id="tn_725" class="t s4_725">bit is 0 in IA32_PERF_- </span>
<span id="to_725" class="t s4_725">FIXED_CTR_CTRL, the corresponding fixed counter only increments the associated event conditions occurring </span>
<span id="tp_725" class="t s4_725">in the logical processor which programmed the IA32_PERF_FIXED_CTR_CTRL MSR. </span>
<span id="tq_725" class="t s5_725">• </span><span id="tr_725" class="t s4_725">The IA32_PERF_GLOBAL_CTRL, IA32_PERF_GLOBAL_STATUS, IA32_PERF_GLOBAL_OVF_CTRL MSRs provide </span>
<span id="ts_725" class="t s4_725">single-bit controls/status for each general-purpose and fixed-function performance counter. Figure 20-8 and </span>
<span id="tt_725" class="t s4_725">Figure 20-9 show the layout of these MSRs for N general-purpose performance counters (where N is reported </span>
<span id="tu_725" class="t s4_725">by CPUID.0AH:EAX[15:8]) and three fixed-function counters. </span>
<span id="tv_725" class="t s6_725">Figure 20-6. </span><span id="tw_725" class="t s6_725">Layout of IA32_PERFEVTSELx MSRs Supporting Architectural Performance Monitoring Version 3 </span>
<span id="tx_725" class="t s6_725">Figure 20-7. </span><span id="ty_725" class="t s6_725">IA32_FIXED_CTR_CTRL MSR Supporting Architectural Performance Monitoring Version 3 </span>
<span id="tz_725" class="t s7_725">31 </span>
<span id="t10_725" class="t s8_725">INV—Invert counter mask </span>
<span id="t11_725" class="t s8_725">EN—Enable counters </span>
<span id="t12_725" class="t s8_725">INT—APIC interrupt enable </span>
<span id="t13_725" class="t s8_725">PC—Pin control </span>
<span id="t14_725" class="t s7_725">87 </span><span id="t15_725" class="t s7_725">0 </span>
<span id="t16_725" class="t s7_725">Event Select </span>
<span id="t17_725" class="t s8_725">E—Edge detect </span>
<span id="t18_725" class="t s8_725">OS—Operating system mode </span>
<span id="t19_725" class="t s8_725">USR—User Mode </span>
<span id="t1a_725" class="t s7_725">Counter Mask </span>
<span id="t1b_725" class="t s9_725">E </span>
<span id="t1c_725" class="t s9_725">E </span>
<span id="t1d_725" class="t s9_725">N </span>
<span id="t1e_725" class="t s9_725">I </span>
<span id="t1f_725" class="t s9_725">N </span>
<span id="t1g_725" class="t s9_725">T </span>
<span id="t1h_725" class="t s7_725">19 </span><span id="t1i_725" class="t s7_725">16 </span><span id="t1j_725" class="t s7_725">18 </span><span id="t1k_725" class="t s7_725">15 </span><span id="t1l_725" class="t s7_725">17 </span><span id="t1m_725" class="t s7_725">20 </span><span id="t1n_725" class="t s7_725">21 </span><span id="t1o_725" class="t s7_725">22 </span><span id="t1p_725" class="t s7_725">23 </span><span id="t1q_725" class="t s7_725">24 </span>
<span id="t1r_725" class="t s8_725">Reserved </span>
<span id="t1s_725" class="t s9_725">I </span>
<span id="t1t_725" class="t s9_725">N </span>
<span id="t1u_725" class="t s9_725">V </span>
<span id="t1v_725" class="t s9_725">P </span>
<span id="t1w_725" class="t s9_725">C </span>
<span id="t1x_725" class="t s9_725">U </span>
<span id="t1y_725" class="t s9_725">S </span>
<span id="t1z_725" class="t s9_725">R </span>
<span id="t20_725" class="t s9_725">O </span>
<span id="t21_725" class="t s9_725">S </span>
<span id="t22_725" class="t s7_725">Unit Mask (UMASK) </span>
<span id="t23_725" class="t s7_725">(CMASK) </span>
<span id="t24_725" class="t s7_725">63 </span>
<span id="t25_725" class="t s8_725">ANY—Any Thread </span>
<span id="t26_725" class="t s9_725">A </span>
<span id="t27_725" class="t s9_725">N </span>
<span id="t28_725" class="t s9_725">Y </span>
<span id="t29_725" class="t s7_725">Cntr2 — Controls for IA32_FIXED_CTR2 </span>
<span id="t2a_725" class="t s7_725">Cntr1 — Controls for IA32_FIXED_CTR1 </span>
<span id="t2b_725" class="t s7_725">PMI — Enable PMI on overflow on IA32_FIXED_CTR0 </span>
<span id="t2c_725" class="t s7_725">AnyThread — AnyThread for IA32_FIXED_CTR0 </span>
<span id="t2d_725" class="t s7_725">87 </span><span id="t2e_725" class="t s7_725">0 </span>
<span id="t2f_725" class="t s7_725">ENABLE — IA32_FIXED_CTR0. 0: disable; 1: OS; 2: User; 3: All ring levels </span>
<span id="t2g_725" class="t s9_725">E </span>
<span id="t2h_725" class="t s9_725">N </span>
<span id="t2i_725" class="t s9_725">P </span>
<span id="t2j_725" class="t s9_725">M </span>
<span id="t2k_725" class="t s9_725">I </span>
<span id="t2l_725" class="t s7_725">11 </span><span id="t2m_725" class="t s7_725">3 </span><span id="t2n_725" class="t s7_725">12 </span><span id="t2o_725" class="t s7_725">1 </span>
<span id="t2p_725" class="t s8_725">Reserved </span>
<span id="t2q_725" class="t s7_725">63 </span><span id="t2r_725" class="t s7_725">2 </span>
<span id="t2s_725" class="t s9_725">E </span>
<span id="t2t_725" class="t s9_725">N </span>
<span id="t2u_725" class="t s9_725">E </span>
<span id="t2v_725" class="t s9_725">N </span>
<span id="t2w_725" class="t s7_725">4 </span><span id="t2x_725" class="t s7_725">9 </span><span id="t2y_725" class="t s7_725">5 </span>
<span id="t2z_725" class="t s9_725">P </span><span id="t30_725" class="t s9_725">P </span>
<span id="t31_725" class="t s9_725">M </span><span id="t32_725" class="t s9_725">M </span>
<span id="t33_725" class="t s9_725">I </span><span id="t34_725" class="t s9_725">I </span>
<span id="t35_725" class="t s9_725">A </span>
<span id="t36_725" class="t s9_725">N </span>
<span id="t37_725" class="t s9_725">Y </span>
<span id="t38_725" class="t s9_725">A </span>
<span id="t39_725" class="t s9_725">N </span>
<span id="t3a_725" class="t s9_725">Y </span>
<span id="t3b_725" class="t s9_725">A </span>
<span id="t3c_725" class="t s9_725">N </span>
<span id="t3d_725" class="t s9_725">Y </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
