{"vcs1":{"timestamp_begin":1733723937.044097304, "rt":1.36, "ut":0.29, "st":0.08}}
{"vcselab":{"timestamp_begin":1733723938.465845238, "rt":0.63, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1733723939.153255196, "rt":0.77, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733723936.654966255}
{"VCS_COMP_START_TIME": 1733723936.654966255}
{"VCS_COMP_END_TIME": 1733723940.491299619}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb2.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 376684}}
{"vcselab": {"peak_mem": 253764}}
