
Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dbc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004f8c  08004f8c  00005f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005004  08005004  0000708c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005004  08005004  00006004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800500c  0800500c  0000708c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800500c  0800500c  0000600c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005010  08005010  00006010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08005014  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  2000008c  080050a0  0000708c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  080050a0  0000733c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9d5  00000000  00000000  000070bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e6b  00000000  00000000  00014a91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  00016900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a35  00000000  00000000  00017610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022b9c  00000000  00000000  00018045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e5b9  00000000  00000000  0003abe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d338b  00000000  00000000  0004919a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c525  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e7c  00000000  00000000  0011c568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001203e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004f74 	.word	0x08004f74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000090 	.word	0x20000090
 800020c:	08004f74 	.word	0x08004f74

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b0a      	cmp	r3, #10
 80005e8:	d102      	bne.n	80005f0 <__io_putchar+0x14>
    __io_putchar('\r');
 80005ea:	200d      	movs	r0, #13
 80005ec:	f7ff fff6 	bl	80005dc <__io_putchar>
  }
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005f0:	1d39      	adds	r1, r7, #4
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005f6:	2201      	movs	r2, #1
 80005f8:	4803      	ldr	r0, [pc, #12]	@ (8000608 <__io_putchar+0x2c>)
 80005fa:	f003 f9d1 	bl	80039a0 <HAL_UART_Transmit>

  return 1;
 80005fe:	2301      	movs	r3, #1
}
 8000600:	4618      	mov	r0, r3
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000180 	.word	0x20000180

0800060c <clamp>:
typedef struct {
	float Kp, Ki, Kd;
	float i_min, i_max;
}pid_controller;

float clamp(float value, float min, float max){
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	ed87 0a03 	vstr	s0, [r7, #12]
 8000616:	edc7 0a02 	vstr	s1, [r7, #8]
 800061a:	ed87 1a01 	vstr	s2, [r7, #4]
	if (value > max) return max;
 800061e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000622:	edd7 7a01 	vldr	s15, [r7, #4]
 8000626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800062a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800062e:	dd01      	ble.n	8000634 <clamp+0x28>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	e00b      	b.n	800064c <clamp+0x40>
	if (value < min) return min;
 8000634:	ed97 7a03 	vldr	s14, [r7, #12]
 8000638:	edd7 7a02 	vldr	s15, [r7, #8]
 800063c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000644:	d501      	bpl.n	800064a <clamp+0x3e>
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	e000      	b.n	800064c <clamp+0x40>
	return value;
 800064a:	68fb      	ldr	r3, [r7, #12]
}
 800064c:	ee07 3a90 	vmov	s15, r3
 8000650:	eeb0 0a67 	vmov.f32	s0, s15
 8000654:	3714      	adds	r7, #20
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
	...

08000660 <set_direction>:
void set_direction(int rpm_setpoint) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    if (rpm_setpoint < 0 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12 != 1)) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	da13      	bge.n	8000696 <set_direction+0x36>
 800066e:	2101      	movs	r1, #1
 8000670:	4816      	ldr	r0, [pc, #88]	@ (80006cc <set_direction+0x6c>)
 8000672:	f001 f94b 	bl	800190c <HAL_GPIO_ReadPin>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d00c      	beq.n	8000696 <set_direction+0x36>
        // Reverse direction
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800067c:	2201      	movs	r2, #1
 800067e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000682:	4812      	ldr	r0, [pc, #72]	@ (80006cc <set_direction+0x6c>)
 8000684:	f001 f95a 	bl	800193c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000688:	2200      	movs	r2, #0
 800068a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800068e:	480f      	ldr	r0, [pc, #60]	@ (80006cc <set_direction+0x6c>)
 8000690:	f001 f954 	bl	800193c <HAL_GPIO_WritePin>
    } else if (rpm_setpoint >= 0 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12 != 0)){
        // Forward direction
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
    }
}
 8000694:	e015      	b.n	80006c2 <set_direction+0x62>
    } else if (rpm_setpoint >= 0 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12 != 0)){
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2b00      	cmp	r3, #0
 800069a:	db12      	blt.n	80006c2 <set_direction+0x62>
 800069c:	2101      	movs	r1, #1
 800069e:	480b      	ldr	r0, [pc, #44]	@ (80006cc <set_direction+0x6c>)
 80006a0:	f001 f934 	bl	800190c <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d00b      	beq.n	80006c2 <set_direction+0x62>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006b0:	4806      	ldr	r0, [pc, #24]	@ (80006cc <set_direction+0x6c>)
 80006b2:	f001 f943 	bl	800193c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80006b6:	2201      	movs	r2, #1
 80006b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006bc:	4803      	ldr	r0, [pc, #12]	@ (80006cc <set_direction+0x6c>)
 80006be:	f001 f93d 	bl	800193c <HAL_GPIO_WritePin>
}
 80006c2:	bf00      	nop
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40020000 	.word	0x40020000

080006d0 <calculate_pwm>:
float integral = 0.0;
float prev_error = 0.0;
volatile float rpm_measured;
volatile float prev_rpm_measured;
float error = 0;
float calculate_pwm(pid_controller* pid, int rpm_set){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
	float rpm_target = abs(rpm_set);
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	bfb8      	it	lt
 80006e0:	425b      	neglt	r3, r3
 80006e2:	ee07 3a90 	vmov	s15, r3
 80006e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006ea:	edc7 7a05 	vstr	s15, [r7, #20]
	float rpm_actual = fabsf(rpm_measured);
 80006ee:	4b56      	ldr	r3, [pc, #344]	@ (8000848 <calculate_pwm+0x178>)
 80006f0:	edd3 7a00 	vldr	s15, [r3]
 80006f4:	eef0 7ae7 	vabs.f32	s15, s15
 80006f8:	edc7 7a04 	vstr	s15, [r7, #16]
	float prev_rpm_actual = fabsf(prev_rpm_measured);
 80006fc:	4b53      	ldr	r3, [pc, #332]	@ (800084c <calculate_pwm+0x17c>)
 80006fe:	edd3 7a00 	vldr	s15, [r3]
 8000702:	eef0 7ae7 	vabs.f32	s15, s15
 8000706:	edc7 7a03 	vstr	s15, [r7, #12]
	//Proportion
	error = rpm_target - rpm_actual;
 800070a:	ed97 7a05 	vldr	s14, [r7, #20]
 800070e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000712:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000716:	4b4e      	ldr	r3, [pc, #312]	@ (8000850 <calculate_pwm+0x180>)
 8000718:	edc3 7a00 	vstr	s15, [r3]
	float p_error = error;
 800071c:	4b4c      	ldr	r3, [pc, #304]	@ (8000850 <calculate_pwm+0x180>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	61fb      	str	r3, [r7, #28]

	if (fabsf(p_error) < 1.0f)
 8000722:	edd7 7a07 	vldr	s15, [r7, #28]
 8000726:	eef0 7ae7 	vabs.f32	s15, s15
 800072a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800072e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000736:	d502      	bpl.n	800073e <calculate_pwm+0x6e>
	    p_error = 0.0f;
 8000738:	f04f 0300 	mov.w	r3, #0
 800073c:	61fb      	str	r3, [r7, #28]


	//Integral
	pid->i_max = ARR / pid->Ki;
 800073e:	4b45      	ldr	r3, [pc, #276]	@ (8000854 <calculate_pwm+0x184>)
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	ee07 3a90 	vmov	s15, r3
 8000746:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	ed93 7a01 	vldr	s14, [r3, #4]
 8000750:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	edc3 7a04 	vstr	s15, [r3, #16]
	integral += error * tim6_period;
 800075a:	4b3d      	ldr	r3, [pc, #244]	@ (8000850 <calculate_pwm+0x180>)
 800075c:	ed93 7a00 	vldr	s14, [r3]
 8000760:	4b3d      	ldr	r3, [pc, #244]	@ (8000858 <calculate_pwm+0x188>)
 8000762:	edd3 7a00 	vldr	s15, [r3]
 8000766:	ee27 7a27 	vmul.f32	s14, s14, s15
 800076a:	4b3c      	ldr	r3, [pc, #240]	@ (800085c <calculate_pwm+0x18c>)
 800076c:	edd3 7a00 	vldr	s15, [r3]
 8000770:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000774:	4b39      	ldr	r3, [pc, #228]	@ (800085c <calculate_pwm+0x18c>)
 8000776:	edc3 7a00 	vstr	s15, [r3]

	integral = clamp(integral, pid->i_min, pid->i_max);
 800077a:	4b38      	ldr	r3, [pc, #224]	@ (800085c <calculate_pwm+0x18c>)
 800077c:	edd3 7a00 	vldr	s15, [r3]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	ed93 7a03 	vldr	s14, [r3, #12]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	edd3 6a04 	vldr	s13, [r3, #16]
 800078c:	eeb0 1a66 	vmov.f32	s2, s13
 8000790:	eef0 0a47 	vmov.f32	s1, s14
 8000794:	eeb0 0a67 	vmov.f32	s0, s15
 8000798:	f7ff ff38 	bl	800060c <clamp>
 800079c:	eef0 7a40 	vmov.f32	s15, s0
 80007a0:	4b2e      	ldr	r3, [pc, #184]	@ (800085c <calculate_pwm+0x18c>)
 80007a2:	edc3 7a00 	vstr	s15, [r3]

	//Derivative
	float derivative = (error - prev_error) / tim6_period;
 80007a6:	4b2a      	ldr	r3, [pc, #168]	@ (8000850 <calculate_pwm+0x180>)
 80007a8:	ed93 7a00 	vldr	s14, [r3]
 80007ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000860 <calculate_pwm+0x190>)
 80007ae:	edd3 7a00 	vldr	s15, [r3]
 80007b2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80007b6:	4b28      	ldr	r3, [pc, #160]	@ (8000858 <calculate_pwm+0x188>)
 80007b8:	ed93 7a00 	vldr	s14, [r3]
 80007bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007c0:	edc7 7a02 	vstr	s15, [r7, #8]

	float pwm = (pid->Kp * p_error) + (pid->Ki * integral) + (pid->Kd * derivative);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	ed93 7a00 	vldr	s14, [r3]
 80007ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80007ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	edd3 6a01 	vldr	s13, [r3, #4]
 80007d8:	4b20      	ldr	r3, [pc, #128]	@ (800085c <calculate_pwm+0x18c>)
 80007da:	edd3 7a00 	vldr	s15, [r3]
 80007de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	edd3 6a02 	vldr	s13, [r3, #8]
 80007ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80007f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007f8:	edc7 7a06 	vstr	s15, [r7, #24]

	if(pwm > ARR) pwm = ARR;
 80007fc:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <calculate_pwm+0x184>)
 80007fe:	881b      	ldrh	r3, [r3, #0]
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000808:	ed97 7a06 	vldr	s14, [r7, #24]
 800080c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000814:	dd07      	ble.n	8000826 <calculate_pwm+0x156>
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <calculate_pwm+0x184>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	ee07 3a90 	vmov	s15, r3
 800081e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000822:	edc7 7a06 	vstr	s15, [r7, #24]
	/*if(rpm_set > 0 && rpm_measured < 0){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
	}*/
	prev_error = error;
 8000826:	4b0a      	ldr	r3, [pc, #40]	@ (8000850 <calculate_pwm+0x180>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a0d      	ldr	r2, [pc, #52]	@ (8000860 <calculate_pwm+0x190>)
 800082c:	6013      	str	r3, [r2, #0]
	prev_rpm_measured = rpm_measured;
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <calculate_pwm+0x178>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a06      	ldr	r2, [pc, #24]	@ (800084c <calculate_pwm+0x17c>)
 8000834:	6013      	str	r3, [r2, #0]
	return pwm;
 8000836:	69bb      	ldr	r3, [r7, #24]
 8000838:	ee07 3a90 	vmov	s15, r3
}
 800083c:	eeb0 0a67 	vmov.f32	s0, s15
 8000840:	3720      	adds	r7, #32
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200001d0 	.word	0x200001d0
 800084c:	200001d4 	.word	0x200001d4
 8000850:	200001d8 	.word	0x200001d8
 8000854:	20000008 	.word	0x20000008
 8000858:	20000004 	.word	0x20000004
 800085c:	200001c8 	.word	0x200001c8
 8000860:	200001cc 	.word	0x200001cc

08000864 <HAL_TIM_PeriodElapsedCallback>:
float pwm_calculated;
int time_passed;
int milisecond_passed;
uint16_t pulse_count;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  if (htim == &htim6) {
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a3c      	ldr	r2, [pc, #240]	@ (8000960 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d170      	bne.n	8000956 <HAL_TIM_PeriodElapsedCallback+0xf2>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000874:	2120      	movs	r1, #32
 8000876:	483b      	ldr	r0, [pc, #236]	@ (8000964 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000878:	f001 f879 	bl	800196e <HAL_GPIO_TogglePin>
	  /*pulse_count = __HAL_TIM_GET_COUNTER(&htim3);
	  int delta = (int)(pulse_count - prev_pulse_count);*/
	  int16_t delta = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 800087c:	4b3a      	ldr	r3, [pc, #232]	@ (8000968 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000882:	81fb      	strh	r3, [r7, #14]
	  __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000884:	4b38      	ldr	r3, [pc, #224]	@ (8000968 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	625a      	str	r2, [r3, #36]	@ 0x24
	  float revolutions = delta / 20.0f;
 800088c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000890:	ee07 3a90 	vmov	s15, r3
 8000894:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000898:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 800089c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a0:	edc7 7a02 	vstr	s15, [r7, #8]
	  //prev_pulse_count = pulse_count;
	  rpm_measured = (revolutions * 60)/ (CPR * tim6_period);
 80008a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80008a8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800096c <HAL_TIM_PeriodElapsedCallback+0x108>
 80008ac:	ee67 6a87 	vmul.f32	s13, s15, s14
 80008b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000970 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	ee07 3a90 	vmov	s15, r3
 80008b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008bc:	4b2d      	ldr	r3, [pc, #180]	@ (8000974 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80008be:	edd3 7a00 	vldr	s15, [r3]
 80008c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000978 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80008cc:	edc3 7a00 	vstr	s15, [r3]
	  set_direction(rpm_wanted);
 80008d0:	4b2a      	ldr	r3, [pc, #168]	@ (800097c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fec3 	bl	8000660 <set_direction>
	  pwm_calculated = calculate_pwm(&pid, rpm_wanted);
 80008da:	4b28      	ldr	r3, [pc, #160]	@ (800097c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4619      	mov	r1, r3
 80008e0:	4827      	ldr	r0, [pc, #156]	@ (8000980 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80008e2:	f7ff fef5 	bl	80006d0 <calculate_pwm>
 80008e6:	eef0 7a40 	vmov.f32	s15, s0
 80008ea:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80008ec:	edc3 7a00 	vstr	s15, [r3]
	  printf("time: %d.%d\n", time_passed, milisecond_passed);
 80008f0:	4b25      	ldr	r3, [pc, #148]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a25      	ldr	r2, [pc, #148]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x128>)
 80008f6:	6812      	ldr	r2, [r2, #0]
 80008f8:	4619      	mov	r1, r3
 80008fa:	4825      	ldr	r0, [pc, #148]	@ (8000990 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80008fc:	f003 fcce 	bl	800429c <iprintf>
	  printf("rpm inpur: %d\n", rpm_wanted);
 8000900:	4b1e      	ldr	r3, [pc, #120]	@ (800097c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4619      	mov	r1, r3
 8000906:	4823      	ldr	r0, [pc, #140]	@ (8000994 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000908:	f003 fcc8 	bl	800429c <iprintf>
	  printf("rpm: %d\n", (int)rpm_measured);
 800090c:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800090e:	edd3 7a00 	vldr	s15, [r3]
 8000912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000916:	ee17 1a90 	vmov	r1, s15
 800091a:	481f      	ldr	r0, [pc, #124]	@ (8000998 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800091c:	f003 fcbe 	bl	800429c <iprintf>
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_calculated);
 8000920:	4b18      	ldr	r3, [pc, #96]	@ (8000984 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000922:	edd3 7a00 	vldr	s15, [r3]
 8000926:	4b1d      	ldr	r3, [pc, #116]	@ (800099c <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800092e:	ee17 2a90 	vmov	r2, s15
 8000932:	635a      	str	r2, [r3, #52]	@ 0x34
	  milisecond_passed += 1;
 8000934:	4b15      	ldr	r3, [pc, #84]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	3301      	adds	r3, #1
 800093a:	4a14      	ldr	r2, [pc, #80]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x128>)
 800093c:	6013      	str	r3, [r2, #0]
	  /*if (time_passed == 2)
		  rpm_wanted = 50;*/
	  if (milisecond_passed >= 10){
 800093e:	4b13      	ldr	r3, [pc, #76]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	2b09      	cmp	r3, #9
 8000944:	dd07      	ble.n	8000956 <HAL_TIM_PeriodElapsedCallback+0xf2>
		  time_passed += 1;
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	3301      	adds	r3, #1
 800094c:	4a0e      	ldr	r2, [pc, #56]	@ (8000988 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800094e:	6013      	str	r3, [r2, #0]
		  milisecond_passed = 0;
 8000950:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
	  }
  }
}
 8000956:	bf00      	nop
 8000958:	3710      	adds	r7, #16
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000138 	.word	0x20000138
 8000964:	40020000 	.word	0x40020000
 8000968:	200000f0 	.word	0x200000f0
 800096c:	42700000 	.word	0x42700000
 8000970:	20000000 	.word	0x20000000
 8000974:	20000004 	.word	0x20000004
 8000978:	200001d0 	.word	0x200001d0
 800097c:	20000020 	.word	0x20000020
 8000980:	2000000c 	.word	0x2000000c
 8000984:	200001dc 	.word	0x200001dc
 8000988:	200001e0 	.word	0x200001e0
 800098c:	200001e4 	.word	0x200001e4
 8000990:	08004f8c 	.word	0x08004f8c
 8000994:	08004f9c 	.word	0x08004f9c
 8000998:	08004fac 	.word	0x08004fac
 800099c:	200000a8 	.word	0x200000a8

080009a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a6:	f000 fc99 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009aa:	f000 f82d 	bl	8000a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ae:	f000 f9c7 	bl	8000d40 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009b2:	f000 f99b 	bl	8000cec <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80009b6:	f000 f90f 	bl	8000bd8 <MX_TIM3_Init>
  MX_TIM6_Init();
 80009ba:	f000 f961 	bl	8000c80 <MX_TIM6_Init>
  MX_TIM2_Init();
 80009be:	f000 f895 	bl	8000aec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80009c2:	213c      	movs	r1, #60	@ 0x3c
 80009c4:	480c      	ldr	r0, [pc, #48]	@ (80009f8 <main+0x58>)
 80009c6:	f002 f8c5 	bl	8002b54 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80009ca:	480c      	ldr	r0, [pc, #48]	@ (80009fc <main+0x5c>)
 80009cc:	f001 fe8a 	bl	80026e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80009d0:	2100      	movs	r1, #0
 80009d2:	480b      	ldr	r0, [pc, #44]	@ (8000a00 <main+0x60>)
 80009d4:	f001 ff50 	bl	8002878 <HAL_TIM_PWM_Start>
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  int32_t old_value = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	607b      	str	r3, [r7, #4]
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0); //in2
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0); //EN1
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009e2:	4808      	ldr	r0, [pc, #32]	@ (8000a04 <main+0x64>)
 80009e4:	f000 ffaa 	bl	800193c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009ee:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <main+0x64>)
 80009f0:	f000 ffa4 	bl	800193c <HAL_GPIO_WritePin>


while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <main+0x54>
 80009f8:	200000f0 	.word	0x200000f0
 80009fc:	20000138 	.word	0x20000138
 8000a00:	200000a8 	.word	0x200000a8
 8000a04:	40020000 	.word	0x40020000

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b094      	sub	sp, #80	@ 0x50
 8000a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	2234      	movs	r2, #52	@ 0x34
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f003 fc95 	bl	8004346 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a1c:	f107 0308 	add.w	r3, r7, #8
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	4b2c      	ldr	r3, [pc, #176]	@ (8000ae4 <SystemClock_Config+0xdc>)
 8000a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a34:	4a2b      	ldr	r2, [pc, #172]	@ (8000ae4 <SystemClock_Config+0xdc>)
 8000a36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3c:	4b29      	ldr	r3, [pc, #164]	@ (8000ae4 <SystemClock_Config+0xdc>)
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a48:	2300      	movs	r3, #0
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	4b26      	ldr	r3, [pc, #152]	@ (8000ae8 <SystemClock_Config+0xe0>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a54:	4a24      	ldr	r2, [pc, #144]	@ (8000ae8 <SystemClock_Config+0xe0>)
 8000a56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a5a:	6013      	str	r3, [r2, #0]
 8000a5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ae8 <SystemClock_Config+0xe0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a64:	603b      	str	r3, [r7, #0]
 8000a66:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a70:	2310      	movs	r3, #16
 8000a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a74:	2302      	movs	r3, #2
 8000a76:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a7c:	2310      	movs	r3, #16
 8000a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a80:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000a84:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a86:	2304      	movs	r3, #4
 8000a88:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4618      	mov	r0, r3
 8000a98:	f001 fb36 	bl	8002108 <HAL_RCC_OscConfig>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000aa2:	f000 f9cf 	bl	8000e44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ab2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ab6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000abc:	f107 0308 	add.w	r3, r7, #8
 8000ac0:	2102      	movs	r1, #2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 ff6e 	bl	80019a4 <HAL_RCC_ClockConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ace:	f000 f9b9 	bl	8000e44 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	f001 f84a 	bl	8001b70 <HAL_RCC_MCOConfig>
}
 8000adc:	bf00      	nop
 8000ade:	3750      	adds	r7, #80	@ 0x50
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40007000 	.word	0x40007000

08000aec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08e      	sub	sp, #56	@ 0x38
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000af2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b00:	f107 0320 	add.w	r3, r7, #32
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]
 8000b18:	615a      	str	r2, [r3, #20]
 8000b1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b1e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b24:	4b2b      	ldr	r3, [pc, #172]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8000b30:	4b28      	ldr	r3, [pc, #160]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b32:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000b36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b38:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b3e:	4b25      	ldr	r3, [pc, #148]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b40:	2280      	movs	r2, #128	@ 0x80
 8000b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b44:	4823      	ldr	r0, [pc, #140]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b46:	f001 fd7d 	bl	8002644 <HAL_TIM_Base_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000b50:	f000 f978 	bl	8000e44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	481c      	ldr	r0, [pc, #112]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b62:	f002 fa37 	bl	8002fd4 <HAL_TIM_ConfigClockSource>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000b6c:	f000 f96a 	bl	8000e44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000b70:	4818      	ldr	r0, [pc, #96]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b72:	f001 fe27 	bl	80027c4 <HAL_TIM_PWM_Init>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000b7c:	f000 f962 	bl	8000e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b80:	2300      	movs	r3, #0
 8000b82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b88:	f107 0320 	add.w	r3, r7, #32
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4811      	ldr	r0, [pc, #68]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000b90:	f002 fe26 	bl	80037e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000b9a:	f000 f953 	bl	8000e44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b9e:	2360      	movs	r3, #96	@ 0x60
 8000ba0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4807      	ldr	r0, [pc, #28]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000bb6:	f002 f94b 	bl	8002e50 <HAL_TIM_PWM_ConfigChannel>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000bc0:	f000 f940 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000bc4:	4803      	ldr	r0, [pc, #12]	@ (8000bd4 <MX_TIM2_Init+0xe8>)
 8000bc6:	f000 f9ef 	bl	8000fa8 <HAL_TIM_MspPostInit>

}
 8000bca:	bf00      	nop
 8000bcc:	3738      	adds	r7, #56	@ 0x38
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	200000a8 	.word	0x200000a8

08000bd8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	@ 0x30
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000bde:	f107 030c 	add.w	r3, r7, #12
 8000be2:	2224      	movs	r2, #36	@ 0x24
 8000be4:	2100      	movs	r1, #0
 8000be6:	4618      	mov	r0, r3
 8000be8:	f003 fbad 	bl	8004346 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bf4:	4b20      	ldr	r3, [pc, #128]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000bf6:	4a21      	ldr	r2, [pc, #132]	@ (8000c7c <MX_TIM3_Init+0xa4>)
 8000bf8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c00:	4b1d      	ldr	r3, [pc, #116]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000c06:	4b1c      	ldr	r3, [pc, #112]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000c08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c0c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c14:	4b18      	ldr	r3, [pc, #96]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c22:	2301      	movs	r3, #1
 8000c24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c32:	2301      	movs	r3, #1
 8000c34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000c3e:	f107 030c 	add.w	r3, r7, #12
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000c46:	f001 fedf 	bl	8002a08 <HAL_TIM_Encoder_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000c50:	f000 f8f8 	bl	8000e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c54:	2300      	movs	r3, #0
 8000c56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4805      	ldr	r0, [pc, #20]	@ (8000c78 <MX_TIM3_Init+0xa0>)
 8000c62:	f002 fdbd 	bl	80037e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000c6c:	f000 f8ea 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c70:	bf00      	nop
 8000c72:	3730      	adds	r7, #48	@ 0x30
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200000f0 	.word	0x200000f0
 8000c7c:	40000400 	.word	0x40000400

08000c80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c86:	463b      	mov	r3, r7
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000c90:	4a15      	ldr	r2, [pc, #84]	@ (8000ce8 <MX_TIM6_Init+0x68>)
 8000c92:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000c96:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000c9a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000ca4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ca8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cb0:	480c      	ldr	r0, [pc, #48]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000cb2:	f001 fcc7 	bl	8002644 <HAL_TIM_Base_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000cbc:	f000 f8c2 	bl	8000e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000cc8:	463b      	mov	r3, r7
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4805      	ldr	r0, [pc, #20]	@ (8000ce4 <MX_TIM6_Init+0x64>)
 8000cce:	f002 fd87 	bl	80037e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000cd8:	f000 f8b4 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000138 	.word	0x20000138
 8000ce8:	40001000 	.word	0x40001000

08000cec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf0:	4b11      	ldr	r3, [pc, #68]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000cf2:	4a12      	ldr	r2, [pc, #72]	@ (8000d3c <MX_USART2_UART_Init+0x50>)
 8000cf4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cf6:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000cf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cfc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d04:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d10:	4b09      	ldr	r3, [pc, #36]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d12:	220c      	movs	r2, #12
 8000d14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d16:	4b08      	ldr	r3, [pc, #32]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d22:	4805      	ldr	r0, [pc, #20]	@ (8000d38 <MX_USART2_UART_Init+0x4c>)
 8000d24:	f002 fdec 	bl	8003900 <HAL_UART_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d2e:	f000 f889 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000180 	.word	0x20000180
 8000d3c:	40004400 	.word	0x40004400

08000d40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08a      	sub	sp, #40	@ 0x28
 8000d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]
 8000d50:	609a      	str	r2, [r3, #8]
 8000d52:	60da      	str	r2, [r3, #12]
 8000d54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	4b37      	ldr	r3, [pc, #220]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	4a36      	ldr	r2, [pc, #216]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d60:	f043 0304 	orr.w	r3, r3, #4
 8000d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d66:	4b34      	ldr	r3, [pc, #208]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	f003 0304 	and.w	r3, r3, #4
 8000d6e:	613b      	str	r3, [r7, #16]
 8000d70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	4b30      	ldr	r3, [pc, #192]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a2f      	ldr	r2, [pc, #188]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b2d      	ldr	r3, [pc, #180]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	4b29      	ldr	r3, [pc, #164]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a28      	ldr	r2, [pc, #160]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b26      	ldr	r3, [pc, #152]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	607b      	str	r3, [r7, #4]
 8000dae:	4b22      	ldr	r3, [pc, #136]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	4a21      	ldr	r2, [pc, #132]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000db4:	f043 0302 	orr.w	r3, r3, #2
 8000db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dba:	4b1f      	ldr	r3, [pc, #124]	@ (8000e38 <MX_GPIO_Init+0xf8>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 8000dcc:	481b      	ldr	r0, [pc, #108]	@ (8000e3c <MX_GPIO_Init+0xfc>)
 8000dce:	f000 fdb5 	bl	800193c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dd8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4815      	ldr	r0, [pc, #84]	@ (8000e40 <MX_GPIO_Init+0x100>)
 8000dea:	f000 fbfb 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8000dee:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8000df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	4619      	mov	r1, r3
 8000e06:	480d      	ldr	r0, [pc, #52]	@ (8000e3c <MX_GPIO_Init+0xfc>)
 8000e08:	f000 fbec 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	4804      	ldr	r0, [pc, #16]	@ (8000e3c <MX_GPIO_Init+0xfc>)
 8000e2a:	f000 fbdb 	bl	80015e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e2e:	bf00      	nop
 8000e30:	3728      	adds	r7, #40	@ 0x28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40020000 	.word	0x40020000
 8000e40:	40020800 	.word	0x40020800

08000e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e48:	b672      	cpsid	i
}
 8000e4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <Error_Handler+0x8>

08000e50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e66:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	603b      	str	r3, [r7, #0]
 8000e76:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	4a08      	ldr	r2, [pc, #32]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8a:	603b      	str	r3, [r7, #0]
 8000e8c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e8e:	2007      	movs	r0, #7
 8000e90:	f000 fb66 	bl	8001560 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800

08000ea0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000eb0:	d10e      	bne.n	8000ed0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <HAL_TIM_Base_MspInit+0x70>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	4a15      	ldr	r2, [pc, #84]	@ (8000f10 <HAL_TIM_Base_MspInit+0x70>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ec2:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <HAL_TIM_Base_MspInit+0x70>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000ece:	e01a      	b.n	8000f06 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0f      	ldr	r2, [pc, #60]	@ (8000f14 <HAL_TIM_Base_MspInit+0x74>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d115      	bne.n	8000f06 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60bb      	str	r3, [r7, #8]
 8000ede:	4b0c      	ldr	r3, [pc, #48]	@ (8000f10 <HAL_TIM_Base_MspInit+0x70>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <HAL_TIM_Base_MspInit+0x70>)
 8000ee4:	f043 0310 	orr.w	r3, r3, #16
 8000ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eea:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <HAL_TIM_Base_MspInit+0x70>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eee:	f003 0310 	and.w	r3, r3, #16
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2036      	movs	r0, #54	@ 0x36
 8000efc:	f000 fb3b 	bl	8001576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f00:	2036      	movs	r0, #54	@ 0x36
 8000f02:	f000 fb54 	bl	80015ae <HAL_NVIC_EnableIRQ>
}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40001000 	.word	0x40001000

08000f18 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08a      	sub	sp, #40	@ 0x28
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a19      	ldr	r2, [pc, #100]	@ (8000f9c <HAL_TIM_Encoder_MspInit+0x84>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d12b      	bne.n	8000f92 <HAL_TIM_Encoder_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	4b18      	ldr	r3, [pc, #96]	@ (8000fa0 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	4a17      	ldr	r2, [pc, #92]	@ (8000fa0 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f44:	f043 0302 	orr.w	r3, r3, #2
 8000f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4a:	4b15      	ldr	r3, [pc, #84]	@ (8000fa0 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4e:	f003 0302 	and.w	r3, r3, #2
 8000f52:	613b      	str	r3, [r7, #16]
 8000f54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	4b11      	ldr	r3, [pc, #68]	@ (8000fa0 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	4a10      	ldr	r2, [pc, #64]	@ (8000fa0 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f66:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa0 <HAL_TIM_Encoder_MspInit+0x88>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f72:	23c0      	movs	r3, #192	@ 0xc0
 8000f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f82:	2302      	movs	r3, #2
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <HAL_TIM_Encoder_MspInit+0x8c>)
 8000f8e:	f000 fb29 	bl	80015e4 <HAL_GPIO_Init>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	@ 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40000400 	.word	0x40000400
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40020000 	.word	0x40020000

08000fa8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fc8:	d11d      	bne.n	8001006 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <HAL_TIM_MspPostInit+0x68>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <HAL_TIM_MspPostInit+0x68>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <HAL_TIM_MspPostInit+0x68>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	4804      	ldr	r0, [pc, #16]	@ (8001014 <HAL_TIM_MspPostInit+0x6c>)
 8001002:	f000 faef 	bl	80015e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001006:	bf00      	nop
 8001008:	3720      	adds	r7, #32
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40023800 	.word	0x40023800
 8001014:	40020000 	.word	0x40020000

08001018 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	@ 0x28
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a19      	ldr	r2, [pc, #100]	@ (800109c <HAL_UART_MspInit+0x84>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d12b      	bne.n	8001092 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	613b      	str	r3, [r7, #16]
 800103e:	4b18      	ldr	r3, [pc, #96]	@ (80010a0 <HAL_UART_MspInit+0x88>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001042:	4a17      	ldr	r2, [pc, #92]	@ (80010a0 <HAL_UART_MspInit+0x88>)
 8001044:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001048:	6413      	str	r3, [r2, #64]	@ 0x40
 800104a:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <HAL_UART_MspInit+0x88>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001052:	613b      	str	r3, [r7, #16]
 8001054:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <HAL_UART_MspInit+0x88>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	4a10      	ldr	r2, [pc, #64]	@ (80010a0 <HAL_UART_MspInit+0x88>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6313      	str	r3, [r2, #48]	@ 0x30
 8001066:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <HAL_UART_MspInit+0x88>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001072:	230c      	movs	r3, #12
 8001074:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001076:	2302      	movs	r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107a:	2300      	movs	r3, #0
 800107c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107e:	2303      	movs	r3, #3
 8001080:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001082:	2307      	movs	r3, #7
 8001084:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	f107 0314 	add.w	r3, r7, #20
 800108a:	4619      	mov	r1, r3
 800108c:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <HAL_UART_MspInit+0x8c>)
 800108e:	f000 faa9 	bl	80015e4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	@ 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40004400 	.word	0x40004400
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40020000 	.word	0x40020000

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <NMI_Handler+0x4>

080010b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <MemManage_Handler+0x4>

080010c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <BusFault_Handler+0x4>

080010c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <UsageFault_Handler+0x4>

080010d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010de:	b480      	push	{r7}
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr

080010ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fe:	f000 f93f 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800110c:	4802      	ldr	r0, [pc, #8]	@ (8001118 <TIM6_DAC_IRQHandler+0x10>)
 800110e:	f001 fdaf 	bl	8002c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000138 	.word	0x20000138

0800111c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	e00a      	b.n	8001144 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800112e:	f3af 8000 	nop.w
 8001132:	4601      	mov	r1, r0
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	60ba      	str	r2, [r7, #8]
 800113a:	b2ca      	uxtb	r2, r1
 800113c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	3301      	adds	r3, #1
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	429a      	cmp	r2, r3
 800114a:	dbf0      	blt.n	800112e <_read+0x12>
  }

  return len;
 800114c:	687b      	ldr	r3, [r7, #4]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	e009      	b.n	800117c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	60ba      	str	r2, [r7, #8]
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fa33 	bl	80005dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	dbf1      	blt.n	8001168 <_write+0x12>
  }
  return len;
 8001184:	687b      	ldr	r3, [r7, #4]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_close>:

int _close(int file)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011b6:	605a      	str	r2, [r3, #4]
  return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <_isatty>:

int _isatty(int file)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
	...

080011f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001200:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <_sbrk+0x5c>)
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <_sbrk+0x60>)
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001214:	4b11      	ldr	r3, [pc, #68]	@ (800125c <_sbrk+0x64>)
 8001216:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <_sbrk+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121a:	4b10      	ldr	r3, [pc, #64]	@ (800125c <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	429a      	cmp	r2, r3
 8001226:	d207      	bcs.n	8001238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001228:	f003 f8dc 	bl	80043e4 <__errno>
 800122c:	4603      	mov	r3, r0
 800122e:	220c      	movs	r2, #12
 8001230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001236:	e009      	b.n	800124c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	4a05      	ldr	r2, [pc, #20]	@ (800125c <_sbrk+0x64>)
 8001248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20020000 	.word	0x20020000
 8001258:	00000400 	.word	0x00000400
 800125c:	200001e8 	.word	0x200001e8
 8001260:	20000340 	.word	0x20000340

08001264 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <SystemInit+0x20>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <SystemInit+0x20>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800128c:	f7ff ffea 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001290:	480c      	ldr	r0, [pc, #48]	@ (80012c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001292:	490d      	ldr	r1, [pc, #52]	@ (80012c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001298:	e002      	b.n	80012a0 <LoopCopyDataInit>

0800129a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129e:	3304      	adds	r3, #4

080012a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a4:	d3f9      	bcc.n	800129a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a6:	4a0a      	ldr	r2, [pc, #40]	@ (80012d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a8:	4c0a      	ldr	r4, [pc, #40]	@ (80012d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ac:	e001      	b.n	80012b2 <LoopFillZerobss>

080012ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b0:	3204      	adds	r2, #4

080012b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b4:	d3fb      	bcc.n	80012ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012b6:	f003 f89b 	bl	80043f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ba:	f7ff fb71 	bl	80009a0 <main>
  bx  lr    
 80012be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80012cc:	08005014 	.word	0x08005014
  ldr r2, =_sbss
 80012d0:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80012d4:	2000033c 	.word	0x2000033c

080012d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e0:	4b0e      	ldr	r3, [pc, #56]	@ (800131c <HAL_Init+0x40>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	@ (800131c <HAL_Init+0x40>)
 80012e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012ec:	4b0b      	ldr	r3, [pc, #44]	@ (800131c <HAL_Init+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <HAL_Init+0x40>)
 80012f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <HAL_Init+0x40>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a07      	ldr	r2, [pc, #28]	@ (800131c <HAL_Init+0x40>)
 80012fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001302:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001304:	2003      	movs	r0, #3
 8001306:	f000 f92b 	bl	8001560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800130a:	2000      	movs	r0, #0
 800130c:	f000 f808 	bl	8001320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001310:	f7ff fd9e 	bl	8000e50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023c00 	.word	0x40023c00

08001320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <HAL_InitTick+0x54>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <HAL_InitTick+0x58>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001336:	fbb3 f3f1 	udiv	r3, r3, r1
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f943 	bl	80015ca <HAL_SYSTICK_Config>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e00e      	b.n	800136c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b0f      	cmp	r3, #15
 8001352:	d80a      	bhi.n	800136a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800135c:	f000 f90b 	bl	8001576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001360:	4a06      	ldr	r2, [pc, #24]	@ (800137c <HAL_InitTick+0x5c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e000      	b.n	800136c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000024 	.word	0x20000024
 8001378:	2000002c 	.word	0x2000002c
 800137c:	20000028 	.word	0x20000028

08001380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	2000002c 	.word	0x2000002c
 80013a4:	200001ec 	.word	0x200001ec

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	200001ec 	.word	0x200001ec

080013c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013dc:	4013      	ands	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013f2:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	60d3      	str	r3, [r2, #12]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4907      	ldr	r1, [pc, #28]	@ (800145c <__NVIC_EnableIRQ+0x38>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	@ (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	@ (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	@ 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
         );
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	@ 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800152c:	d301      	bcc.n	8001532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152e:	2301      	movs	r3, #1
 8001530:	e00f      	b.n	8001552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001532:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <SysTick_Config+0x40>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800153a:	210f      	movs	r1, #15
 800153c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001540:	f7ff ff8e 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001544:	4b05      	ldr	r3, [pc, #20]	@ (800155c <SysTick_Config+0x40>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154a:	4b04      	ldr	r3, [pc, #16]	@ (800155c <SysTick_Config+0x40>)
 800154c:	2207      	movs	r2, #7
 800154e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff ff29 	bl	80013c0 <__NVIC_SetPriorityGrouping>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001588:	f7ff ff3e 	bl	8001408 <__NVIC_GetPriorityGrouping>
 800158c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	6978      	ldr	r0, [r7, #20]
 8001594:	f7ff ff8e 	bl	80014b4 <NVIC_EncodePriority>
 8001598:	4602      	mov	r2, r0
 800159a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159e:	4611      	mov	r1, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff5d 	bl	8001460 <__NVIC_SetPriority>
}
 80015a6:	bf00      	nop
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff ff31 	bl	8001424 <__NVIC_EnableIRQ>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ffa2 	bl	800151c <SysTick_Config>
 80015d8:	4603      	mov	r3, r0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
	...

080015e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b089      	sub	sp, #36	@ 0x24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
 80015fe:	e165      	b.n	80018cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001600:	2201      	movs	r2, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	429a      	cmp	r2, r3
 800161a:	f040 8154 	bne.w	80018c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	2b01      	cmp	r3, #1
 8001628:	d005      	beq.n	8001636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001632:	2b02      	cmp	r3, #2
 8001634:	d130      	bne.n	8001698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	2203      	movs	r2, #3
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43db      	mvns	r3, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4013      	ands	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4313      	orrs	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800166c:	2201      	movs	r2, #1
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	091b      	lsrs	r3, r3, #4
 8001682:	f003 0201 	and.w	r2, r3, #1
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d017      	beq.n	80016d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	2203      	movs	r2, #3
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d123      	bne.n	8001728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	08da      	lsrs	r2, r3, #3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3208      	adds	r2, #8
 80016e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	f003 0307 	and.w	r3, r3, #7
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	691a      	ldr	r2, [r3, #16]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	08da      	lsrs	r2, r3, #3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	3208      	adds	r2, #8
 8001722:	69b9      	ldr	r1, [r7, #24]
 8001724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	2203      	movs	r2, #3
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 0203 	and.w	r2, r3, #3
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80ae 	beq.w	80018c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b5d      	ldr	r3, [pc, #372]	@ (80018e4 <HAL_GPIO_Init+0x300>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	4a5c      	ldr	r2, [pc, #368]	@ (80018e4 <HAL_GPIO_Init+0x300>)
 8001774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001778:	6453      	str	r3, [r2, #68]	@ 0x44
 800177a:	4b5a      	ldr	r3, [pc, #360]	@ (80018e4 <HAL_GPIO_Init+0x300>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001786:	4a58      	ldr	r2, [pc, #352]	@ (80018e8 <HAL_GPIO_Init+0x304>)
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	089b      	lsrs	r3, r3, #2
 800178c:	3302      	adds	r3, #2
 800178e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	f003 0303 	and.w	r3, r3, #3
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	220f      	movs	r2, #15
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4013      	ands	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a4f      	ldr	r2, [pc, #316]	@ (80018ec <HAL_GPIO_Init+0x308>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d025      	beq.n	80017fe <HAL_GPIO_Init+0x21a>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a4e      	ldr	r2, [pc, #312]	@ (80018f0 <HAL_GPIO_Init+0x30c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d01f      	beq.n	80017fa <HAL_GPIO_Init+0x216>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a4d      	ldr	r2, [pc, #308]	@ (80018f4 <HAL_GPIO_Init+0x310>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d019      	beq.n	80017f6 <HAL_GPIO_Init+0x212>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a4c      	ldr	r2, [pc, #304]	@ (80018f8 <HAL_GPIO_Init+0x314>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d013      	beq.n	80017f2 <HAL_GPIO_Init+0x20e>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a4b      	ldr	r2, [pc, #300]	@ (80018fc <HAL_GPIO_Init+0x318>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d00d      	beq.n	80017ee <HAL_GPIO_Init+0x20a>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a4a      	ldr	r2, [pc, #296]	@ (8001900 <HAL_GPIO_Init+0x31c>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d007      	beq.n	80017ea <HAL_GPIO_Init+0x206>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a49      	ldr	r2, [pc, #292]	@ (8001904 <HAL_GPIO_Init+0x320>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d101      	bne.n	80017e6 <HAL_GPIO_Init+0x202>
 80017e2:	2306      	movs	r3, #6
 80017e4:	e00c      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017e6:	2307      	movs	r3, #7
 80017e8:	e00a      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017ea:	2305      	movs	r3, #5
 80017ec:	e008      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017ee:	2304      	movs	r3, #4
 80017f0:	e006      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017f2:	2303      	movs	r3, #3
 80017f4:	e004      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017f6:	2302      	movs	r3, #2
 80017f8:	e002      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017fa:	2301      	movs	r3, #1
 80017fc:	e000      	b.n	8001800 <HAL_GPIO_Init+0x21c>
 80017fe:	2300      	movs	r3, #0
 8001800:	69fa      	ldr	r2, [r7, #28]
 8001802:	f002 0203 	and.w	r2, r2, #3
 8001806:	0092      	lsls	r2, r2, #2
 8001808:	4093      	lsls	r3, r2
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4313      	orrs	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001810:	4935      	ldr	r1, [pc, #212]	@ (80018e8 <HAL_GPIO_Init+0x304>)
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	089b      	lsrs	r3, r3, #2
 8001816:	3302      	adds	r3, #2
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800181e:	4b3a      	ldr	r3, [pc, #232]	@ (8001908 <HAL_GPIO_Init+0x324>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	43db      	mvns	r3, r3
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	4013      	ands	r3, r2
 800182c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001842:	4a31      	ldr	r2, [pc, #196]	@ (8001908 <HAL_GPIO_Init+0x324>)
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001848:	4b2f      	ldr	r3, [pc, #188]	@ (8001908 <HAL_GPIO_Init+0x324>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	43db      	mvns	r3, r3
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4013      	ands	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d003      	beq.n	800186c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	4313      	orrs	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800186c:	4a26      	ldr	r2, [pc, #152]	@ (8001908 <HAL_GPIO_Init+0x324>)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001872:	4b25      	ldr	r3, [pc, #148]	@ (8001908 <HAL_GPIO_Init+0x324>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	43db      	mvns	r3, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4013      	ands	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4313      	orrs	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001896:	4a1c      	ldr	r2, [pc, #112]	@ (8001908 <HAL_GPIO_Init+0x324>)
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800189c:	4b1a      	ldr	r3, [pc, #104]	@ (8001908 <HAL_GPIO_Init+0x324>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d003      	beq.n	80018c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018c0:	4a11      	ldr	r2, [pc, #68]	@ (8001908 <HAL_GPIO_Init+0x324>)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	3301      	adds	r3, #1
 80018ca:	61fb      	str	r3, [r7, #28]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	2b0f      	cmp	r3, #15
 80018d0:	f67f ae96 	bls.w	8001600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3724      	adds	r7, #36	@ 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	40023800 	.word	0x40023800
 80018e8:	40013800 	.word	0x40013800
 80018ec:	40020000 	.word	0x40020000
 80018f0:	40020400 	.word	0x40020400
 80018f4:	40020800 	.word	0x40020800
 80018f8:	40020c00 	.word	0x40020c00
 80018fc:	40021000 	.word	0x40021000
 8001900:	40021400 	.word	0x40021400
 8001904:	40021800 	.word	0x40021800
 8001908:	40013c00 	.word	0x40013c00

0800190c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	691a      	ldr	r2, [r3, #16]
 800191c:	887b      	ldrh	r3, [r7, #2]
 800191e:	4013      	ands	r3, r2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d002      	beq.n	800192a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001924:	2301      	movs	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	e001      	b.n	800192e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800192a:	2300      	movs	r3, #0
 800192c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800192e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	807b      	strh	r3, [r7, #2]
 8001948:	4613      	mov	r3, r2
 800194a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800194c:	787b      	ldrb	r3, [r7, #1]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001952:	887a      	ldrh	r2, [r7, #2]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001958:	e003      	b.n	8001962 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800195a:	887b      	ldrh	r3, [r7, #2]
 800195c:	041a      	lsls	r2, r3, #16
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	619a      	str	r2, [r3, #24]
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800196e:	b480      	push	{r7}
 8001970:	b085      	sub	sp, #20
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
 8001976:	460b      	mov	r3, r1
 8001978:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001980:	887a      	ldrh	r2, [r7, #2]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4013      	ands	r3, r2
 8001986:	041a      	lsls	r2, r3, #16
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	43d9      	mvns	r1, r3
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	400b      	ands	r3, r1
 8001990:	431a      	orrs	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	619a      	str	r2, [r3, #24]
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
	...

080019a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0cc      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019b8:	4b68      	ldr	r3, [pc, #416]	@ (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 030f 	and.w	r3, r3, #15
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d90c      	bls.n	80019e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c6:	4b65      	ldr	r3, [pc, #404]	@ (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ce:	4b63      	ldr	r3, [pc, #396]	@ (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 030f 	and.w	r3, r3, #15
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e0b8      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d020      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d005      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019f8:	4b59      	ldr	r3, [pc, #356]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	4a58      	ldr	r2, [pc, #352]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0308 	and.w	r3, r3, #8
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d005      	beq.n	8001a1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a10:	4b53      	ldr	r3, [pc, #332]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4a52      	ldr	r2, [pc, #328]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1c:	4b50      	ldr	r3, [pc, #320]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	494d      	ldr	r1, [pc, #308]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d044      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d107      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a42:	4b47      	ldr	r3, [pc, #284]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d119      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e07f      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d003      	beq.n	8001a62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a62:	4b3f      	ldr	r3, [pc, #252]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d109      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e06f      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a72:	4b3b      	ldr	r3, [pc, #236]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e067      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a82:	4b37      	ldr	r3, [pc, #220]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f023 0203 	bic.w	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4934      	ldr	r1, [pc, #208]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a94:	f7ff fc88 	bl	80013a8 <HAL_GetTick>
 8001a98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9c:	f7ff fc84 	bl	80013a8 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e04f      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 020c 	and.w	r2, r3, #12
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1eb      	bne.n	8001a9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b25      	ldr	r3, [pc, #148]	@ (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d20c      	bcs.n	8001aec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b22      	ldr	r3, [pc, #136]	@ (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ada:	4b20      	ldr	r3, [pc, #128]	@ (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d001      	beq.n	8001aec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e032      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d008      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001af8:	4b19      	ldr	r3, [pc, #100]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	4916      	ldr	r1, [pc, #88]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d009      	beq.n	8001b2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b16:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	490e      	ldr	r1, [pc, #56]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b2a:	f000 f8bd 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	091b      	lsrs	r3, r3, #4
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	490a      	ldr	r1, [pc, #40]	@ (8001b64 <HAL_RCC_ClockConfig+0x1c0>)
 8001b3c:	5ccb      	ldrb	r3, [r1, r3]
 8001b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b42:	4a09      	ldr	r2, [pc, #36]	@ (8001b68 <HAL_RCC_ClockConfig+0x1c4>)
 8001b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b46:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <HAL_RCC_ClockConfig+0x1c8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fbe8 	bl	8001320 <HAL_InitTick>

  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023c00 	.word	0x40023c00
 8001b60:	40023800 	.word	0x40023800
 8001b64:	08004fb8 	.word	0x08004fb8
 8001b68:	20000024 	.word	0x20000024
 8001b6c:	20000028 	.word	0x20000028

08001b70 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08c      	sub	sp, #48	@ 0x30
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d129      	bne.n	8001bd6 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
 8001b86:	4b2b      	ldr	r3, [pc, #172]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8a:	4a2a      	ldr	r2, [pc, #168]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b92:	4b28      	ldr	r3, [pc, #160]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	61bb      	str	r3, [r7, #24]
 8001b9c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001b9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	4619      	mov	r1, r3
 8001bba:	481f      	ldr	r0, [pc, #124]	@ (8001c38 <HAL_RCC_MCOConfig+0xc8>)
 8001bbc:	f7ff fd12 	bl	80015e4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	4919      	ldr	r1, [pc, #100]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8001bd4:	e029      	b.n	8001c2a <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	4b16      	ldr	r3, [pc, #88]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	4a15      	ldr	r2, [pc, #84]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be6:	4b13      	ldr	r3, [pc, #76]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	f003 0304 	and.w	r3, r3, #4
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8001bf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	480b      	ldr	r0, [pc, #44]	@ (8001c3c <HAL_RCC_MCOConfig+0xcc>)
 8001c10:	f7ff fce8 	bl	80015e4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8001c14:	4b07      	ldr	r3, [pc, #28]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	00d9      	lsls	r1, r3, #3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	430b      	orrs	r3, r1
 8001c24:	4903      	ldr	r1, [pc, #12]	@ (8001c34 <HAL_RCC_MCOConfig+0xc4>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	608b      	str	r3, [r1, #8]
}
 8001c2a:	bf00      	nop
 8001c2c:	3730      	adds	r7, #48	@ 0x30
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40020000 	.word	0x40020000
 8001c3c:	40020800 	.word	0x40020800

08001c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c44:	4b03      	ldr	r3, [pc, #12]	@ (8001c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000024 	.word	0x20000024

08001c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c5c:	f7ff fff0 	bl	8001c40 <HAL_RCC_GetHCLKFreq>
 8001c60:	4602      	mov	r2, r0
 8001c62:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	0a9b      	lsrs	r3, r3, #10
 8001c68:	f003 0307 	and.w	r3, r3, #7
 8001c6c:	4903      	ldr	r1, [pc, #12]	@ (8001c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c6e:	5ccb      	ldrb	r3, [r1, r3]
 8001c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	08004fc8 	.word	0x08004fc8

08001c80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c84:	f7ff ffdc 	bl	8001c40 <HAL_RCC_GetHCLKFreq>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	0b5b      	lsrs	r3, r3, #13
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	4903      	ldr	r1, [pc, #12]	@ (8001ca4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c96:	5ccb      	ldrb	r3, [r1, r3]
 8001c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	08004fc8 	.word	0x08004fc8

08001ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cac:	b0ae      	sub	sp, #184	@ 0xb8
 8001cae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cce:	4bcb      	ldr	r3, [pc, #812]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 030c 	and.w	r3, r3, #12
 8001cd6:	2b0c      	cmp	r3, #12
 8001cd8:	f200 8206 	bhi.w	80020e8 <HAL_RCC_GetSysClockFreq+0x440>
 8001cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce2:	bf00      	nop
 8001ce4:	08001d19 	.word	0x08001d19
 8001ce8:	080020e9 	.word	0x080020e9
 8001cec:	080020e9 	.word	0x080020e9
 8001cf0:	080020e9 	.word	0x080020e9
 8001cf4:	08001d21 	.word	0x08001d21
 8001cf8:	080020e9 	.word	0x080020e9
 8001cfc:	080020e9 	.word	0x080020e9
 8001d00:	080020e9 	.word	0x080020e9
 8001d04:	08001d29 	.word	0x08001d29
 8001d08:	080020e9 	.word	0x080020e9
 8001d0c:	080020e9 	.word	0x080020e9
 8001d10:	080020e9 	.word	0x080020e9
 8001d14:	08001f19 	.word	0x08001f19
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d18:	4bb9      	ldr	r3, [pc, #740]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x358>)
 8001d1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d1e:	e1e7      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d20:	4bb8      	ldr	r3, [pc, #736]	@ (8002004 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d26:	e1e3      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d28:	4bb4      	ldr	r3, [pc, #720]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d34:	4bb1      	ldr	r3, [pc, #708]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d071      	beq.n	8001e24 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d40:	4bae      	ldr	r3, [pc, #696]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	099b      	lsrs	r3, r3, #6
 8001d46:	2200      	movs	r2, #0
 8001d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001d4c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001d50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001d66:	4622      	mov	r2, r4
 8001d68:	462b      	mov	r3, r5
 8001d6a:	f04f 0000 	mov.w	r0, #0
 8001d6e:	f04f 0100 	mov.w	r1, #0
 8001d72:	0159      	lsls	r1, r3, #5
 8001d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d78:	0150      	lsls	r0, r2, #5
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4621      	mov	r1, r4
 8001d80:	1a51      	subs	r1, r2, r1
 8001d82:	6439      	str	r1, [r7, #64]	@ 0x40
 8001d84:	4629      	mov	r1, r5
 8001d86:	eb63 0301 	sbc.w	r3, r3, r1
 8001d8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	f04f 0300 	mov.w	r3, #0
 8001d94:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001d98:	4649      	mov	r1, r9
 8001d9a:	018b      	lsls	r3, r1, #6
 8001d9c:	4641      	mov	r1, r8
 8001d9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001da2:	4641      	mov	r1, r8
 8001da4:	018a      	lsls	r2, r1, #6
 8001da6:	4641      	mov	r1, r8
 8001da8:	1a51      	subs	r1, r2, r1
 8001daa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001dac:	4649      	mov	r1, r9
 8001dae:	eb63 0301 	sbc.w	r3, r3, r1
 8001db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001dc0:	4649      	mov	r1, r9
 8001dc2:	00cb      	lsls	r3, r1, #3
 8001dc4:	4641      	mov	r1, r8
 8001dc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001dca:	4641      	mov	r1, r8
 8001dcc:	00ca      	lsls	r2, r1, #3
 8001dce:	4610      	mov	r0, r2
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4622      	mov	r2, r4
 8001dd6:	189b      	adds	r3, r3, r2
 8001dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8001dda:	462b      	mov	r3, r5
 8001ddc:	460a      	mov	r2, r1
 8001dde:	eb42 0303 	adc.w	r3, r2, r3
 8001de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001de4:	f04f 0200 	mov.w	r2, #0
 8001de8:	f04f 0300 	mov.w	r3, #0
 8001dec:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001df0:	4629      	mov	r1, r5
 8001df2:	024b      	lsls	r3, r1, #9
 8001df4:	4621      	mov	r1, r4
 8001df6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001dfa:	4621      	mov	r1, r4
 8001dfc:	024a      	lsls	r2, r1, #9
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e06:	2200      	movs	r2, #0
 8001e08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001e10:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e14:	f7fe fa4c 	bl	80002b0 <__aeabi_uldivmod>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001e22:	e067      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e24:	4b75      	ldr	r3, [pc, #468]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	099b      	lsrs	r3, r3, #6
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001e30:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001e34:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001e3e:	2300      	movs	r3, #0
 8001e40:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001e42:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001e46:	4622      	mov	r2, r4
 8001e48:	462b      	mov	r3, r5
 8001e4a:	f04f 0000 	mov.w	r0, #0
 8001e4e:	f04f 0100 	mov.w	r1, #0
 8001e52:	0159      	lsls	r1, r3, #5
 8001e54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e58:	0150      	lsls	r0, r2, #5
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4621      	mov	r1, r4
 8001e60:	1a51      	subs	r1, r2, r1
 8001e62:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001e64:	4629      	mov	r1, r5
 8001e66:	eb63 0301 	sbc.w	r3, r3, r1
 8001e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001e78:	4649      	mov	r1, r9
 8001e7a:	018b      	lsls	r3, r1, #6
 8001e7c:	4641      	mov	r1, r8
 8001e7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e82:	4641      	mov	r1, r8
 8001e84:	018a      	lsls	r2, r1, #6
 8001e86:	4641      	mov	r1, r8
 8001e88:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e8c:	4649      	mov	r1, r9
 8001e8e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e9e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001ea2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ea6:	4692      	mov	sl, r2
 8001ea8:	469b      	mov	fp, r3
 8001eaa:	4623      	mov	r3, r4
 8001eac:	eb1a 0303 	adds.w	r3, sl, r3
 8001eb0:	623b      	str	r3, [r7, #32]
 8001eb2:	462b      	mov	r3, r5
 8001eb4:	eb4b 0303 	adc.w	r3, fp, r3
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	f04f 0300 	mov.w	r3, #0
 8001ec2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001ec6:	4629      	mov	r1, r5
 8001ec8:	028b      	lsls	r3, r1, #10
 8001eca:	4621      	mov	r1, r4
 8001ecc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ed0:	4621      	mov	r1, r4
 8001ed2:	028a      	lsls	r2, r1, #10
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001edc:	2200      	movs	r2, #0
 8001ede:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ee0:	677a      	str	r2, [r7, #116]	@ 0x74
 8001ee2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001ee6:	f7fe f9e3 	bl	80002b0 <__aeabi_uldivmod>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ef4:	4b41      	ldr	r3, [pc, #260]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	0c1b      	lsrs	r3, r3, #16
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	3301      	adds	r3, #1
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001f06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f16:	e0eb      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f18:	4b38      	ldr	r3, [pc, #224]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f24:	4b35      	ldr	r3, [pc, #212]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d06b      	beq.n	8002008 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f30:	4b32      	ldr	r3, [pc, #200]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x354>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	099b      	lsrs	r3, r3, #6
 8001f36:	2200      	movs	r2, #0
 8001f38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f42:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f44:	2300      	movs	r3, #0
 8001f46:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f48:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001f4c:	4622      	mov	r2, r4
 8001f4e:	462b      	mov	r3, r5
 8001f50:	f04f 0000 	mov.w	r0, #0
 8001f54:	f04f 0100 	mov.w	r1, #0
 8001f58:	0159      	lsls	r1, r3, #5
 8001f5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f5e:	0150      	lsls	r0, r2, #5
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4621      	mov	r1, r4
 8001f66:	1a51      	subs	r1, r2, r1
 8001f68:	61b9      	str	r1, [r7, #24]
 8001f6a:	4629      	mov	r1, r5
 8001f6c:	eb63 0301 	sbc.w	r3, r3, r1
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	f04f 0200 	mov.w	r2, #0
 8001f76:	f04f 0300 	mov.w	r3, #0
 8001f7a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001f7e:	4659      	mov	r1, fp
 8001f80:	018b      	lsls	r3, r1, #6
 8001f82:	4651      	mov	r1, sl
 8001f84:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f88:	4651      	mov	r1, sl
 8001f8a:	018a      	lsls	r2, r1, #6
 8001f8c:	4651      	mov	r1, sl
 8001f8e:	ebb2 0801 	subs.w	r8, r2, r1
 8001f92:	4659      	mov	r1, fp
 8001f94:	eb63 0901 	sbc.w	r9, r3, r1
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fa4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fa8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fac:	4690      	mov	r8, r2
 8001fae:	4699      	mov	r9, r3
 8001fb0:	4623      	mov	r3, r4
 8001fb2:	eb18 0303 	adds.w	r3, r8, r3
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	462b      	mov	r3, r5
 8001fba:	eb49 0303 	adc.w	r3, r9, r3
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	f04f 0200 	mov.w	r2, #0
 8001fc4:	f04f 0300 	mov.w	r3, #0
 8001fc8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001fcc:	4629      	mov	r1, r5
 8001fce:	024b      	lsls	r3, r1, #9
 8001fd0:	4621      	mov	r1, r4
 8001fd2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	024a      	lsls	r2, r1, #9
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001fe6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001fe8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001fec:	f7fe f960 	bl	80002b0 <__aeabi_uldivmod>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001ffa:	e065      	b.n	80020c8 <HAL_RCC_GetSysClockFreq+0x420>
 8001ffc:	40023800 	.word	0x40023800
 8002000:	00f42400 	.word	0x00f42400
 8002004:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002008:	4b3d      	ldr	r3, [pc, #244]	@ (8002100 <HAL_RCC_GetSysClockFreq+0x458>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	099b      	lsrs	r3, r3, #6
 800200e:	2200      	movs	r2, #0
 8002010:	4618      	mov	r0, r3
 8002012:	4611      	mov	r1, r2
 8002014:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002018:	653b      	str	r3, [r7, #80]	@ 0x50
 800201a:	2300      	movs	r3, #0
 800201c:	657b      	str	r3, [r7, #84]	@ 0x54
 800201e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002022:	4642      	mov	r2, r8
 8002024:	464b      	mov	r3, r9
 8002026:	f04f 0000 	mov.w	r0, #0
 800202a:	f04f 0100 	mov.w	r1, #0
 800202e:	0159      	lsls	r1, r3, #5
 8002030:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002034:	0150      	lsls	r0, r2, #5
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4641      	mov	r1, r8
 800203c:	1a51      	subs	r1, r2, r1
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	4649      	mov	r1, r9
 8002042:	eb63 0301 	sbc.w	r3, r3, r1
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	f04f 0300 	mov.w	r3, #0
 8002050:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002054:	4659      	mov	r1, fp
 8002056:	018b      	lsls	r3, r1, #6
 8002058:	4651      	mov	r1, sl
 800205a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800205e:	4651      	mov	r1, sl
 8002060:	018a      	lsls	r2, r1, #6
 8002062:	4651      	mov	r1, sl
 8002064:	1a54      	subs	r4, r2, r1
 8002066:	4659      	mov	r1, fp
 8002068:	eb63 0501 	sbc.w	r5, r3, r1
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	f04f 0300 	mov.w	r3, #0
 8002074:	00eb      	lsls	r3, r5, #3
 8002076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800207a:	00e2      	lsls	r2, r4, #3
 800207c:	4614      	mov	r4, r2
 800207e:	461d      	mov	r5, r3
 8002080:	4643      	mov	r3, r8
 8002082:	18e3      	adds	r3, r4, r3
 8002084:	603b      	str	r3, [r7, #0]
 8002086:	464b      	mov	r3, r9
 8002088:	eb45 0303 	adc.w	r3, r5, r3
 800208c:	607b      	str	r3, [r7, #4]
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	f04f 0300 	mov.w	r3, #0
 8002096:	e9d7 4500 	ldrd	r4, r5, [r7]
 800209a:	4629      	mov	r1, r5
 800209c:	028b      	lsls	r3, r1, #10
 800209e:	4621      	mov	r1, r4
 80020a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020a4:	4621      	mov	r1, r4
 80020a6:	028a      	lsls	r2, r1, #10
 80020a8:	4610      	mov	r0, r2
 80020aa:	4619      	mov	r1, r3
 80020ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80020b0:	2200      	movs	r2, #0
 80020b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80020b4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80020b6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80020ba:	f7fe f8f9 	bl	80002b0 <__aeabi_uldivmod>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	4613      	mov	r3, r2
 80020c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80020c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002100 <HAL_RCC_GetSysClockFreq+0x458>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	0f1b      	lsrs	r3, r3, #28
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80020d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80020da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80020de:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80020e6:	e003      	b.n	80020f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020e8:	4b06      	ldr	r3, [pc, #24]	@ (8002104 <HAL_RCC_GetSysClockFreq+0x45c>)
 80020ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80020ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	37b8      	adds	r7, #184	@ 0xb8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020fe:	bf00      	nop
 8002100:	40023800 	.word	0x40023800
 8002104:	00f42400 	.word	0x00f42400

08002108 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e28d      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 8083 	beq.w	800222e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002128:	4b94      	ldr	r3, [pc, #592]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 030c 	and.w	r3, r3, #12
 8002130:	2b04      	cmp	r3, #4
 8002132:	d019      	beq.n	8002168 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002134:	4b91      	ldr	r3, [pc, #580]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f003 030c 	and.w	r3, r3, #12
        || \
 800213c:	2b08      	cmp	r3, #8
 800213e:	d106      	bne.n	800214e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002140:	4b8e      	ldr	r3, [pc, #568]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002148:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800214c:	d00c      	beq.n	8002168 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800214e:	4b8b      	ldr	r3, [pc, #556]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002156:	2b0c      	cmp	r3, #12
 8002158:	d112      	bne.n	8002180 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800215a:	4b88      	ldr	r3, [pc, #544]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002166:	d10b      	bne.n	8002180 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002168:	4b84      	ldr	r3, [pc, #528]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d05b      	beq.n	800222c <HAL_RCC_OscConfig+0x124>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d157      	bne.n	800222c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e25a      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002188:	d106      	bne.n	8002198 <HAL_RCC_OscConfig+0x90>
 800218a:	4b7c      	ldr	r3, [pc, #496]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a7b      	ldr	r2, [pc, #492]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	e01d      	b.n	80021d4 <HAL_RCC_OscConfig+0xcc>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021a0:	d10c      	bne.n	80021bc <HAL_RCC_OscConfig+0xb4>
 80021a2:	4b76      	ldr	r3, [pc, #472]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a75      	ldr	r2, [pc, #468]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021ac:	6013      	str	r3, [r2, #0]
 80021ae:	4b73      	ldr	r3, [pc, #460]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a72      	ldr	r2, [pc, #456]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	e00b      	b.n	80021d4 <HAL_RCC_OscConfig+0xcc>
 80021bc:	4b6f      	ldr	r3, [pc, #444]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a6e      	ldr	r2, [pc, #440]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	4b6c      	ldr	r3, [pc, #432]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a6b      	ldr	r2, [pc, #428]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d013      	beq.n	8002204 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7ff f8e4 	bl	80013a8 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e4:	f7ff f8e0 	bl	80013a8 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b64      	cmp	r3, #100	@ 0x64
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e21f      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f6:	4b61      	ldr	r3, [pc, #388]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0xdc>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7ff f8d0 	bl	80013a8 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff f8cc 	bl	80013a8 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	@ 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e20b      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800221e:	4b57      	ldr	r3, [pc, #348]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x104>
 800222a:	e000      	b.n	800222e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d06f      	beq.n	800231a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800223a:	4b50      	ldr	r3, [pc, #320]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 030c 	and.w	r3, r3, #12
 8002242:	2b00      	cmp	r3, #0
 8002244:	d017      	beq.n	8002276 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002246:	4b4d      	ldr	r3, [pc, #308]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 030c 	and.w	r3, r3, #12
        || \
 800224e:	2b08      	cmp	r3, #8
 8002250:	d105      	bne.n	800225e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002252:	4b4a      	ldr	r3, [pc, #296]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00b      	beq.n	8002276 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800225e:	4b47      	ldr	r3, [pc, #284]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002266:	2b0c      	cmp	r3, #12
 8002268:	d11c      	bne.n	80022a4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800226a:	4b44      	ldr	r3, [pc, #272]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d116      	bne.n	80022a4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002276:	4b41      	ldr	r3, [pc, #260]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d005      	beq.n	800228e <HAL_RCC_OscConfig+0x186>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d001      	beq.n	800228e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e1d3      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800228e:	4b3b      	ldr	r3, [pc, #236]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	4937      	ldr	r1, [pc, #220]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022a2:	e03a      	b.n	800231a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d020      	beq.n	80022ee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022ac:	4b34      	ldr	r3, [pc, #208]	@ (8002380 <HAL_RCC_OscConfig+0x278>)
 80022ae:	2201      	movs	r2, #1
 80022b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b2:	f7ff f879 	bl	80013a8 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b8:	e008      	b.n	80022cc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ba:	f7ff f875 	bl	80013a8 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e1b4      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022cc:	4b2b      	ldr	r3, [pc, #172]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0f0      	beq.n	80022ba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d8:	4b28      	ldr	r3, [pc, #160]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	4925      	ldr	r1, [pc, #148]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	600b      	str	r3, [r1, #0]
 80022ec:	e015      	b.n	800231a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ee:	4b24      	ldr	r3, [pc, #144]	@ (8002380 <HAL_RCC_OscConfig+0x278>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff f858 	bl	80013a8 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fc:	f7ff f854 	bl	80013a8 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e193      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230e:	4b1b      	ldr	r3, [pc, #108]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d036      	beq.n	8002394 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d016      	beq.n	800235c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800232e:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <HAL_RCC_OscConfig+0x27c>)
 8002330:	2201      	movs	r2, #1
 8002332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002334:	f7ff f838 	bl	80013a8 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800233c:	f7ff f834 	bl	80013a8 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e173      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800234e:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <HAL_RCC_OscConfig+0x274>)
 8002350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCC_OscConfig+0x234>
 800235a:	e01b      	b.n	8002394 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800235c:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <HAL_RCC_OscConfig+0x27c>)
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002362:	f7ff f821 	bl	80013a8 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002368:	e00e      	b.n	8002388 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800236a:	f7ff f81d 	bl	80013a8 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d907      	bls.n	8002388 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e15c      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
 800237c:	40023800 	.word	0x40023800
 8002380:	42470000 	.word	0x42470000
 8002384:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002388:	4b8a      	ldr	r3, [pc, #552]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800238a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1ea      	bne.n	800236a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 8097 	beq.w	80024d0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023a2:	2300      	movs	r3, #0
 80023a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a6:	4b83      	ldr	r3, [pc, #524]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10f      	bne.n	80023d2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	4b7f      	ldr	r3, [pc, #508]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	4a7e      	ldr	r2, [pc, #504]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80023bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c2:	4b7c      	ldr	r3, [pc, #496]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ce:	2301      	movs	r3, #1
 80023d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d2:	4b79      	ldr	r3, [pc, #484]	@ (80025b8 <HAL_RCC_OscConfig+0x4b0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d118      	bne.n	8002410 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023de:	4b76      	ldr	r3, [pc, #472]	@ (80025b8 <HAL_RCC_OscConfig+0x4b0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a75      	ldr	r2, [pc, #468]	@ (80025b8 <HAL_RCC_OscConfig+0x4b0>)
 80023e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ea:	f7fe ffdd 	bl	80013a8 <HAL_GetTick>
 80023ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f2:	f7fe ffd9 	bl	80013a8 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e118      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002404:	4b6c      	ldr	r3, [pc, #432]	@ (80025b8 <HAL_RCC_OscConfig+0x4b0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0f0      	beq.n	80023f2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d106      	bne.n	8002426 <HAL_RCC_OscConfig+0x31e>
 8002418:	4b66      	ldr	r3, [pc, #408]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800241a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800241c:	4a65      	ldr	r2, [pc, #404]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6713      	str	r3, [r2, #112]	@ 0x70
 8002424:	e01c      	b.n	8002460 <HAL_RCC_OscConfig+0x358>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	2b05      	cmp	r3, #5
 800242c:	d10c      	bne.n	8002448 <HAL_RCC_OscConfig+0x340>
 800242e:	4b61      	ldr	r3, [pc, #388]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002432:	4a60      	ldr	r2, [pc, #384]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002434:	f043 0304 	orr.w	r3, r3, #4
 8002438:	6713      	str	r3, [r2, #112]	@ 0x70
 800243a:	4b5e      	ldr	r3, [pc, #376]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800243c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800243e:	4a5d      	ldr	r2, [pc, #372]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6713      	str	r3, [r2, #112]	@ 0x70
 8002446:	e00b      	b.n	8002460 <HAL_RCC_OscConfig+0x358>
 8002448:	4b5a      	ldr	r3, [pc, #360]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800244a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244c:	4a59      	ldr	r2, [pc, #356]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800244e:	f023 0301 	bic.w	r3, r3, #1
 8002452:	6713      	str	r3, [r2, #112]	@ 0x70
 8002454:	4b57      	ldr	r3, [pc, #348]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002458:	4a56      	ldr	r2, [pc, #344]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800245a:	f023 0304 	bic.w	r3, r3, #4
 800245e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d015      	beq.n	8002494 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002468:	f7fe ff9e 	bl	80013a8 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800246e:	e00a      	b.n	8002486 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002470:	f7fe ff9a 	bl	80013a8 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247e:	4293      	cmp	r3, r2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e0d7      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002486:	4b4b      	ldr	r3, [pc, #300]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0ee      	beq.n	8002470 <HAL_RCC_OscConfig+0x368>
 8002492:	e014      	b.n	80024be <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002494:	f7fe ff88 	bl	80013a8 <HAL_GetTick>
 8002498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800249a:	e00a      	b.n	80024b2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800249c:	f7fe ff84 	bl	80013a8 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e0c1      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b2:	4b40      	ldr	r3, [pc, #256]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80024b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1ee      	bne.n	800249c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024be:	7dfb      	ldrb	r3, [r7, #23]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d105      	bne.n	80024d0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c4:	4b3b      	ldr	r3, [pc, #236]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80024c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c8:	4a3a      	ldr	r2, [pc, #232]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80024ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80ad 	beq.w	8002634 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024da:	4b36      	ldr	r3, [pc, #216]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 030c 	and.w	r3, r3, #12
 80024e2:	2b08      	cmp	r3, #8
 80024e4:	d060      	beq.n	80025a8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d145      	bne.n	800257a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ee:	4b33      	ldr	r3, [pc, #204]	@ (80025bc <HAL_RCC_OscConfig+0x4b4>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f4:	f7fe ff58 	bl	80013a8 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fc:	f7fe ff54 	bl	80013a8 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e093      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800250e:	4b29      	ldr	r3, [pc, #164]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f0      	bne.n	80024fc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	69da      	ldr	r2, [r3, #28]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	431a      	orrs	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	019b      	lsls	r3, r3, #6
 800252a:	431a      	orrs	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002530:	085b      	lsrs	r3, r3, #1
 8002532:	3b01      	subs	r3, #1
 8002534:	041b      	lsls	r3, r3, #16
 8002536:	431a      	orrs	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800253c:	061b      	lsls	r3, r3, #24
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	071b      	lsls	r3, r3, #28
 8002546:	491b      	ldr	r1, [pc, #108]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 8002548:	4313      	orrs	r3, r2
 800254a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800254c:	4b1b      	ldr	r3, [pc, #108]	@ (80025bc <HAL_RCC_OscConfig+0x4b4>)
 800254e:	2201      	movs	r2, #1
 8002550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002552:	f7fe ff29 	bl	80013a8 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255a:	f7fe ff25 	bl	80013a8 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e064      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d0f0      	beq.n	800255a <HAL_RCC_OscConfig+0x452>
 8002578:	e05c      	b.n	8002634 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <HAL_RCC_OscConfig+0x4b4>)
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7fe ff12 	bl	80013a8 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002588:	f7fe ff0e 	bl	80013a8 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e04d      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259a:	4b06      	ldr	r3, [pc, #24]	@ (80025b4 <HAL_RCC_OscConfig+0x4ac>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f0      	bne.n	8002588 <HAL_RCC_OscConfig+0x480>
 80025a6:	e045      	b.n	8002634 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d107      	bne.n	80025c0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e040      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40007000 	.word	0x40007000
 80025bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002640 <HAL_RCC_OscConfig+0x538>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d030      	beq.n	8002630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025d8:	429a      	cmp	r2, r3
 80025da:	d129      	bne.n	8002630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d122      	bne.n	8002630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80025f0:	4013      	ands	r3, r2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80025f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d119      	bne.n	8002630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002606:	085b      	lsrs	r3, r3, #1
 8002608:	3b01      	subs	r3, #1
 800260a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800260c:	429a      	cmp	r2, r3
 800260e:	d10f      	bne.n	8002630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800261c:	429a      	cmp	r2, r3
 800261e:	d107      	bne.n	8002630 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800262c:	429a      	cmp	r2, r3
 800262e:	d001      	beq.n	8002634 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800

08002644 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e041      	b.n	80026da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d106      	bne.n	8002670 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7fe fc18 	bl	8000ea0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	3304      	adds	r3, #4
 8002680:	4619      	mov	r1, r3
 8002682:	4610      	mov	r0, r2
 8002684:	f000 fd96 	bl	80031b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d001      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e04e      	b.n	800279a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2202      	movs	r2, #2
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 0201 	orr.w	r2, r2, #1
 8002712:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a23      	ldr	r2, [pc, #140]	@ (80027a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d022      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002726:	d01d      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a1f      	ldr	r2, [pc, #124]	@ (80027ac <HAL_TIM_Base_Start_IT+0xc8>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d018      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a1e      	ldr	r2, [pc, #120]	@ (80027b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d013      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a1c      	ldr	r2, [pc, #112]	@ (80027b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d00e      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a1b      	ldr	r2, [pc, #108]	@ (80027b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d009      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a19      	ldr	r2, [pc, #100]	@ (80027bc <HAL_TIM_Base_Start_IT+0xd8>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d004      	beq.n	8002764 <HAL_TIM_Base_Start_IT+0x80>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a18      	ldr	r2, [pc, #96]	@ (80027c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d111      	bne.n	8002788 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2b06      	cmp	r3, #6
 8002774:	d010      	beq.n	8002798 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f042 0201 	orr.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002786:	e007      	b.n	8002798 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40010000 	.word	0x40010000
 80027ac:	40000400 	.word	0x40000400
 80027b0:	40000800 	.word	0x40000800
 80027b4:	40000c00 	.word	0x40000c00
 80027b8:	40010400 	.word	0x40010400
 80027bc:	40014000 	.word	0x40014000
 80027c0:	40001800 	.word	0x40001800

080027c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e041      	b.n	800285a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f839 	bl	8002862 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2202      	movs	r2, #2
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3304      	adds	r3, #4
 8002800:	4619      	mov	r1, r3
 8002802:	4610      	mov	r0, r2
 8002804:	f000 fcd6 	bl	80031b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
	...

08002878 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d109      	bne.n	800289c <HAL_TIM_PWM_Start+0x24>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b01      	cmp	r3, #1
 8002892:	bf14      	ite	ne
 8002894:	2301      	movne	r3, #1
 8002896:	2300      	moveq	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	e022      	b.n	80028e2 <HAL_TIM_PWM_Start+0x6a>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	2b04      	cmp	r3, #4
 80028a0:	d109      	bne.n	80028b6 <HAL_TIM_PWM_Start+0x3e>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	bf14      	ite	ne
 80028ae:	2301      	movne	r3, #1
 80028b0:	2300      	moveq	r3, #0
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	e015      	b.n	80028e2 <HAL_TIM_PWM_Start+0x6a>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d109      	bne.n	80028d0 <HAL_TIM_PWM_Start+0x58>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	bf14      	ite	ne
 80028c8:	2301      	movne	r3, #1
 80028ca:	2300      	moveq	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	e008      	b.n	80028e2 <HAL_TIM_PWM_Start+0x6a>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b01      	cmp	r3, #1
 80028da:	bf14      	ite	ne
 80028dc:	2301      	movne	r3, #1
 80028de:	2300      	moveq	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e07c      	b.n	80029e4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d104      	bne.n	80028fa <HAL_TIM_PWM_Start+0x82>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2202      	movs	r2, #2
 80028f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028f8:	e013      	b.n	8002922 <HAL_TIM_PWM_Start+0xaa>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d104      	bne.n	800290a <HAL_TIM_PWM_Start+0x92>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2202      	movs	r2, #2
 8002904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002908:	e00b      	b.n	8002922 <HAL_TIM_PWM_Start+0xaa>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	2b08      	cmp	r3, #8
 800290e:	d104      	bne.n	800291a <HAL_TIM_PWM_Start+0xa2>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2202      	movs	r2, #2
 8002914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002918:	e003      	b.n	8002922 <HAL_TIM_PWM_Start+0xaa>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2202      	movs	r2, #2
 800291e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2201      	movs	r2, #1
 8002928:	6839      	ldr	r1, [r7, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f000 ff32 	bl	8003794 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a2d      	ldr	r2, [pc, #180]	@ (80029ec <HAL_TIM_PWM_Start+0x174>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d004      	beq.n	8002944 <HAL_TIM_PWM_Start+0xcc>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a2c      	ldr	r2, [pc, #176]	@ (80029f0 <HAL_TIM_PWM_Start+0x178>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d101      	bne.n	8002948 <HAL_TIM_PWM_Start+0xd0>
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <HAL_TIM_PWM_Start+0xd2>
 8002948:	2300      	movs	r3, #0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d007      	beq.n	800295e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800295c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a22      	ldr	r2, [pc, #136]	@ (80029ec <HAL_TIM_PWM_Start+0x174>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d022      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002970:	d01d      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a1f      	ldr	r2, [pc, #124]	@ (80029f4 <HAL_TIM_PWM_Start+0x17c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d018      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1d      	ldr	r2, [pc, #116]	@ (80029f8 <HAL_TIM_PWM_Start+0x180>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d013      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a1c      	ldr	r2, [pc, #112]	@ (80029fc <HAL_TIM_PWM_Start+0x184>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d00e      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a16      	ldr	r2, [pc, #88]	@ (80029f0 <HAL_TIM_PWM_Start+0x178>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d009      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a18      	ldr	r2, [pc, #96]	@ (8002a00 <HAL_TIM_PWM_Start+0x188>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d004      	beq.n	80029ae <HAL_TIM_PWM_Start+0x136>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a16      	ldr	r2, [pc, #88]	@ (8002a04 <HAL_TIM_PWM_Start+0x18c>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d111      	bne.n	80029d2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2b06      	cmp	r3, #6
 80029be:	d010      	beq.n	80029e2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0201 	orr.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029d0:	e007      	b.n	80029e2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f042 0201 	orr.w	r2, r2, #1
 80029e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40010000 	.word	0x40010000
 80029f0:	40010400 	.word	0x40010400
 80029f4:	40000400 	.word	0x40000400
 80029f8:	40000800 	.word	0x40000800
 80029fc:	40000c00 	.word	0x40000c00
 8002a00:	40014000 	.word	0x40014000
 8002a04:	40001800 	.word	0x40001800

08002a08 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e097      	b.n	8002b4c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d106      	bne.n	8002a36 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7fe fa71 	bl	8000f18 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2202      	movs	r2, #2
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a4c:	f023 0307 	bic.w	r3, r3, #7
 8002a50:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3304      	adds	r3, #4
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4610      	mov	r0, r2
 8002a5e:	f000 fba9 	bl	80031b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a8a:	f023 0303 	bic.w	r3, r3, #3
 8002a8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	021b      	lsls	r3, r3, #8
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002aa8:	f023 030c 	bic.w	r3, r3, #12
 8002aac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ab4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68da      	ldr	r2, [r3, #12]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	021b      	lsls	r3, r3, #8
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	011a      	lsls	r2, r3, #4
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	031b      	lsls	r3, r3, #12
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002ae6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8002aee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	4313      	orrs	r3, r2
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3718      	adds	r7, #24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b64:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b6c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b74:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002b7c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d110      	bne.n	8002ba6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d102      	bne.n	8002b90 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002b8a:	7b7b      	ldrb	r3, [r7, #13]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d001      	beq.n	8002b94 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e069      	b.n	8002c68 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2202      	movs	r2, #2
 8002b98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ba4:	e031      	b.n	8002c0a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d110      	bne.n	8002bce <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bac:	7bbb      	ldrb	r3, [r7, #14]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d102      	bne.n	8002bb8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002bb2:	7b3b      	ldrb	r3, [r7, #12]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d001      	beq.n	8002bbc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e055      	b.n	8002c68 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bcc:	e01d      	b.n	8002c0a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bce:	7bfb      	ldrb	r3, [r7, #15]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d108      	bne.n	8002be6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bd4:	7bbb      	ldrb	r3, [r7, #14]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d105      	bne.n	8002be6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bda:	7b7b      	ldrb	r3, [r7, #13]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d102      	bne.n	8002be6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002be0:	7b3b      	ldrb	r3, [r7, #12]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d001      	beq.n	8002bea <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e03e      	b.n	8002c68 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2202      	movs	r2, #2
 8002bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2202      	movs	r2, #2
 8002c06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <HAL_TIM_Encoder_Start+0xc4>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	d008      	beq.n	8002c28 <HAL_TIM_Encoder_Start+0xd4>
 8002c16:	e00f      	b.n	8002c38 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	2100      	movs	r1, #0
 8002c20:	4618      	mov	r0, r3
 8002c22:	f000 fdb7 	bl	8003794 <TIM_CCxChannelCmd>
      break;
 8002c26:	e016      	b.n	8002c56 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	2104      	movs	r1, #4
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 fdaf 	bl	8003794 <TIM_CCxChannelCmd>
      break;
 8002c36:	e00e      	b.n	8002c56 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fda7 	bl	8003794 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	2104      	movs	r1, #4
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 fda0 	bl	8003794 <TIM_CCxChannelCmd>
      break;
 8002c54:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0201 	orr.w	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d020      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d01b      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0202 	mvn.w	r2, #2
 8002ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fa5b 	bl	8003176 <HAL_TIM_IC_CaptureCallback>
 8002cc0:	e005      	b.n	8002cce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fa4d 	bl	8003162 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 fa5e 	bl	800318a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d020      	beq.n	8002d20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01b      	beq.n	8002d20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f06f 0204 	mvn.w	r2, #4
 8002cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 fa35 	bl	8003176 <HAL_TIM_IC_CaptureCallback>
 8002d0c:	e005      	b.n	8002d1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fa27 	bl	8003162 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 fa38 	bl	800318a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d020      	beq.n	8002d6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d01b      	beq.n	8002d6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f06f 0208 	mvn.w	r2, #8
 8002d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2204      	movs	r2, #4
 8002d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 fa0f 	bl	8003176 <HAL_TIM_IC_CaptureCallback>
 8002d58:	e005      	b.n	8002d66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 fa01 	bl	8003162 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 fa12 	bl	800318a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d020      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f003 0310 	and.w	r3, r3, #16
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01b      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f06f 0210 	mvn.w	r2, #16
 8002d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 f9e9 	bl	8003176 <HAL_TIM_IC_CaptureCallback>
 8002da4:	e005      	b.n	8002db2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f9db 	bl	8003162 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f9ec 	bl	800318a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00c      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f06f 0201 	mvn.w	r2, #1
 8002dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fd fd44 	bl	8000864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00c      	beq.n	8002e00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d007      	beq.n	8002e00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fd76 	bl	80038ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00c      	beq.n	8002e24 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f9bd 	bl	800319e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0320 	and.w	r3, r3, #32
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00c      	beq.n	8002e48 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0320 	and.w	r3, r3, #32
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d007      	beq.n	8002e48 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f06f 0220 	mvn.w	r2, #32
 8002e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 fd48 	bl	80038d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e48:	bf00      	nop
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d101      	bne.n	8002e6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e0ae      	b.n	8002fcc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b0c      	cmp	r3, #12
 8002e7a:	f200 809f 	bhi.w	8002fbc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e84:	08002eb9 	.word	0x08002eb9
 8002e88:	08002fbd 	.word	0x08002fbd
 8002e8c:	08002fbd 	.word	0x08002fbd
 8002e90:	08002fbd 	.word	0x08002fbd
 8002e94:	08002ef9 	.word	0x08002ef9
 8002e98:	08002fbd 	.word	0x08002fbd
 8002e9c:	08002fbd 	.word	0x08002fbd
 8002ea0:	08002fbd 	.word	0x08002fbd
 8002ea4:	08002f3b 	.word	0x08002f3b
 8002ea8:	08002fbd 	.word	0x08002fbd
 8002eac:	08002fbd 	.word	0x08002fbd
 8002eb0:	08002fbd 	.word	0x08002fbd
 8002eb4:	08002f7b 	.word	0x08002f7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68b9      	ldr	r1, [r7, #8]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 fa1e 	bl	8003300 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0208 	orr.w	r2, r2, #8
 8002ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	699a      	ldr	r2, [r3, #24]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0204 	bic.w	r2, r2, #4
 8002ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6999      	ldr	r1, [r3, #24]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	619a      	str	r2, [r3, #24]
      break;
 8002ef6:	e064      	b.n	8002fc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68b9      	ldr	r1, [r7, #8]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 fa6e 	bl	80033e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	699a      	ldr	r2, [r3, #24]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	699a      	ldr	r2, [r3, #24]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6999      	ldr	r1, [r3, #24]
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	021a      	lsls	r2, r3, #8
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	619a      	str	r2, [r3, #24]
      break;
 8002f38:	e043      	b.n	8002fc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68b9      	ldr	r1, [r7, #8]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f000 fac3 	bl	80034cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	69da      	ldr	r2, [r3, #28]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f042 0208 	orr.w	r2, r2, #8
 8002f54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	69da      	ldr	r2, [r3, #28]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0204 	bic.w	r2, r2, #4
 8002f64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	69d9      	ldr	r1, [r3, #28]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	61da      	str	r2, [r3, #28]
      break;
 8002f78:	e023      	b.n	8002fc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68b9      	ldr	r1, [r7, #8]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 fb17 	bl	80035b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	69da      	ldr	r2, [r3, #28]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	69da      	ldr	r2, [r3, #28]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	69d9      	ldr	r1, [r3, #28]
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	021a      	lsls	r2, r3, #8
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	61da      	str	r2, [r3, #28]
      break;
 8002fba:	e002      	b.n	8002fc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	75fb      	strb	r3, [r7, #23]
      break;
 8002fc0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_TIM_ConfigClockSource+0x1c>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e0b4      	b.n	800315a <HAL_TIM_ConfigClockSource+0x186>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800300e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003016:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003028:	d03e      	beq.n	80030a8 <HAL_TIM_ConfigClockSource+0xd4>
 800302a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800302e:	f200 8087 	bhi.w	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003036:	f000 8086 	beq.w	8003146 <HAL_TIM_ConfigClockSource+0x172>
 800303a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800303e:	d87f      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003040:	2b70      	cmp	r3, #112	@ 0x70
 8003042:	d01a      	beq.n	800307a <HAL_TIM_ConfigClockSource+0xa6>
 8003044:	2b70      	cmp	r3, #112	@ 0x70
 8003046:	d87b      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003048:	2b60      	cmp	r3, #96	@ 0x60
 800304a:	d050      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0x11a>
 800304c:	2b60      	cmp	r3, #96	@ 0x60
 800304e:	d877      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003050:	2b50      	cmp	r3, #80	@ 0x50
 8003052:	d03c      	beq.n	80030ce <HAL_TIM_ConfigClockSource+0xfa>
 8003054:	2b50      	cmp	r3, #80	@ 0x50
 8003056:	d873      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003058:	2b40      	cmp	r3, #64	@ 0x40
 800305a:	d058      	beq.n	800310e <HAL_TIM_ConfigClockSource+0x13a>
 800305c:	2b40      	cmp	r3, #64	@ 0x40
 800305e:	d86f      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003060:	2b30      	cmp	r3, #48	@ 0x30
 8003062:	d064      	beq.n	800312e <HAL_TIM_ConfigClockSource+0x15a>
 8003064:	2b30      	cmp	r3, #48	@ 0x30
 8003066:	d86b      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003068:	2b20      	cmp	r3, #32
 800306a:	d060      	beq.n	800312e <HAL_TIM_ConfigClockSource+0x15a>
 800306c:	2b20      	cmp	r3, #32
 800306e:	d867      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
 8003070:	2b00      	cmp	r3, #0
 8003072:	d05c      	beq.n	800312e <HAL_TIM_ConfigClockSource+0x15a>
 8003074:	2b10      	cmp	r3, #16
 8003076:	d05a      	beq.n	800312e <HAL_TIM_ConfigClockSource+0x15a>
 8003078:	e062      	b.n	8003140 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800308a:	f000 fb63 	bl	8003754 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800309c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68ba      	ldr	r2, [r7, #8]
 80030a4:	609a      	str	r2, [r3, #8]
      break;
 80030a6:	e04f      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030b8:	f000 fb4c 	bl	8003754 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030ca:	609a      	str	r2, [r3, #8]
      break;
 80030cc:	e03c      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030da:	461a      	mov	r2, r3
 80030dc:	f000 fac0 	bl	8003660 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2150      	movs	r1, #80	@ 0x50
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 fb19 	bl	800371e <TIM_ITRx_SetConfig>
      break;
 80030ec:	e02c      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030fa:	461a      	mov	r2, r3
 80030fc:	f000 fadf 	bl	80036be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2160      	movs	r1, #96	@ 0x60
 8003106:	4618      	mov	r0, r3
 8003108:	f000 fb09 	bl	800371e <TIM_ITRx_SetConfig>
      break;
 800310c:	e01c      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800311a:	461a      	mov	r2, r3
 800311c:	f000 faa0 	bl	8003660 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2140      	movs	r1, #64	@ 0x40
 8003126:	4618      	mov	r0, r3
 8003128:	f000 faf9 	bl	800371e <TIM_ITRx_SetConfig>
      break;
 800312c:	e00c      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4619      	mov	r1, r3
 8003138:	4610      	mov	r0, r2
 800313a:	f000 faf0 	bl	800371e <TIM_ITRx_SetConfig>
      break;
 800313e:	e003      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      break;
 8003144:	e000      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003146:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003158:	7bfb      	ldrb	r3, [r7, #15]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
	...

080031b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a43      	ldr	r2, [pc, #268]	@ (80032d4 <TIM_Base_SetConfig+0x120>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d013      	beq.n	80031f4 <TIM_Base_SetConfig+0x40>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d2:	d00f      	beq.n	80031f4 <TIM_Base_SetConfig+0x40>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a40      	ldr	r2, [pc, #256]	@ (80032d8 <TIM_Base_SetConfig+0x124>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d00b      	beq.n	80031f4 <TIM_Base_SetConfig+0x40>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a3f      	ldr	r2, [pc, #252]	@ (80032dc <TIM_Base_SetConfig+0x128>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d007      	beq.n	80031f4 <TIM_Base_SetConfig+0x40>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a3e      	ldr	r2, [pc, #248]	@ (80032e0 <TIM_Base_SetConfig+0x12c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d003      	beq.n	80031f4 <TIM_Base_SetConfig+0x40>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a3d      	ldr	r2, [pc, #244]	@ (80032e4 <TIM_Base_SetConfig+0x130>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d108      	bne.n	8003206 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	4313      	orrs	r3, r2
 8003204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a32      	ldr	r2, [pc, #200]	@ (80032d4 <TIM_Base_SetConfig+0x120>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d02b      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003214:	d027      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a2f      	ldr	r2, [pc, #188]	@ (80032d8 <TIM_Base_SetConfig+0x124>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d023      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a2e      	ldr	r2, [pc, #184]	@ (80032dc <TIM_Base_SetConfig+0x128>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d01f      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a2d      	ldr	r2, [pc, #180]	@ (80032e0 <TIM_Base_SetConfig+0x12c>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d01b      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a2c      	ldr	r2, [pc, #176]	@ (80032e4 <TIM_Base_SetConfig+0x130>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d017      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a2b      	ldr	r2, [pc, #172]	@ (80032e8 <TIM_Base_SetConfig+0x134>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a2a      	ldr	r2, [pc, #168]	@ (80032ec <TIM_Base_SetConfig+0x138>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00f      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a29      	ldr	r2, [pc, #164]	@ (80032f0 <TIM_Base_SetConfig+0x13c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00b      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a28      	ldr	r2, [pc, #160]	@ (80032f4 <TIM_Base_SetConfig+0x140>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d007      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a27      	ldr	r2, [pc, #156]	@ (80032f8 <TIM_Base_SetConfig+0x144>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d003      	beq.n	8003266 <TIM_Base_SetConfig+0xb2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a26      	ldr	r2, [pc, #152]	@ (80032fc <TIM_Base_SetConfig+0x148>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d108      	bne.n	8003278 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800326c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	689a      	ldr	r2, [r3, #8]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a0e      	ldr	r2, [pc, #56]	@ (80032d4 <TIM_Base_SetConfig+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d003      	beq.n	80032a6 <TIM_Base_SetConfig+0xf2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a10      	ldr	r2, [pc, #64]	@ (80032e4 <TIM_Base_SetConfig+0x130>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d103      	bne.n	80032ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f043 0204 	orr.w	r2, r3, #4
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	601a      	str	r2, [r3, #0]
}
 80032c6:	bf00      	nop
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40010000 	.word	0x40010000
 80032d8:	40000400 	.word	0x40000400
 80032dc:	40000800 	.word	0x40000800
 80032e0:	40000c00 	.word	0x40000c00
 80032e4:	40010400 	.word	0x40010400
 80032e8:	40014000 	.word	0x40014000
 80032ec:	40014400 	.word	0x40014400
 80032f0:	40014800 	.word	0x40014800
 80032f4:	40001800 	.word	0x40001800
 80032f8:	40001c00 	.word	0x40001c00
 80032fc:	40002000 	.word	0x40002000

08003300 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003300:	b480      	push	{r7}
 8003302:	b087      	sub	sp, #28
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f023 0201 	bic.w	r2, r3, #1
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800332e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f023 0303 	bic.w	r3, r3, #3
 8003336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	f023 0302 	bic.w	r3, r3, #2
 8003348:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	4313      	orrs	r3, r2
 8003352:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a20      	ldr	r2, [pc, #128]	@ (80033d8 <TIM_OC1_SetConfig+0xd8>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d003      	beq.n	8003364 <TIM_OC1_SetConfig+0x64>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a1f      	ldr	r2, [pc, #124]	@ (80033dc <TIM_OC1_SetConfig+0xdc>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d10c      	bne.n	800337e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	f023 0308 	bic.w	r3, r3, #8
 800336a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	4313      	orrs	r3, r2
 8003374:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f023 0304 	bic.w	r3, r3, #4
 800337c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a15      	ldr	r2, [pc, #84]	@ (80033d8 <TIM_OC1_SetConfig+0xd8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d003      	beq.n	800338e <TIM_OC1_SetConfig+0x8e>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a14      	ldr	r2, [pc, #80]	@ (80033dc <TIM_OC1_SetConfig+0xdc>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d111      	bne.n	80033b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003394:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800339c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	621a      	str	r2, [r3, #32]
}
 80033cc:	bf00      	nop
 80033ce:	371c      	adds	r7, #28
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr
 80033d8:	40010000 	.word	0x40010000
 80033dc:	40010400 	.word	0x40010400

080033e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b087      	sub	sp, #28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f023 0210 	bic.w	r2, r3, #16
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800340e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	021b      	lsls	r3, r3, #8
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	4313      	orrs	r3, r2
 8003422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f023 0320 	bic.w	r3, r3, #32
 800342a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	4313      	orrs	r3, r2
 8003436:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a22      	ldr	r2, [pc, #136]	@ (80034c4 <TIM_OC2_SetConfig+0xe4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d003      	beq.n	8003448 <TIM_OC2_SetConfig+0x68>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a21      	ldr	r2, [pc, #132]	@ (80034c8 <TIM_OC2_SetConfig+0xe8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d10d      	bne.n	8003464 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800344e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	4313      	orrs	r3, r2
 800345a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003462:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a17      	ldr	r2, [pc, #92]	@ (80034c4 <TIM_OC2_SetConfig+0xe4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d003      	beq.n	8003474 <TIM_OC2_SetConfig+0x94>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a16      	ldr	r2, [pc, #88]	@ (80034c8 <TIM_OC2_SetConfig+0xe8>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d113      	bne.n	800349c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800347a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003482:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	621a      	str	r2, [r3, #32]
}
 80034b6:	bf00      	nop
 80034b8:	371c      	adds	r7, #28
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	40010000 	.word	0x40010000
 80034c8:	40010400 	.word	0x40010400

080034cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b087      	sub	sp, #28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 0303 	bic.w	r3, r3, #3
 8003502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	4313      	orrs	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003514:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	021b      	lsls	r3, r3, #8
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a21      	ldr	r2, [pc, #132]	@ (80035ac <TIM_OC3_SetConfig+0xe0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d003      	beq.n	8003532 <TIM_OC3_SetConfig+0x66>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a20      	ldr	r2, [pc, #128]	@ (80035b0 <TIM_OC3_SetConfig+0xe4>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d10d      	bne.n	800354e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003538:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	021b      	lsls	r3, r3, #8
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	4313      	orrs	r3, r2
 8003544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800354c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a16      	ldr	r2, [pc, #88]	@ (80035ac <TIM_OC3_SetConfig+0xe0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d003      	beq.n	800355e <TIM_OC3_SetConfig+0x92>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a15      	ldr	r2, [pc, #84]	@ (80035b0 <TIM_OC3_SetConfig+0xe4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d113      	bne.n	8003586 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003564:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800356c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	011b      	lsls	r3, r3, #4
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	621a      	str	r2, [r3, #32]
}
 80035a0:	bf00      	nop
 80035a2:	371c      	adds	r7, #28
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	40010000 	.word	0x40010000
 80035b0:	40010400 	.word	0x40010400

080035b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	021b      	lsls	r3, r3, #8
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	031b      	lsls	r3, r3, #12
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	4313      	orrs	r3, r2
 800360a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a12      	ldr	r2, [pc, #72]	@ (8003658 <TIM_OC4_SetConfig+0xa4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d003      	beq.n	800361c <TIM_OC4_SetConfig+0x68>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a11      	ldr	r2, [pc, #68]	@ (800365c <TIM_OC4_SetConfig+0xa8>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d109      	bne.n	8003630 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003622:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	019b      	lsls	r3, r3, #6
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4313      	orrs	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	621a      	str	r2, [r3, #32]
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40010000 	.word	0x40010000
 800365c:	40010400 	.word	0x40010400

08003660 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003660:	b480      	push	{r7}
 8003662:	b087      	sub	sp, #28
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	f023 0201 	bic.w	r2, r3, #1
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800368a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	011b      	lsls	r3, r3, #4
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f023 030a 	bic.w	r3, r3, #10
 800369c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	621a      	str	r2, [r3, #32]
}
 80036b2:	bf00      	nop
 80036b4:	371c      	adds	r7, #28
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036be:	b480      	push	{r7}
 80036c0:	b087      	sub	sp, #28
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	60f8      	str	r0, [r7, #12]
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	f023 0210 	bic.w	r2, r3, #16
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	031b      	lsls	r3, r3, #12
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	4313      	orrs	r3, r2
 8003704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	621a      	str	r2, [r3, #32]
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr

0800371e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800371e:	b480      	push	{r7}
 8003720:	b085      	sub	sp, #20
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
 8003726:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003734:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	f043 0307 	orr.w	r3, r3, #7
 8003740:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	609a      	str	r2, [r3, #8]
}
 8003748:	bf00      	nop
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800376e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	021a      	lsls	r2, r3, #8
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	431a      	orrs	r2, r3
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	4313      	orrs	r3, r2
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4313      	orrs	r3, r2
 8003780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	609a      	str	r2, [r3, #8]
}
 8003788:	bf00      	nop
 800378a:	371c      	adds	r7, #28
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	f003 031f 	and.w	r3, r3, #31
 80037a6:	2201      	movs	r2, #1
 80037a8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a1a      	ldr	r2, [r3, #32]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	43db      	mvns	r3, r3
 80037b6:	401a      	ands	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a1a      	ldr	r2, [r3, #32]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	f003 031f 	and.w	r3, r3, #31
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	fa01 f303 	lsl.w	r3, r1, r3
 80037cc:	431a      	orrs	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	621a      	str	r2, [r3, #32]
}
 80037d2:	bf00      	nop
 80037d4:	371c      	adds	r7, #28
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
	...

080037e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d101      	bne.n	80037f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037f4:	2302      	movs	r3, #2
 80037f6:	e05a      	b.n	80038ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a21      	ldr	r2, [pc, #132]	@ (80038bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d022      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003844:	d01d      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a1d      	ldr	r2, [pc, #116]	@ (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d018      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a1b      	ldr	r2, [pc, #108]	@ (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a1a      	ldr	r2, [pc, #104]	@ (80038c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d00e      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a18      	ldr	r2, [pc, #96]	@ (80038cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d009      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a17      	ldr	r2, [pc, #92]	@ (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d004      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a15      	ldr	r2, [pc, #84]	@ (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d10c      	bne.n	800389c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003888:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	4313      	orrs	r3, r2
 8003892:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40010000 	.word	0x40010000
 80038c0:	40000400 	.word	0x40000400
 80038c4:	40000800 	.word	0x40000800
 80038c8:	40000c00 	.word	0x40000c00
 80038cc:	40010400 	.word	0x40010400
 80038d0:	40014000 	.word	0x40014000
 80038d4:	40001800 	.word	0x40001800

080038d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e042      	b.n	8003998 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d106      	bne.n	800392c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7fd fb76 	bl	8001018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2224      	movs	r2, #36	@ 0x24
 8003930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68da      	ldr	r2, [r3, #12]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003942:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f973 	bl	8003c30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	691a      	ldr	r2, [r3, #16]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003958:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695a      	ldr	r2, [r3, #20]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003968:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68da      	ldr	r2, [r3, #12]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003978:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	@ 0x28
 80039a4:	af02      	add	r7, sp, #8
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	603b      	str	r3, [r7, #0]
 80039ac:	4613      	mov	r3, r2
 80039ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b20      	cmp	r3, #32
 80039be:	d175      	bne.n	8003aac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <HAL_UART_Transmit+0x2c>
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e06e      	b.n	8003aae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2221      	movs	r2, #33	@ 0x21
 80039da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039de:	f7fd fce3 	bl	80013a8 <HAL_GetTick>
 80039e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	88fa      	ldrh	r2, [r7, #6]
 80039e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	88fa      	ldrh	r2, [r7, #6]
 80039ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039f8:	d108      	bne.n	8003a0c <HAL_UART_Transmit+0x6c>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d104      	bne.n	8003a0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a02:	2300      	movs	r3, #0
 8003a04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	61bb      	str	r3, [r7, #24]
 8003a0a:	e003      	b.n	8003a14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a10:	2300      	movs	r3, #0
 8003a12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a14:	e02e      	b.n	8003a74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	2180      	movs	r1, #128	@ 0x80
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 f848 	bl	8003ab6 <UART_WaitOnFlagUntilTimeout>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e03a      	b.n	8003aae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10b      	bne.n	8003a56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	3302      	adds	r3, #2
 8003a52:	61bb      	str	r3, [r7, #24]
 8003a54:	e007      	b.n	8003a66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	781a      	ldrb	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	3301      	adds	r3, #1
 8003a64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1cb      	bne.n	8003a16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	2200      	movs	r2, #0
 8003a86:	2140      	movs	r1, #64	@ 0x40
 8003a88:	68f8      	ldr	r0, [r7, #12]
 8003a8a:	f000 f814 	bl	8003ab6 <UART_WaitOnFlagUntilTimeout>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d005      	beq.n	8003aa0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e006      	b.n	8003aae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2220      	movs	r2, #32
 8003aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	e000      	b.n	8003aae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003aac:	2302      	movs	r3, #2
  }
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3720      	adds	r7, #32
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b086      	sub	sp, #24
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	60f8      	str	r0, [r7, #12]
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	603b      	str	r3, [r7, #0]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ac6:	e03b      	b.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ace:	d037      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad0:	f7fd fc6a 	bl	80013a8 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	6a3a      	ldr	r2, [r7, #32]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d302      	bcc.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ae0:	6a3b      	ldr	r3, [r7, #32]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e03a      	b.n	8003b60 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d023      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2b80      	cmp	r3, #128	@ 0x80
 8003afc:	d020      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b40      	cmp	r3, #64	@ 0x40
 8003b02:	d01d      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	2b08      	cmp	r3, #8
 8003b10:	d116      	bne.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f000 f81d 	bl	8003b68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2208      	movs	r2, #8
 8003b32:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e00f      	b.n	8003b60 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	bf0c      	ite	eq
 8003b50:	2301      	moveq	r3, #1
 8003b52:	2300      	movne	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	461a      	mov	r2, r3
 8003b58:	79fb      	ldrb	r3, [r7, #7]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d0b4      	beq.n	8003ac8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3718      	adds	r7, #24
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b095      	sub	sp, #84	@ 0x54
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	330c      	adds	r3, #12
 8003b76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7a:	e853 3f00 	ldrex	r3, [r3]
 8003b7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	330c      	adds	r3, #12
 8003b8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b90:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b98:	e841 2300 	strex	r3, r2, [r1]
 8003b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e5      	bne.n	8003b70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3314      	adds	r3, #20
 8003baa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	e853 3f00 	ldrex	r3, [r3]
 8003bb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f023 0301 	bic.w	r3, r3, #1
 8003bba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	3314      	adds	r3, #20
 8003bc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bcc:	e841 2300 	strex	r3, r2, [r1]
 8003bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1e5      	bne.n	8003ba4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d119      	bne.n	8003c14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	330c      	adds	r3, #12
 8003be6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	e853 3f00 	ldrex	r3, [r3]
 8003bee:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f023 0310 	bic.w	r3, r3, #16
 8003bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	330c      	adds	r3, #12
 8003bfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c00:	61ba      	str	r2, [r7, #24]
 8003c02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c04:	6979      	ldr	r1, [r7, #20]
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	e841 2300 	strex	r3, r2, [r1]
 8003c0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1e5      	bne.n	8003be0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2220      	movs	r2, #32
 8003c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c22:	bf00      	nop
 8003c24:	3754      	adds	r7, #84	@ 0x54
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
	...

08003c30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c34:	b0c0      	sub	sp, #256	@ 0x100
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c4c:	68d9      	ldr	r1, [r3, #12]
 8003c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	ea40 0301 	orr.w	r3, r0, r1
 8003c58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	431a      	orrs	r2, r3
 8003c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c74:	69db      	ldr	r3, [r3, #28]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c88:	f021 010c 	bic.w	r1, r1, #12
 8003c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c96:	430b      	orrs	r3, r1
 8003c98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003caa:	6999      	ldr	r1, [r3, #24]
 8003cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	ea40 0301 	orr.w	r3, r0, r1
 8003cb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	4b8f      	ldr	r3, [pc, #572]	@ (8003efc <UART_SetConfig+0x2cc>)
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d005      	beq.n	8003cd0 <UART_SetConfig+0xa0>
 8003cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	4b8d      	ldr	r3, [pc, #564]	@ (8003f00 <UART_SetConfig+0x2d0>)
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d104      	bne.n	8003cda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003cd0:	f7fd ffd6 	bl	8001c80 <HAL_RCC_GetPCLK2Freq>
 8003cd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003cd8:	e003      	b.n	8003ce2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003cda:	f7fd ffbd 	bl	8001c58 <HAL_RCC_GetPCLK1Freq>
 8003cde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cec:	f040 810c 	bne.w	8003f08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003cf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003cfa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003cfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d02:	4622      	mov	r2, r4
 8003d04:	462b      	mov	r3, r5
 8003d06:	1891      	adds	r1, r2, r2
 8003d08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d0a:	415b      	adcs	r3, r3
 8003d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d12:	4621      	mov	r1, r4
 8003d14:	eb12 0801 	adds.w	r8, r2, r1
 8003d18:	4629      	mov	r1, r5
 8003d1a:	eb43 0901 	adc.w	r9, r3, r1
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d32:	4690      	mov	r8, r2
 8003d34:	4699      	mov	r9, r3
 8003d36:	4623      	mov	r3, r4
 8003d38:	eb18 0303 	adds.w	r3, r8, r3
 8003d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d40:	462b      	mov	r3, r5
 8003d42:	eb49 0303 	adc.w	r3, r9, r3
 8003d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d5e:	460b      	mov	r3, r1
 8003d60:	18db      	adds	r3, r3, r3
 8003d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d64:	4613      	mov	r3, r2
 8003d66:	eb42 0303 	adc.w	r3, r2, r3
 8003d6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003d70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003d74:	f7fc fa9c 	bl	80002b0 <__aeabi_uldivmod>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4b61      	ldr	r3, [pc, #388]	@ (8003f04 <UART_SetConfig+0x2d4>)
 8003d7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003d82:	095b      	lsrs	r3, r3, #5
 8003d84:	011c      	lsls	r4, r3, #4
 8003d86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d98:	4642      	mov	r2, r8
 8003d9a:	464b      	mov	r3, r9
 8003d9c:	1891      	adds	r1, r2, r2
 8003d9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003da0:	415b      	adcs	r3, r3
 8003da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003da4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003da8:	4641      	mov	r1, r8
 8003daa:	eb12 0a01 	adds.w	sl, r2, r1
 8003dae:	4649      	mov	r1, r9
 8003db0:	eb43 0b01 	adc.w	fp, r3, r1
 8003db4:	f04f 0200 	mov.w	r2, #0
 8003db8:	f04f 0300 	mov.w	r3, #0
 8003dbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003dc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003dc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dc8:	4692      	mov	sl, r2
 8003dca:	469b      	mov	fp, r3
 8003dcc:	4643      	mov	r3, r8
 8003dce:	eb1a 0303 	adds.w	r3, sl, r3
 8003dd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003dd6:	464b      	mov	r3, r9
 8003dd8:	eb4b 0303 	adc.w	r3, fp, r3
 8003ddc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003dec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003df0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003df4:	460b      	mov	r3, r1
 8003df6:	18db      	adds	r3, r3, r3
 8003df8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	eb42 0303 	adc.w	r3, r2, r3
 8003e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e0a:	f7fc fa51 	bl	80002b0 <__aeabi_uldivmod>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	460b      	mov	r3, r1
 8003e12:	4611      	mov	r1, r2
 8003e14:	4b3b      	ldr	r3, [pc, #236]	@ (8003f04 <UART_SetConfig+0x2d4>)
 8003e16:	fba3 2301 	umull	r2, r3, r3, r1
 8003e1a:	095b      	lsrs	r3, r3, #5
 8003e1c:	2264      	movs	r2, #100	@ 0x64
 8003e1e:	fb02 f303 	mul.w	r3, r2, r3
 8003e22:	1acb      	subs	r3, r1, r3
 8003e24:	00db      	lsls	r3, r3, #3
 8003e26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003e2a:	4b36      	ldr	r3, [pc, #216]	@ (8003f04 <UART_SetConfig+0x2d4>)
 8003e2c:	fba3 2302 	umull	r2, r3, r3, r2
 8003e30:	095b      	lsrs	r3, r3, #5
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e38:	441c      	add	r4, r3
 8003e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e4c:	4642      	mov	r2, r8
 8003e4e:	464b      	mov	r3, r9
 8003e50:	1891      	adds	r1, r2, r2
 8003e52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e54:	415b      	adcs	r3, r3
 8003e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e5c:	4641      	mov	r1, r8
 8003e5e:	1851      	adds	r1, r2, r1
 8003e60:	6339      	str	r1, [r7, #48]	@ 0x30
 8003e62:	4649      	mov	r1, r9
 8003e64:	414b      	adcs	r3, r1
 8003e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003e74:	4659      	mov	r1, fp
 8003e76:	00cb      	lsls	r3, r1, #3
 8003e78:	4651      	mov	r1, sl
 8003e7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e7e:	4651      	mov	r1, sl
 8003e80:	00ca      	lsls	r2, r1, #3
 8003e82:	4610      	mov	r0, r2
 8003e84:	4619      	mov	r1, r3
 8003e86:	4603      	mov	r3, r0
 8003e88:	4642      	mov	r2, r8
 8003e8a:	189b      	adds	r3, r3, r2
 8003e8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e90:	464b      	mov	r3, r9
 8003e92:	460a      	mov	r2, r1
 8003e94:	eb42 0303 	adc.w	r3, r2, r3
 8003e98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ea8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003eac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	18db      	adds	r3, r3, r3
 8003eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	eb42 0303 	adc.w	r3, r2, r3
 8003ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ebe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ec2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003ec6:	f7fc f9f3 	bl	80002b0 <__aeabi_uldivmod>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	460b      	mov	r3, r1
 8003ece:	4b0d      	ldr	r3, [pc, #52]	@ (8003f04 <UART_SetConfig+0x2d4>)
 8003ed0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ed4:	095b      	lsrs	r3, r3, #5
 8003ed6:	2164      	movs	r1, #100	@ 0x64
 8003ed8:	fb01 f303 	mul.w	r3, r1, r3
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	3332      	adds	r3, #50	@ 0x32
 8003ee2:	4a08      	ldr	r2, [pc, #32]	@ (8003f04 <UART_SetConfig+0x2d4>)
 8003ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee8:	095b      	lsrs	r3, r3, #5
 8003eea:	f003 0207 	and.w	r2, r3, #7
 8003eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4422      	add	r2, r4
 8003ef6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ef8:	e106      	b.n	8004108 <UART_SetConfig+0x4d8>
 8003efa:	bf00      	nop
 8003efc:	40011000 	.word	0x40011000
 8003f00:	40011400 	.word	0x40011400
 8003f04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f1a:	4642      	mov	r2, r8
 8003f1c:	464b      	mov	r3, r9
 8003f1e:	1891      	adds	r1, r2, r2
 8003f20:	6239      	str	r1, [r7, #32]
 8003f22:	415b      	adcs	r3, r3
 8003f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f2a:	4641      	mov	r1, r8
 8003f2c:	1854      	adds	r4, r2, r1
 8003f2e:	4649      	mov	r1, r9
 8003f30:	eb43 0501 	adc.w	r5, r3, r1
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	00eb      	lsls	r3, r5, #3
 8003f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f42:	00e2      	lsls	r2, r4, #3
 8003f44:	4614      	mov	r4, r2
 8003f46:	461d      	mov	r5, r3
 8003f48:	4643      	mov	r3, r8
 8003f4a:	18e3      	adds	r3, r4, r3
 8003f4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f50:	464b      	mov	r3, r9
 8003f52:	eb45 0303 	adc.w	r3, r5, r3
 8003f56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	f04f 0300 	mov.w	r3, #0
 8003f72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f76:	4629      	mov	r1, r5
 8003f78:	008b      	lsls	r3, r1, #2
 8003f7a:	4621      	mov	r1, r4
 8003f7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f80:	4621      	mov	r1, r4
 8003f82:	008a      	lsls	r2, r1, #2
 8003f84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f88:	f7fc f992 	bl	80002b0 <__aeabi_uldivmod>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4b60      	ldr	r3, [pc, #384]	@ (8004114 <UART_SetConfig+0x4e4>)
 8003f92:	fba3 2302 	umull	r2, r3, r3, r2
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	011c      	lsls	r4, r3, #4
 8003f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003fa4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003fa8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003fac:	4642      	mov	r2, r8
 8003fae:	464b      	mov	r3, r9
 8003fb0:	1891      	adds	r1, r2, r2
 8003fb2:	61b9      	str	r1, [r7, #24]
 8003fb4:	415b      	adcs	r3, r3
 8003fb6:	61fb      	str	r3, [r7, #28]
 8003fb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fbc:	4641      	mov	r1, r8
 8003fbe:	1851      	adds	r1, r2, r1
 8003fc0:	6139      	str	r1, [r7, #16]
 8003fc2:	4649      	mov	r1, r9
 8003fc4:	414b      	adcs	r3, r1
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fd4:	4659      	mov	r1, fp
 8003fd6:	00cb      	lsls	r3, r1, #3
 8003fd8:	4651      	mov	r1, sl
 8003fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fde:	4651      	mov	r1, sl
 8003fe0:	00ca      	lsls	r2, r1, #3
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4642      	mov	r2, r8
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ff0:	464b      	mov	r3, r9
 8003ff2:	460a      	mov	r2, r1
 8003ff4:	eb42 0303 	adc.w	r3, r2, r3
 8003ff8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004006:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004014:	4649      	mov	r1, r9
 8004016:	008b      	lsls	r3, r1, #2
 8004018:	4641      	mov	r1, r8
 800401a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800401e:	4641      	mov	r1, r8
 8004020:	008a      	lsls	r2, r1, #2
 8004022:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004026:	f7fc f943 	bl	80002b0 <__aeabi_uldivmod>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4611      	mov	r1, r2
 8004030:	4b38      	ldr	r3, [pc, #224]	@ (8004114 <UART_SetConfig+0x4e4>)
 8004032:	fba3 2301 	umull	r2, r3, r3, r1
 8004036:	095b      	lsrs	r3, r3, #5
 8004038:	2264      	movs	r2, #100	@ 0x64
 800403a:	fb02 f303 	mul.w	r3, r2, r3
 800403e:	1acb      	subs	r3, r1, r3
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	3332      	adds	r3, #50	@ 0x32
 8004044:	4a33      	ldr	r2, [pc, #204]	@ (8004114 <UART_SetConfig+0x4e4>)
 8004046:	fba2 2303 	umull	r2, r3, r2, r3
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004050:	441c      	add	r4, r3
 8004052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004056:	2200      	movs	r2, #0
 8004058:	673b      	str	r3, [r7, #112]	@ 0x70
 800405a:	677a      	str	r2, [r7, #116]	@ 0x74
 800405c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004060:	4642      	mov	r2, r8
 8004062:	464b      	mov	r3, r9
 8004064:	1891      	adds	r1, r2, r2
 8004066:	60b9      	str	r1, [r7, #8]
 8004068:	415b      	adcs	r3, r3
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004070:	4641      	mov	r1, r8
 8004072:	1851      	adds	r1, r2, r1
 8004074:	6039      	str	r1, [r7, #0]
 8004076:	4649      	mov	r1, r9
 8004078:	414b      	adcs	r3, r1
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	f04f 0200 	mov.w	r2, #0
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004088:	4659      	mov	r1, fp
 800408a:	00cb      	lsls	r3, r1, #3
 800408c:	4651      	mov	r1, sl
 800408e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004092:	4651      	mov	r1, sl
 8004094:	00ca      	lsls	r2, r1, #3
 8004096:	4610      	mov	r0, r2
 8004098:	4619      	mov	r1, r3
 800409a:	4603      	mov	r3, r0
 800409c:	4642      	mov	r2, r8
 800409e:	189b      	adds	r3, r3, r2
 80040a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040a2:	464b      	mov	r3, r9
 80040a4:	460a      	mov	r2, r1
 80040a6:	eb42 0303 	adc.w	r3, r2, r3
 80040aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80040b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80040b8:	f04f 0200 	mov.w	r2, #0
 80040bc:	f04f 0300 	mov.w	r3, #0
 80040c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80040c4:	4649      	mov	r1, r9
 80040c6:	008b      	lsls	r3, r1, #2
 80040c8:	4641      	mov	r1, r8
 80040ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040ce:	4641      	mov	r1, r8
 80040d0:	008a      	lsls	r2, r1, #2
 80040d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80040d6:	f7fc f8eb 	bl	80002b0 <__aeabi_uldivmod>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	4b0d      	ldr	r3, [pc, #52]	@ (8004114 <UART_SetConfig+0x4e4>)
 80040e0:	fba3 1302 	umull	r1, r3, r3, r2
 80040e4:	095b      	lsrs	r3, r3, #5
 80040e6:	2164      	movs	r1, #100	@ 0x64
 80040e8:	fb01 f303 	mul.w	r3, r1, r3
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	3332      	adds	r3, #50	@ 0x32
 80040f2:	4a08      	ldr	r2, [pc, #32]	@ (8004114 <UART_SetConfig+0x4e4>)
 80040f4:	fba2 2303 	umull	r2, r3, r2, r3
 80040f8:	095b      	lsrs	r3, r3, #5
 80040fa:	f003 020f 	and.w	r2, r3, #15
 80040fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4422      	add	r2, r4
 8004106:	609a      	str	r2, [r3, #8]
}
 8004108:	bf00      	nop
 800410a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800410e:	46bd      	mov	sp, r7
 8004110:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004114:	51eb851f 	.word	0x51eb851f

08004118 <std>:
 8004118:	2300      	movs	r3, #0
 800411a:	b510      	push	{r4, lr}
 800411c:	4604      	mov	r4, r0
 800411e:	e9c0 3300 	strd	r3, r3, [r0]
 8004122:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004126:	6083      	str	r3, [r0, #8]
 8004128:	8181      	strh	r1, [r0, #12]
 800412a:	6643      	str	r3, [r0, #100]	@ 0x64
 800412c:	81c2      	strh	r2, [r0, #14]
 800412e:	6183      	str	r3, [r0, #24]
 8004130:	4619      	mov	r1, r3
 8004132:	2208      	movs	r2, #8
 8004134:	305c      	adds	r0, #92	@ 0x5c
 8004136:	f000 f906 	bl	8004346 <memset>
 800413a:	4b0d      	ldr	r3, [pc, #52]	@ (8004170 <std+0x58>)
 800413c:	6263      	str	r3, [r4, #36]	@ 0x24
 800413e:	4b0d      	ldr	r3, [pc, #52]	@ (8004174 <std+0x5c>)
 8004140:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004142:	4b0d      	ldr	r3, [pc, #52]	@ (8004178 <std+0x60>)
 8004144:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004146:	4b0d      	ldr	r3, [pc, #52]	@ (800417c <std+0x64>)
 8004148:	6323      	str	r3, [r4, #48]	@ 0x30
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <std+0x68>)
 800414c:	6224      	str	r4, [r4, #32]
 800414e:	429c      	cmp	r4, r3
 8004150:	d006      	beq.n	8004160 <std+0x48>
 8004152:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004156:	4294      	cmp	r4, r2
 8004158:	d002      	beq.n	8004160 <std+0x48>
 800415a:	33d0      	adds	r3, #208	@ 0xd0
 800415c:	429c      	cmp	r4, r3
 800415e:	d105      	bne.n	800416c <std+0x54>
 8004160:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004168:	f000 b966 	b.w	8004438 <__retarget_lock_init_recursive>
 800416c:	bd10      	pop	{r4, pc}
 800416e:	bf00      	nop
 8004170:	080042c1 	.word	0x080042c1
 8004174:	080042e3 	.word	0x080042e3
 8004178:	0800431b 	.word	0x0800431b
 800417c:	0800433f 	.word	0x0800433f
 8004180:	200001f0 	.word	0x200001f0

08004184 <stdio_exit_handler>:
 8004184:	4a02      	ldr	r2, [pc, #8]	@ (8004190 <stdio_exit_handler+0xc>)
 8004186:	4903      	ldr	r1, [pc, #12]	@ (8004194 <stdio_exit_handler+0x10>)
 8004188:	4803      	ldr	r0, [pc, #12]	@ (8004198 <stdio_exit_handler+0x14>)
 800418a:	f000 b869 	b.w	8004260 <_fwalk_sglue>
 800418e:	bf00      	nop
 8004190:	20000030 	.word	0x20000030
 8004194:	08004cd5 	.word	0x08004cd5
 8004198:	20000040 	.word	0x20000040

0800419c <cleanup_stdio>:
 800419c:	6841      	ldr	r1, [r0, #4]
 800419e:	4b0c      	ldr	r3, [pc, #48]	@ (80041d0 <cleanup_stdio+0x34>)
 80041a0:	4299      	cmp	r1, r3
 80041a2:	b510      	push	{r4, lr}
 80041a4:	4604      	mov	r4, r0
 80041a6:	d001      	beq.n	80041ac <cleanup_stdio+0x10>
 80041a8:	f000 fd94 	bl	8004cd4 <_fflush_r>
 80041ac:	68a1      	ldr	r1, [r4, #8]
 80041ae:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <cleanup_stdio+0x38>)
 80041b0:	4299      	cmp	r1, r3
 80041b2:	d002      	beq.n	80041ba <cleanup_stdio+0x1e>
 80041b4:	4620      	mov	r0, r4
 80041b6:	f000 fd8d 	bl	8004cd4 <_fflush_r>
 80041ba:	68e1      	ldr	r1, [r4, #12]
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <cleanup_stdio+0x3c>)
 80041be:	4299      	cmp	r1, r3
 80041c0:	d004      	beq.n	80041cc <cleanup_stdio+0x30>
 80041c2:	4620      	mov	r0, r4
 80041c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041c8:	f000 bd84 	b.w	8004cd4 <_fflush_r>
 80041cc:	bd10      	pop	{r4, pc}
 80041ce:	bf00      	nop
 80041d0:	200001f0 	.word	0x200001f0
 80041d4:	20000258 	.word	0x20000258
 80041d8:	200002c0 	.word	0x200002c0

080041dc <global_stdio_init.part.0>:
 80041dc:	b510      	push	{r4, lr}
 80041de:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <global_stdio_init.part.0+0x30>)
 80041e0:	4c0b      	ldr	r4, [pc, #44]	@ (8004210 <global_stdio_init.part.0+0x34>)
 80041e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004214 <global_stdio_init.part.0+0x38>)
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	4620      	mov	r0, r4
 80041e8:	2200      	movs	r2, #0
 80041ea:	2104      	movs	r1, #4
 80041ec:	f7ff ff94 	bl	8004118 <std>
 80041f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80041f4:	2201      	movs	r2, #1
 80041f6:	2109      	movs	r1, #9
 80041f8:	f7ff ff8e 	bl	8004118 <std>
 80041fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004200:	2202      	movs	r2, #2
 8004202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004206:	2112      	movs	r1, #18
 8004208:	f7ff bf86 	b.w	8004118 <std>
 800420c:	20000328 	.word	0x20000328
 8004210:	200001f0 	.word	0x200001f0
 8004214:	08004185 	.word	0x08004185

08004218 <__sfp_lock_acquire>:
 8004218:	4801      	ldr	r0, [pc, #4]	@ (8004220 <__sfp_lock_acquire+0x8>)
 800421a:	f000 b90e 	b.w	800443a <__retarget_lock_acquire_recursive>
 800421e:	bf00      	nop
 8004220:	20000331 	.word	0x20000331

08004224 <__sfp_lock_release>:
 8004224:	4801      	ldr	r0, [pc, #4]	@ (800422c <__sfp_lock_release+0x8>)
 8004226:	f000 b909 	b.w	800443c <__retarget_lock_release_recursive>
 800422a:	bf00      	nop
 800422c:	20000331 	.word	0x20000331

08004230 <__sinit>:
 8004230:	b510      	push	{r4, lr}
 8004232:	4604      	mov	r4, r0
 8004234:	f7ff fff0 	bl	8004218 <__sfp_lock_acquire>
 8004238:	6a23      	ldr	r3, [r4, #32]
 800423a:	b11b      	cbz	r3, 8004244 <__sinit+0x14>
 800423c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004240:	f7ff bff0 	b.w	8004224 <__sfp_lock_release>
 8004244:	4b04      	ldr	r3, [pc, #16]	@ (8004258 <__sinit+0x28>)
 8004246:	6223      	str	r3, [r4, #32]
 8004248:	4b04      	ldr	r3, [pc, #16]	@ (800425c <__sinit+0x2c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f5      	bne.n	800423c <__sinit+0xc>
 8004250:	f7ff ffc4 	bl	80041dc <global_stdio_init.part.0>
 8004254:	e7f2      	b.n	800423c <__sinit+0xc>
 8004256:	bf00      	nop
 8004258:	0800419d 	.word	0x0800419d
 800425c:	20000328 	.word	0x20000328

08004260 <_fwalk_sglue>:
 8004260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004264:	4607      	mov	r7, r0
 8004266:	4688      	mov	r8, r1
 8004268:	4614      	mov	r4, r2
 800426a:	2600      	movs	r6, #0
 800426c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004270:	f1b9 0901 	subs.w	r9, r9, #1
 8004274:	d505      	bpl.n	8004282 <_fwalk_sglue+0x22>
 8004276:	6824      	ldr	r4, [r4, #0]
 8004278:	2c00      	cmp	r4, #0
 800427a:	d1f7      	bne.n	800426c <_fwalk_sglue+0xc>
 800427c:	4630      	mov	r0, r6
 800427e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004282:	89ab      	ldrh	r3, [r5, #12]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d907      	bls.n	8004298 <_fwalk_sglue+0x38>
 8004288:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800428c:	3301      	adds	r3, #1
 800428e:	d003      	beq.n	8004298 <_fwalk_sglue+0x38>
 8004290:	4629      	mov	r1, r5
 8004292:	4638      	mov	r0, r7
 8004294:	47c0      	blx	r8
 8004296:	4306      	orrs	r6, r0
 8004298:	3568      	adds	r5, #104	@ 0x68
 800429a:	e7e9      	b.n	8004270 <_fwalk_sglue+0x10>

0800429c <iprintf>:
 800429c:	b40f      	push	{r0, r1, r2, r3}
 800429e:	b507      	push	{r0, r1, r2, lr}
 80042a0:	4906      	ldr	r1, [pc, #24]	@ (80042bc <iprintf+0x20>)
 80042a2:	ab04      	add	r3, sp, #16
 80042a4:	6808      	ldr	r0, [r1, #0]
 80042a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80042aa:	6881      	ldr	r1, [r0, #8]
 80042ac:	9301      	str	r3, [sp, #4]
 80042ae:	f000 f9e9 	bl	8004684 <_vfiprintf_r>
 80042b2:	b003      	add	sp, #12
 80042b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80042b8:	b004      	add	sp, #16
 80042ba:	4770      	bx	lr
 80042bc:	2000003c 	.word	0x2000003c

080042c0 <__sread>:
 80042c0:	b510      	push	{r4, lr}
 80042c2:	460c      	mov	r4, r1
 80042c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042c8:	f000 f868 	bl	800439c <_read_r>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	bfab      	itete	ge
 80042d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80042d2:	89a3      	ldrhlt	r3, [r4, #12]
 80042d4:	181b      	addge	r3, r3, r0
 80042d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80042da:	bfac      	ite	ge
 80042dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80042de:	81a3      	strhlt	r3, [r4, #12]
 80042e0:	bd10      	pop	{r4, pc}

080042e2 <__swrite>:
 80042e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042e6:	461f      	mov	r7, r3
 80042e8:	898b      	ldrh	r3, [r1, #12]
 80042ea:	05db      	lsls	r3, r3, #23
 80042ec:	4605      	mov	r5, r0
 80042ee:	460c      	mov	r4, r1
 80042f0:	4616      	mov	r6, r2
 80042f2:	d505      	bpl.n	8004300 <__swrite+0x1e>
 80042f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042f8:	2302      	movs	r3, #2
 80042fa:	2200      	movs	r2, #0
 80042fc:	f000 f83c 	bl	8004378 <_lseek_r>
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004306:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800430a:	81a3      	strh	r3, [r4, #12]
 800430c:	4632      	mov	r2, r6
 800430e:	463b      	mov	r3, r7
 8004310:	4628      	mov	r0, r5
 8004312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004316:	f000 b853 	b.w	80043c0 <_write_r>

0800431a <__sseek>:
 800431a:	b510      	push	{r4, lr}
 800431c:	460c      	mov	r4, r1
 800431e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004322:	f000 f829 	bl	8004378 <_lseek_r>
 8004326:	1c43      	adds	r3, r0, #1
 8004328:	89a3      	ldrh	r3, [r4, #12]
 800432a:	bf15      	itete	ne
 800432c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800432e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004332:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004336:	81a3      	strheq	r3, [r4, #12]
 8004338:	bf18      	it	ne
 800433a:	81a3      	strhne	r3, [r4, #12]
 800433c:	bd10      	pop	{r4, pc}

0800433e <__sclose>:
 800433e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004342:	f000 b809 	b.w	8004358 <_close_r>

08004346 <memset>:
 8004346:	4402      	add	r2, r0
 8004348:	4603      	mov	r3, r0
 800434a:	4293      	cmp	r3, r2
 800434c:	d100      	bne.n	8004350 <memset+0xa>
 800434e:	4770      	bx	lr
 8004350:	f803 1b01 	strb.w	r1, [r3], #1
 8004354:	e7f9      	b.n	800434a <memset+0x4>
	...

08004358 <_close_r>:
 8004358:	b538      	push	{r3, r4, r5, lr}
 800435a:	4d06      	ldr	r5, [pc, #24]	@ (8004374 <_close_r+0x1c>)
 800435c:	2300      	movs	r3, #0
 800435e:	4604      	mov	r4, r0
 8004360:	4608      	mov	r0, r1
 8004362:	602b      	str	r3, [r5, #0]
 8004364:	f7fc ff13 	bl	800118e <_close>
 8004368:	1c43      	adds	r3, r0, #1
 800436a:	d102      	bne.n	8004372 <_close_r+0x1a>
 800436c:	682b      	ldr	r3, [r5, #0]
 800436e:	b103      	cbz	r3, 8004372 <_close_r+0x1a>
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	bd38      	pop	{r3, r4, r5, pc}
 8004374:	2000032c 	.word	0x2000032c

08004378 <_lseek_r>:
 8004378:	b538      	push	{r3, r4, r5, lr}
 800437a:	4d07      	ldr	r5, [pc, #28]	@ (8004398 <_lseek_r+0x20>)
 800437c:	4604      	mov	r4, r0
 800437e:	4608      	mov	r0, r1
 8004380:	4611      	mov	r1, r2
 8004382:	2200      	movs	r2, #0
 8004384:	602a      	str	r2, [r5, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	f7fc ff28 	bl	80011dc <_lseek>
 800438c:	1c43      	adds	r3, r0, #1
 800438e:	d102      	bne.n	8004396 <_lseek_r+0x1e>
 8004390:	682b      	ldr	r3, [r5, #0]
 8004392:	b103      	cbz	r3, 8004396 <_lseek_r+0x1e>
 8004394:	6023      	str	r3, [r4, #0]
 8004396:	bd38      	pop	{r3, r4, r5, pc}
 8004398:	2000032c 	.word	0x2000032c

0800439c <_read_r>:
 800439c:	b538      	push	{r3, r4, r5, lr}
 800439e:	4d07      	ldr	r5, [pc, #28]	@ (80043bc <_read_r+0x20>)
 80043a0:	4604      	mov	r4, r0
 80043a2:	4608      	mov	r0, r1
 80043a4:	4611      	mov	r1, r2
 80043a6:	2200      	movs	r2, #0
 80043a8:	602a      	str	r2, [r5, #0]
 80043aa:	461a      	mov	r2, r3
 80043ac:	f7fc feb6 	bl	800111c <_read>
 80043b0:	1c43      	adds	r3, r0, #1
 80043b2:	d102      	bne.n	80043ba <_read_r+0x1e>
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	b103      	cbz	r3, 80043ba <_read_r+0x1e>
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	bd38      	pop	{r3, r4, r5, pc}
 80043bc:	2000032c 	.word	0x2000032c

080043c0 <_write_r>:
 80043c0:	b538      	push	{r3, r4, r5, lr}
 80043c2:	4d07      	ldr	r5, [pc, #28]	@ (80043e0 <_write_r+0x20>)
 80043c4:	4604      	mov	r4, r0
 80043c6:	4608      	mov	r0, r1
 80043c8:	4611      	mov	r1, r2
 80043ca:	2200      	movs	r2, #0
 80043cc:	602a      	str	r2, [r5, #0]
 80043ce:	461a      	mov	r2, r3
 80043d0:	f7fc fec1 	bl	8001156 <_write>
 80043d4:	1c43      	adds	r3, r0, #1
 80043d6:	d102      	bne.n	80043de <_write_r+0x1e>
 80043d8:	682b      	ldr	r3, [r5, #0]
 80043da:	b103      	cbz	r3, 80043de <_write_r+0x1e>
 80043dc:	6023      	str	r3, [r4, #0]
 80043de:	bd38      	pop	{r3, r4, r5, pc}
 80043e0:	2000032c 	.word	0x2000032c

080043e4 <__errno>:
 80043e4:	4b01      	ldr	r3, [pc, #4]	@ (80043ec <__errno+0x8>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	2000003c 	.word	0x2000003c

080043f0 <__libc_init_array>:
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	4d0d      	ldr	r5, [pc, #52]	@ (8004428 <__libc_init_array+0x38>)
 80043f4:	4c0d      	ldr	r4, [pc, #52]	@ (800442c <__libc_init_array+0x3c>)
 80043f6:	1b64      	subs	r4, r4, r5
 80043f8:	10a4      	asrs	r4, r4, #2
 80043fa:	2600      	movs	r6, #0
 80043fc:	42a6      	cmp	r6, r4
 80043fe:	d109      	bne.n	8004414 <__libc_init_array+0x24>
 8004400:	4d0b      	ldr	r5, [pc, #44]	@ (8004430 <__libc_init_array+0x40>)
 8004402:	4c0c      	ldr	r4, [pc, #48]	@ (8004434 <__libc_init_array+0x44>)
 8004404:	f000 fdb6 	bl	8004f74 <_init>
 8004408:	1b64      	subs	r4, r4, r5
 800440a:	10a4      	asrs	r4, r4, #2
 800440c:	2600      	movs	r6, #0
 800440e:	42a6      	cmp	r6, r4
 8004410:	d105      	bne.n	800441e <__libc_init_array+0x2e>
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	f855 3b04 	ldr.w	r3, [r5], #4
 8004418:	4798      	blx	r3
 800441a:	3601      	adds	r6, #1
 800441c:	e7ee      	b.n	80043fc <__libc_init_array+0xc>
 800441e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004422:	4798      	blx	r3
 8004424:	3601      	adds	r6, #1
 8004426:	e7f2      	b.n	800440e <__libc_init_array+0x1e>
 8004428:	0800500c 	.word	0x0800500c
 800442c:	0800500c 	.word	0x0800500c
 8004430:	0800500c 	.word	0x0800500c
 8004434:	08005010 	.word	0x08005010

08004438 <__retarget_lock_init_recursive>:
 8004438:	4770      	bx	lr

0800443a <__retarget_lock_acquire_recursive>:
 800443a:	4770      	bx	lr

0800443c <__retarget_lock_release_recursive>:
 800443c:	4770      	bx	lr
	...

08004440 <_free_r>:
 8004440:	b538      	push	{r3, r4, r5, lr}
 8004442:	4605      	mov	r5, r0
 8004444:	2900      	cmp	r1, #0
 8004446:	d041      	beq.n	80044cc <_free_r+0x8c>
 8004448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800444c:	1f0c      	subs	r4, r1, #4
 800444e:	2b00      	cmp	r3, #0
 8004450:	bfb8      	it	lt
 8004452:	18e4      	addlt	r4, r4, r3
 8004454:	f000 f8e0 	bl	8004618 <__malloc_lock>
 8004458:	4a1d      	ldr	r2, [pc, #116]	@ (80044d0 <_free_r+0x90>)
 800445a:	6813      	ldr	r3, [r2, #0]
 800445c:	b933      	cbnz	r3, 800446c <_free_r+0x2c>
 800445e:	6063      	str	r3, [r4, #4]
 8004460:	6014      	str	r4, [r2, #0]
 8004462:	4628      	mov	r0, r5
 8004464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004468:	f000 b8dc 	b.w	8004624 <__malloc_unlock>
 800446c:	42a3      	cmp	r3, r4
 800446e:	d908      	bls.n	8004482 <_free_r+0x42>
 8004470:	6820      	ldr	r0, [r4, #0]
 8004472:	1821      	adds	r1, r4, r0
 8004474:	428b      	cmp	r3, r1
 8004476:	bf01      	itttt	eq
 8004478:	6819      	ldreq	r1, [r3, #0]
 800447a:	685b      	ldreq	r3, [r3, #4]
 800447c:	1809      	addeq	r1, r1, r0
 800447e:	6021      	streq	r1, [r4, #0]
 8004480:	e7ed      	b.n	800445e <_free_r+0x1e>
 8004482:	461a      	mov	r2, r3
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	b10b      	cbz	r3, 800448c <_free_r+0x4c>
 8004488:	42a3      	cmp	r3, r4
 800448a:	d9fa      	bls.n	8004482 <_free_r+0x42>
 800448c:	6811      	ldr	r1, [r2, #0]
 800448e:	1850      	adds	r0, r2, r1
 8004490:	42a0      	cmp	r0, r4
 8004492:	d10b      	bne.n	80044ac <_free_r+0x6c>
 8004494:	6820      	ldr	r0, [r4, #0]
 8004496:	4401      	add	r1, r0
 8004498:	1850      	adds	r0, r2, r1
 800449a:	4283      	cmp	r3, r0
 800449c:	6011      	str	r1, [r2, #0]
 800449e:	d1e0      	bne.n	8004462 <_free_r+0x22>
 80044a0:	6818      	ldr	r0, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	6053      	str	r3, [r2, #4]
 80044a6:	4408      	add	r0, r1
 80044a8:	6010      	str	r0, [r2, #0]
 80044aa:	e7da      	b.n	8004462 <_free_r+0x22>
 80044ac:	d902      	bls.n	80044b4 <_free_r+0x74>
 80044ae:	230c      	movs	r3, #12
 80044b0:	602b      	str	r3, [r5, #0]
 80044b2:	e7d6      	b.n	8004462 <_free_r+0x22>
 80044b4:	6820      	ldr	r0, [r4, #0]
 80044b6:	1821      	adds	r1, r4, r0
 80044b8:	428b      	cmp	r3, r1
 80044ba:	bf04      	itt	eq
 80044bc:	6819      	ldreq	r1, [r3, #0]
 80044be:	685b      	ldreq	r3, [r3, #4]
 80044c0:	6063      	str	r3, [r4, #4]
 80044c2:	bf04      	itt	eq
 80044c4:	1809      	addeq	r1, r1, r0
 80044c6:	6021      	streq	r1, [r4, #0]
 80044c8:	6054      	str	r4, [r2, #4]
 80044ca:	e7ca      	b.n	8004462 <_free_r+0x22>
 80044cc:	bd38      	pop	{r3, r4, r5, pc}
 80044ce:	bf00      	nop
 80044d0:	20000338 	.word	0x20000338

080044d4 <sbrk_aligned>:
 80044d4:	b570      	push	{r4, r5, r6, lr}
 80044d6:	4e0f      	ldr	r6, [pc, #60]	@ (8004514 <sbrk_aligned+0x40>)
 80044d8:	460c      	mov	r4, r1
 80044da:	6831      	ldr	r1, [r6, #0]
 80044dc:	4605      	mov	r5, r0
 80044de:	b911      	cbnz	r1, 80044e6 <sbrk_aligned+0x12>
 80044e0:	f000 fcb4 	bl	8004e4c <_sbrk_r>
 80044e4:	6030      	str	r0, [r6, #0]
 80044e6:	4621      	mov	r1, r4
 80044e8:	4628      	mov	r0, r5
 80044ea:	f000 fcaf 	bl	8004e4c <_sbrk_r>
 80044ee:	1c43      	adds	r3, r0, #1
 80044f0:	d103      	bne.n	80044fa <sbrk_aligned+0x26>
 80044f2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80044f6:	4620      	mov	r0, r4
 80044f8:	bd70      	pop	{r4, r5, r6, pc}
 80044fa:	1cc4      	adds	r4, r0, #3
 80044fc:	f024 0403 	bic.w	r4, r4, #3
 8004500:	42a0      	cmp	r0, r4
 8004502:	d0f8      	beq.n	80044f6 <sbrk_aligned+0x22>
 8004504:	1a21      	subs	r1, r4, r0
 8004506:	4628      	mov	r0, r5
 8004508:	f000 fca0 	bl	8004e4c <_sbrk_r>
 800450c:	3001      	adds	r0, #1
 800450e:	d1f2      	bne.n	80044f6 <sbrk_aligned+0x22>
 8004510:	e7ef      	b.n	80044f2 <sbrk_aligned+0x1e>
 8004512:	bf00      	nop
 8004514:	20000334 	.word	0x20000334

08004518 <_malloc_r>:
 8004518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800451c:	1ccd      	adds	r5, r1, #3
 800451e:	f025 0503 	bic.w	r5, r5, #3
 8004522:	3508      	adds	r5, #8
 8004524:	2d0c      	cmp	r5, #12
 8004526:	bf38      	it	cc
 8004528:	250c      	movcc	r5, #12
 800452a:	2d00      	cmp	r5, #0
 800452c:	4606      	mov	r6, r0
 800452e:	db01      	blt.n	8004534 <_malloc_r+0x1c>
 8004530:	42a9      	cmp	r1, r5
 8004532:	d904      	bls.n	800453e <_malloc_r+0x26>
 8004534:	230c      	movs	r3, #12
 8004536:	6033      	str	r3, [r6, #0]
 8004538:	2000      	movs	r0, #0
 800453a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800453e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004614 <_malloc_r+0xfc>
 8004542:	f000 f869 	bl	8004618 <__malloc_lock>
 8004546:	f8d8 3000 	ldr.w	r3, [r8]
 800454a:	461c      	mov	r4, r3
 800454c:	bb44      	cbnz	r4, 80045a0 <_malloc_r+0x88>
 800454e:	4629      	mov	r1, r5
 8004550:	4630      	mov	r0, r6
 8004552:	f7ff ffbf 	bl	80044d4 <sbrk_aligned>
 8004556:	1c43      	adds	r3, r0, #1
 8004558:	4604      	mov	r4, r0
 800455a:	d158      	bne.n	800460e <_malloc_r+0xf6>
 800455c:	f8d8 4000 	ldr.w	r4, [r8]
 8004560:	4627      	mov	r7, r4
 8004562:	2f00      	cmp	r7, #0
 8004564:	d143      	bne.n	80045ee <_malloc_r+0xd6>
 8004566:	2c00      	cmp	r4, #0
 8004568:	d04b      	beq.n	8004602 <_malloc_r+0xea>
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	4639      	mov	r1, r7
 800456e:	4630      	mov	r0, r6
 8004570:	eb04 0903 	add.w	r9, r4, r3
 8004574:	f000 fc6a 	bl	8004e4c <_sbrk_r>
 8004578:	4581      	cmp	r9, r0
 800457a:	d142      	bne.n	8004602 <_malloc_r+0xea>
 800457c:	6821      	ldr	r1, [r4, #0]
 800457e:	1a6d      	subs	r5, r5, r1
 8004580:	4629      	mov	r1, r5
 8004582:	4630      	mov	r0, r6
 8004584:	f7ff ffa6 	bl	80044d4 <sbrk_aligned>
 8004588:	3001      	adds	r0, #1
 800458a:	d03a      	beq.n	8004602 <_malloc_r+0xea>
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	442b      	add	r3, r5
 8004590:	6023      	str	r3, [r4, #0]
 8004592:	f8d8 3000 	ldr.w	r3, [r8]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	bb62      	cbnz	r2, 80045f4 <_malloc_r+0xdc>
 800459a:	f8c8 7000 	str.w	r7, [r8]
 800459e:	e00f      	b.n	80045c0 <_malloc_r+0xa8>
 80045a0:	6822      	ldr	r2, [r4, #0]
 80045a2:	1b52      	subs	r2, r2, r5
 80045a4:	d420      	bmi.n	80045e8 <_malloc_r+0xd0>
 80045a6:	2a0b      	cmp	r2, #11
 80045a8:	d917      	bls.n	80045da <_malloc_r+0xc2>
 80045aa:	1961      	adds	r1, r4, r5
 80045ac:	42a3      	cmp	r3, r4
 80045ae:	6025      	str	r5, [r4, #0]
 80045b0:	bf18      	it	ne
 80045b2:	6059      	strne	r1, [r3, #4]
 80045b4:	6863      	ldr	r3, [r4, #4]
 80045b6:	bf08      	it	eq
 80045b8:	f8c8 1000 	streq.w	r1, [r8]
 80045bc:	5162      	str	r2, [r4, r5]
 80045be:	604b      	str	r3, [r1, #4]
 80045c0:	4630      	mov	r0, r6
 80045c2:	f000 f82f 	bl	8004624 <__malloc_unlock>
 80045c6:	f104 000b 	add.w	r0, r4, #11
 80045ca:	1d23      	adds	r3, r4, #4
 80045cc:	f020 0007 	bic.w	r0, r0, #7
 80045d0:	1ac2      	subs	r2, r0, r3
 80045d2:	bf1c      	itt	ne
 80045d4:	1a1b      	subne	r3, r3, r0
 80045d6:	50a3      	strne	r3, [r4, r2]
 80045d8:	e7af      	b.n	800453a <_malloc_r+0x22>
 80045da:	6862      	ldr	r2, [r4, #4]
 80045dc:	42a3      	cmp	r3, r4
 80045de:	bf0c      	ite	eq
 80045e0:	f8c8 2000 	streq.w	r2, [r8]
 80045e4:	605a      	strne	r2, [r3, #4]
 80045e6:	e7eb      	b.n	80045c0 <_malloc_r+0xa8>
 80045e8:	4623      	mov	r3, r4
 80045ea:	6864      	ldr	r4, [r4, #4]
 80045ec:	e7ae      	b.n	800454c <_malloc_r+0x34>
 80045ee:	463c      	mov	r4, r7
 80045f0:	687f      	ldr	r7, [r7, #4]
 80045f2:	e7b6      	b.n	8004562 <_malloc_r+0x4a>
 80045f4:	461a      	mov	r2, r3
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	42a3      	cmp	r3, r4
 80045fa:	d1fb      	bne.n	80045f4 <_malloc_r+0xdc>
 80045fc:	2300      	movs	r3, #0
 80045fe:	6053      	str	r3, [r2, #4]
 8004600:	e7de      	b.n	80045c0 <_malloc_r+0xa8>
 8004602:	230c      	movs	r3, #12
 8004604:	6033      	str	r3, [r6, #0]
 8004606:	4630      	mov	r0, r6
 8004608:	f000 f80c 	bl	8004624 <__malloc_unlock>
 800460c:	e794      	b.n	8004538 <_malloc_r+0x20>
 800460e:	6005      	str	r5, [r0, #0]
 8004610:	e7d6      	b.n	80045c0 <_malloc_r+0xa8>
 8004612:	bf00      	nop
 8004614:	20000338 	.word	0x20000338

08004618 <__malloc_lock>:
 8004618:	4801      	ldr	r0, [pc, #4]	@ (8004620 <__malloc_lock+0x8>)
 800461a:	f7ff bf0e 	b.w	800443a <__retarget_lock_acquire_recursive>
 800461e:	bf00      	nop
 8004620:	20000330 	.word	0x20000330

08004624 <__malloc_unlock>:
 8004624:	4801      	ldr	r0, [pc, #4]	@ (800462c <__malloc_unlock+0x8>)
 8004626:	f7ff bf09 	b.w	800443c <__retarget_lock_release_recursive>
 800462a:	bf00      	nop
 800462c:	20000330 	.word	0x20000330

08004630 <__sfputc_r>:
 8004630:	6893      	ldr	r3, [r2, #8]
 8004632:	3b01      	subs	r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	b410      	push	{r4}
 8004638:	6093      	str	r3, [r2, #8]
 800463a:	da08      	bge.n	800464e <__sfputc_r+0x1e>
 800463c:	6994      	ldr	r4, [r2, #24]
 800463e:	42a3      	cmp	r3, r4
 8004640:	db01      	blt.n	8004646 <__sfputc_r+0x16>
 8004642:	290a      	cmp	r1, #10
 8004644:	d103      	bne.n	800464e <__sfputc_r+0x1e>
 8004646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800464a:	f000 bb6b 	b.w	8004d24 <__swbuf_r>
 800464e:	6813      	ldr	r3, [r2, #0]
 8004650:	1c58      	adds	r0, r3, #1
 8004652:	6010      	str	r0, [r2, #0]
 8004654:	7019      	strb	r1, [r3, #0]
 8004656:	4608      	mov	r0, r1
 8004658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800465c:	4770      	bx	lr

0800465e <__sfputs_r>:
 800465e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004660:	4606      	mov	r6, r0
 8004662:	460f      	mov	r7, r1
 8004664:	4614      	mov	r4, r2
 8004666:	18d5      	adds	r5, r2, r3
 8004668:	42ac      	cmp	r4, r5
 800466a:	d101      	bne.n	8004670 <__sfputs_r+0x12>
 800466c:	2000      	movs	r0, #0
 800466e:	e007      	b.n	8004680 <__sfputs_r+0x22>
 8004670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004674:	463a      	mov	r2, r7
 8004676:	4630      	mov	r0, r6
 8004678:	f7ff ffda 	bl	8004630 <__sfputc_r>
 800467c:	1c43      	adds	r3, r0, #1
 800467e:	d1f3      	bne.n	8004668 <__sfputs_r+0xa>
 8004680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004684 <_vfiprintf_r>:
 8004684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004688:	460d      	mov	r5, r1
 800468a:	b09d      	sub	sp, #116	@ 0x74
 800468c:	4614      	mov	r4, r2
 800468e:	4698      	mov	r8, r3
 8004690:	4606      	mov	r6, r0
 8004692:	b118      	cbz	r0, 800469c <_vfiprintf_r+0x18>
 8004694:	6a03      	ldr	r3, [r0, #32]
 8004696:	b90b      	cbnz	r3, 800469c <_vfiprintf_r+0x18>
 8004698:	f7ff fdca 	bl	8004230 <__sinit>
 800469c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800469e:	07d9      	lsls	r1, r3, #31
 80046a0:	d405      	bmi.n	80046ae <_vfiprintf_r+0x2a>
 80046a2:	89ab      	ldrh	r3, [r5, #12]
 80046a4:	059a      	lsls	r2, r3, #22
 80046a6:	d402      	bmi.n	80046ae <_vfiprintf_r+0x2a>
 80046a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80046aa:	f7ff fec6 	bl	800443a <__retarget_lock_acquire_recursive>
 80046ae:	89ab      	ldrh	r3, [r5, #12]
 80046b0:	071b      	lsls	r3, r3, #28
 80046b2:	d501      	bpl.n	80046b8 <_vfiprintf_r+0x34>
 80046b4:	692b      	ldr	r3, [r5, #16]
 80046b6:	b99b      	cbnz	r3, 80046e0 <_vfiprintf_r+0x5c>
 80046b8:	4629      	mov	r1, r5
 80046ba:	4630      	mov	r0, r6
 80046bc:	f000 fb70 	bl	8004da0 <__swsetup_r>
 80046c0:	b170      	cbz	r0, 80046e0 <_vfiprintf_r+0x5c>
 80046c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80046c4:	07dc      	lsls	r4, r3, #31
 80046c6:	d504      	bpl.n	80046d2 <_vfiprintf_r+0x4e>
 80046c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046cc:	b01d      	add	sp, #116	@ 0x74
 80046ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046d2:	89ab      	ldrh	r3, [r5, #12]
 80046d4:	0598      	lsls	r0, r3, #22
 80046d6:	d4f7      	bmi.n	80046c8 <_vfiprintf_r+0x44>
 80046d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80046da:	f7ff feaf 	bl	800443c <__retarget_lock_release_recursive>
 80046de:	e7f3      	b.n	80046c8 <_vfiprintf_r+0x44>
 80046e0:	2300      	movs	r3, #0
 80046e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80046e4:	2320      	movs	r3, #32
 80046e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80046ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80046ee:	2330      	movs	r3, #48	@ 0x30
 80046f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80048a0 <_vfiprintf_r+0x21c>
 80046f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80046f8:	f04f 0901 	mov.w	r9, #1
 80046fc:	4623      	mov	r3, r4
 80046fe:	469a      	mov	sl, r3
 8004700:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004704:	b10a      	cbz	r2, 800470a <_vfiprintf_r+0x86>
 8004706:	2a25      	cmp	r2, #37	@ 0x25
 8004708:	d1f9      	bne.n	80046fe <_vfiprintf_r+0x7a>
 800470a:	ebba 0b04 	subs.w	fp, sl, r4
 800470e:	d00b      	beq.n	8004728 <_vfiprintf_r+0xa4>
 8004710:	465b      	mov	r3, fp
 8004712:	4622      	mov	r2, r4
 8004714:	4629      	mov	r1, r5
 8004716:	4630      	mov	r0, r6
 8004718:	f7ff ffa1 	bl	800465e <__sfputs_r>
 800471c:	3001      	adds	r0, #1
 800471e:	f000 80a7 	beq.w	8004870 <_vfiprintf_r+0x1ec>
 8004722:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004724:	445a      	add	r2, fp
 8004726:	9209      	str	r2, [sp, #36]	@ 0x24
 8004728:	f89a 3000 	ldrb.w	r3, [sl]
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 809f 	beq.w	8004870 <_vfiprintf_r+0x1ec>
 8004732:	2300      	movs	r3, #0
 8004734:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004738:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800473c:	f10a 0a01 	add.w	sl, sl, #1
 8004740:	9304      	str	r3, [sp, #16]
 8004742:	9307      	str	r3, [sp, #28]
 8004744:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004748:	931a      	str	r3, [sp, #104]	@ 0x68
 800474a:	4654      	mov	r4, sl
 800474c:	2205      	movs	r2, #5
 800474e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004752:	4853      	ldr	r0, [pc, #332]	@ (80048a0 <_vfiprintf_r+0x21c>)
 8004754:	f7fb fd5c 	bl	8000210 <memchr>
 8004758:	9a04      	ldr	r2, [sp, #16]
 800475a:	b9d8      	cbnz	r0, 8004794 <_vfiprintf_r+0x110>
 800475c:	06d1      	lsls	r1, r2, #27
 800475e:	bf44      	itt	mi
 8004760:	2320      	movmi	r3, #32
 8004762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004766:	0713      	lsls	r3, r2, #28
 8004768:	bf44      	itt	mi
 800476a:	232b      	movmi	r3, #43	@ 0x2b
 800476c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004770:	f89a 3000 	ldrb.w	r3, [sl]
 8004774:	2b2a      	cmp	r3, #42	@ 0x2a
 8004776:	d015      	beq.n	80047a4 <_vfiprintf_r+0x120>
 8004778:	9a07      	ldr	r2, [sp, #28]
 800477a:	4654      	mov	r4, sl
 800477c:	2000      	movs	r0, #0
 800477e:	f04f 0c0a 	mov.w	ip, #10
 8004782:	4621      	mov	r1, r4
 8004784:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004788:	3b30      	subs	r3, #48	@ 0x30
 800478a:	2b09      	cmp	r3, #9
 800478c:	d94b      	bls.n	8004826 <_vfiprintf_r+0x1a2>
 800478e:	b1b0      	cbz	r0, 80047be <_vfiprintf_r+0x13a>
 8004790:	9207      	str	r2, [sp, #28]
 8004792:	e014      	b.n	80047be <_vfiprintf_r+0x13a>
 8004794:	eba0 0308 	sub.w	r3, r0, r8
 8004798:	fa09 f303 	lsl.w	r3, r9, r3
 800479c:	4313      	orrs	r3, r2
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	46a2      	mov	sl, r4
 80047a2:	e7d2      	b.n	800474a <_vfiprintf_r+0xc6>
 80047a4:	9b03      	ldr	r3, [sp, #12]
 80047a6:	1d19      	adds	r1, r3, #4
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	9103      	str	r1, [sp, #12]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	bfbb      	ittet	lt
 80047b0:	425b      	neglt	r3, r3
 80047b2:	f042 0202 	orrlt.w	r2, r2, #2
 80047b6:	9307      	strge	r3, [sp, #28]
 80047b8:	9307      	strlt	r3, [sp, #28]
 80047ba:	bfb8      	it	lt
 80047bc:	9204      	strlt	r2, [sp, #16]
 80047be:	7823      	ldrb	r3, [r4, #0]
 80047c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80047c2:	d10a      	bne.n	80047da <_vfiprintf_r+0x156>
 80047c4:	7863      	ldrb	r3, [r4, #1]
 80047c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047c8:	d132      	bne.n	8004830 <_vfiprintf_r+0x1ac>
 80047ca:	9b03      	ldr	r3, [sp, #12]
 80047cc:	1d1a      	adds	r2, r3, #4
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	9203      	str	r2, [sp, #12]
 80047d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80047d6:	3402      	adds	r4, #2
 80047d8:	9305      	str	r3, [sp, #20]
 80047da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80048b0 <_vfiprintf_r+0x22c>
 80047de:	7821      	ldrb	r1, [r4, #0]
 80047e0:	2203      	movs	r2, #3
 80047e2:	4650      	mov	r0, sl
 80047e4:	f7fb fd14 	bl	8000210 <memchr>
 80047e8:	b138      	cbz	r0, 80047fa <_vfiprintf_r+0x176>
 80047ea:	9b04      	ldr	r3, [sp, #16]
 80047ec:	eba0 000a 	sub.w	r0, r0, sl
 80047f0:	2240      	movs	r2, #64	@ 0x40
 80047f2:	4082      	lsls	r2, r0
 80047f4:	4313      	orrs	r3, r2
 80047f6:	3401      	adds	r4, #1
 80047f8:	9304      	str	r3, [sp, #16]
 80047fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047fe:	4829      	ldr	r0, [pc, #164]	@ (80048a4 <_vfiprintf_r+0x220>)
 8004800:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004804:	2206      	movs	r2, #6
 8004806:	f7fb fd03 	bl	8000210 <memchr>
 800480a:	2800      	cmp	r0, #0
 800480c:	d03f      	beq.n	800488e <_vfiprintf_r+0x20a>
 800480e:	4b26      	ldr	r3, [pc, #152]	@ (80048a8 <_vfiprintf_r+0x224>)
 8004810:	bb1b      	cbnz	r3, 800485a <_vfiprintf_r+0x1d6>
 8004812:	9b03      	ldr	r3, [sp, #12]
 8004814:	3307      	adds	r3, #7
 8004816:	f023 0307 	bic.w	r3, r3, #7
 800481a:	3308      	adds	r3, #8
 800481c:	9303      	str	r3, [sp, #12]
 800481e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004820:	443b      	add	r3, r7
 8004822:	9309      	str	r3, [sp, #36]	@ 0x24
 8004824:	e76a      	b.n	80046fc <_vfiprintf_r+0x78>
 8004826:	fb0c 3202 	mla	r2, ip, r2, r3
 800482a:	460c      	mov	r4, r1
 800482c:	2001      	movs	r0, #1
 800482e:	e7a8      	b.n	8004782 <_vfiprintf_r+0xfe>
 8004830:	2300      	movs	r3, #0
 8004832:	3401      	adds	r4, #1
 8004834:	9305      	str	r3, [sp, #20]
 8004836:	4619      	mov	r1, r3
 8004838:	f04f 0c0a 	mov.w	ip, #10
 800483c:	4620      	mov	r0, r4
 800483e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004842:	3a30      	subs	r2, #48	@ 0x30
 8004844:	2a09      	cmp	r2, #9
 8004846:	d903      	bls.n	8004850 <_vfiprintf_r+0x1cc>
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0c6      	beq.n	80047da <_vfiprintf_r+0x156>
 800484c:	9105      	str	r1, [sp, #20]
 800484e:	e7c4      	b.n	80047da <_vfiprintf_r+0x156>
 8004850:	fb0c 2101 	mla	r1, ip, r1, r2
 8004854:	4604      	mov	r4, r0
 8004856:	2301      	movs	r3, #1
 8004858:	e7f0      	b.n	800483c <_vfiprintf_r+0x1b8>
 800485a:	ab03      	add	r3, sp, #12
 800485c:	9300      	str	r3, [sp, #0]
 800485e:	462a      	mov	r2, r5
 8004860:	4b12      	ldr	r3, [pc, #72]	@ (80048ac <_vfiprintf_r+0x228>)
 8004862:	a904      	add	r1, sp, #16
 8004864:	4630      	mov	r0, r6
 8004866:	f3af 8000 	nop.w
 800486a:	4607      	mov	r7, r0
 800486c:	1c78      	adds	r0, r7, #1
 800486e:	d1d6      	bne.n	800481e <_vfiprintf_r+0x19a>
 8004870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004872:	07d9      	lsls	r1, r3, #31
 8004874:	d405      	bmi.n	8004882 <_vfiprintf_r+0x1fe>
 8004876:	89ab      	ldrh	r3, [r5, #12]
 8004878:	059a      	lsls	r2, r3, #22
 800487a:	d402      	bmi.n	8004882 <_vfiprintf_r+0x1fe>
 800487c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800487e:	f7ff fddd 	bl	800443c <__retarget_lock_release_recursive>
 8004882:	89ab      	ldrh	r3, [r5, #12]
 8004884:	065b      	lsls	r3, r3, #25
 8004886:	f53f af1f 	bmi.w	80046c8 <_vfiprintf_r+0x44>
 800488a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800488c:	e71e      	b.n	80046cc <_vfiprintf_r+0x48>
 800488e:	ab03      	add	r3, sp, #12
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	462a      	mov	r2, r5
 8004894:	4b05      	ldr	r3, [pc, #20]	@ (80048ac <_vfiprintf_r+0x228>)
 8004896:	a904      	add	r1, sp, #16
 8004898:	4630      	mov	r0, r6
 800489a:	f000 f879 	bl	8004990 <_printf_i>
 800489e:	e7e4      	b.n	800486a <_vfiprintf_r+0x1e6>
 80048a0:	08004fd0 	.word	0x08004fd0
 80048a4:	08004fda 	.word	0x08004fda
 80048a8:	00000000 	.word	0x00000000
 80048ac:	0800465f 	.word	0x0800465f
 80048b0:	08004fd6 	.word	0x08004fd6

080048b4 <_printf_common>:
 80048b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b8:	4616      	mov	r6, r2
 80048ba:	4698      	mov	r8, r3
 80048bc:	688a      	ldr	r2, [r1, #8]
 80048be:	690b      	ldr	r3, [r1, #16]
 80048c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	bfb8      	it	lt
 80048c8:	4613      	movlt	r3, r2
 80048ca:	6033      	str	r3, [r6, #0]
 80048cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80048d0:	4607      	mov	r7, r0
 80048d2:	460c      	mov	r4, r1
 80048d4:	b10a      	cbz	r2, 80048da <_printf_common+0x26>
 80048d6:	3301      	adds	r3, #1
 80048d8:	6033      	str	r3, [r6, #0]
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	0699      	lsls	r1, r3, #26
 80048de:	bf42      	ittt	mi
 80048e0:	6833      	ldrmi	r3, [r6, #0]
 80048e2:	3302      	addmi	r3, #2
 80048e4:	6033      	strmi	r3, [r6, #0]
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	f015 0506 	ands.w	r5, r5, #6
 80048ec:	d106      	bne.n	80048fc <_printf_common+0x48>
 80048ee:	f104 0a19 	add.w	sl, r4, #25
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	6832      	ldr	r2, [r6, #0]
 80048f6:	1a9b      	subs	r3, r3, r2
 80048f8:	42ab      	cmp	r3, r5
 80048fa:	dc26      	bgt.n	800494a <_printf_common+0x96>
 80048fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004900:	6822      	ldr	r2, [r4, #0]
 8004902:	3b00      	subs	r3, #0
 8004904:	bf18      	it	ne
 8004906:	2301      	movne	r3, #1
 8004908:	0692      	lsls	r2, r2, #26
 800490a:	d42b      	bmi.n	8004964 <_printf_common+0xb0>
 800490c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004910:	4641      	mov	r1, r8
 8004912:	4638      	mov	r0, r7
 8004914:	47c8      	blx	r9
 8004916:	3001      	adds	r0, #1
 8004918:	d01e      	beq.n	8004958 <_printf_common+0xa4>
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	6922      	ldr	r2, [r4, #16]
 800491e:	f003 0306 	and.w	r3, r3, #6
 8004922:	2b04      	cmp	r3, #4
 8004924:	bf02      	ittt	eq
 8004926:	68e5      	ldreq	r5, [r4, #12]
 8004928:	6833      	ldreq	r3, [r6, #0]
 800492a:	1aed      	subeq	r5, r5, r3
 800492c:	68a3      	ldr	r3, [r4, #8]
 800492e:	bf0c      	ite	eq
 8004930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004934:	2500      	movne	r5, #0
 8004936:	4293      	cmp	r3, r2
 8004938:	bfc4      	itt	gt
 800493a:	1a9b      	subgt	r3, r3, r2
 800493c:	18ed      	addgt	r5, r5, r3
 800493e:	2600      	movs	r6, #0
 8004940:	341a      	adds	r4, #26
 8004942:	42b5      	cmp	r5, r6
 8004944:	d11a      	bne.n	800497c <_printf_common+0xc8>
 8004946:	2000      	movs	r0, #0
 8004948:	e008      	b.n	800495c <_printf_common+0xa8>
 800494a:	2301      	movs	r3, #1
 800494c:	4652      	mov	r2, sl
 800494e:	4641      	mov	r1, r8
 8004950:	4638      	mov	r0, r7
 8004952:	47c8      	blx	r9
 8004954:	3001      	adds	r0, #1
 8004956:	d103      	bne.n	8004960 <_printf_common+0xac>
 8004958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800495c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004960:	3501      	adds	r5, #1
 8004962:	e7c6      	b.n	80048f2 <_printf_common+0x3e>
 8004964:	18e1      	adds	r1, r4, r3
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	2030      	movs	r0, #48	@ 0x30
 800496a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800496e:	4422      	add	r2, r4
 8004970:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004974:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004978:	3302      	adds	r3, #2
 800497a:	e7c7      	b.n	800490c <_printf_common+0x58>
 800497c:	2301      	movs	r3, #1
 800497e:	4622      	mov	r2, r4
 8004980:	4641      	mov	r1, r8
 8004982:	4638      	mov	r0, r7
 8004984:	47c8      	blx	r9
 8004986:	3001      	adds	r0, #1
 8004988:	d0e6      	beq.n	8004958 <_printf_common+0xa4>
 800498a:	3601      	adds	r6, #1
 800498c:	e7d9      	b.n	8004942 <_printf_common+0x8e>
	...

08004990 <_printf_i>:
 8004990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004994:	7e0f      	ldrb	r7, [r1, #24]
 8004996:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004998:	2f78      	cmp	r7, #120	@ 0x78
 800499a:	4691      	mov	r9, r2
 800499c:	4680      	mov	r8, r0
 800499e:	460c      	mov	r4, r1
 80049a0:	469a      	mov	sl, r3
 80049a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049a6:	d807      	bhi.n	80049b8 <_printf_i+0x28>
 80049a8:	2f62      	cmp	r7, #98	@ 0x62
 80049aa:	d80a      	bhi.n	80049c2 <_printf_i+0x32>
 80049ac:	2f00      	cmp	r7, #0
 80049ae:	f000 80d1 	beq.w	8004b54 <_printf_i+0x1c4>
 80049b2:	2f58      	cmp	r7, #88	@ 0x58
 80049b4:	f000 80b8 	beq.w	8004b28 <_printf_i+0x198>
 80049b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80049c0:	e03a      	b.n	8004a38 <_printf_i+0xa8>
 80049c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80049c6:	2b15      	cmp	r3, #21
 80049c8:	d8f6      	bhi.n	80049b8 <_printf_i+0x28>
 80049ca:	a101      	add	r1, pc, #4	@ (adr r1, 80049d0 <_printf_i+0x40>)
 80049cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049d0:	08004a29 	.word	0x08004a29
 80049d4:	08004a3d 	.word	0x08004a3d
 80049d8:	080049b9 	.word	0x080049b9
 80049dc:	080049b9 	.word	0x080049b9
 80049e0:	080049b9 	.word	0x080049b9
 80049e4:	080049b9 	.word	0x080049b9
 80049e8:	08004a3d 	.word	0x08004a3d
 80049ec:	080049b9 	.word	0x080049b9
 80049f0:	080049b9 	.word	0x080049b9
 80049f4:	080049b9 	.word	0x080049b9
 80049f8:	080049b9 	.word	0x080049b9
 80049fc:	08004b3b 	.word	0x08004b3b
 8004a00:	08004a67 	.word	0x08004a67
 8004a04:	08004af5 	.word	0x08004af5
 8004a08:	080049b9 	.word	0x080049b9
 8004a0c:	080049b9 	.word	0x080049b9
 8004a10:	08004b5d 	.word	0x08004b5d
 8004a14:	080049b9 	.word	0x080049b9
 8004a18:	08004a67 	.word	0x08004a67
 8004a1c:	080049b9 	.word	0x080049b9
 8004a20:	080049b9 	.word	0x080049b9
 8004a24:	08004afd 	.word	0x08004afd
 8004a28:	6833      	ldr	r3, [r6, #0]
 8004a2a:	1d1a      	adds	r2, r3, #4
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6032      	str	r2, [r6, #0]
 8004a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e09c      	b.n	8004b76 <_printf_i+0x1e6>
 8004a3c:	6833      	ldr	r3, [r6, #0]
 8004a3e:	6820      	ldr	r0, [r4, #0]
 8004a40:	1d19      	adds	r1, r3, #4
 8004a42:	6031      	str	r1, [r6, #0]
 8004a44:	0606      	lsls	r6, r0, #24
 8004a46:	d501      	bpl.n	8004a4c <_printf_i+0xbc>
 8004a48:	681d      	ldr	r5, [r3, #0]
 8004a4a:	e003      	b.n	8004a54 <_printf_i+0xc4>
 8004a4c:	0645      	lsls	r5, r0, #25
 8004a4e:	d5fb      	bpl.n	8004a48 <_printf_i+0xb8>
 8004a50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a54:	2d00      	cmp	r5, #0
 8004a56:	da03      	bge.n	8004a60 <_printf_i+0xd0>
 8004a58:	232d      	movs	r3, #45	@ 0x2d
 8004a5a:	426d      	negs	r5, r5
 8004a5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a60:	4858      	ldr	r0, [pc, #352]	@ (8004bc4 <_printf_i+0x234>)
 8004a62:	230a      	movs	r3, #10
 8004a64:	e011      	b.n	8004a8a <_printf_i+0xfa>
 8004a66:	6821      	ldr	r1, [r4, #0]
 8004a68:	6833      	ldr	r3, [r6, #0]
 8004a6a:	0608      	lsls	r0, r1, #24
 8004a6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a70:	d402      	bmi.n	8004a78 <_printf_i+0xe8>
 8004a72:	0649      	lsls	r1, r1, #25
 8004a74:	bf48      	it	mi
 8004a76:	b2ad      	uxthmi	r5, r5
 8004a78:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a7a:	4852      	ldr	r0, [pc, #328]	@ (8004bc4 <_printf_i+0x234>)
 8004a7c:	6033      	str	r3, [r6, #0]
 8004a7e:	bf14      	ite	ne
 8004a80:	230a      	movne	r3, #10
 8004a82:	2308      	moveq	r3, #8
 8004a84:	2100      	movs	r1, #0
 8004a86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a8a:	6866      	ldr	r6, [r4, #4]
 8004a8c:	60a6      	str	r6, [r4, #8]
 8004a8e:	2e00      	cmp	r6, #0
 8004a90:	db05      	blt.n	8004a9e <_printf_i+0x10e>
 8004a92:	6821      	ldr	r1, [r4, #0]
 8004a94:	432e      	orrs	r6, r5
 8004a96:	f021 0104 	bic.w	r1, r1, #4
 8004a9a:	6021      	str	r1, [r4, #0]
 8004a9c:	d04b      	beq.n	8004b36 <_printf_i+0x1a6>
 8004a9e:	4616      	mov	r6, r2
 8004aa0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004aa4:	fb03 5711 	mls	r7, r3, r1, r5
 8004aa8:	5dc7      	ldrb	r7, [r0, r7]
 8004aaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004aae:	462f      	mov	r7, r5
 8004ab0:	42bb      	cmp	r3, r7
 8004ab2:	460d      	mov	r5, r1
 8004ab4:	d9f4      	bls.n	8004aa0 <_printf_i+0x110>
 8004ab6:	2b08      	cmp	r3, #8
 8004ab8:	d10b      	bne.n	8004ad2 <_printf_i+0x142>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	07df      	lsls	r7, r3, #31
 8004abe:	d508      	bpl.n	8004ad2 <_printf_i+0x142>
 8004ac0:	6923      	ldr	r3, [r4, #16]
 8004ac2:	6861      	ldr	r1, [r4, #4]
 8004ac4:	4299      	cmp	r1, r3
 8004ac6:	bfde      	ittt	le
 8004ac8:	2330      	movle	r3, #48	@ 0x30
 8004aca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ace:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004ad2:	1b92      	subs	r2, r2, r6
 8004ad4:	6122      	str	r2, [r4, #16]
 8004ad6:	f8cd a000 	str.w	sl, [sp]
 8004ada:	464b      	mov	r3, r9
 8004adc:	aa03      	add	r2, sp, #12
 8004ade:	4621      	mov	r1, r4
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	f7ff fee7 	bl	80048b4 <_printf_common>
 8004ae6:	3001      	adds	r0, #1
 8004ae8:	d14a      	bne.n	8004b80 <_printf_i+0x1f0>
 8004aea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004aee:	b004      	add	sp, #16
 8004af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af4:	6823      	ldr	r3, [r4, #0]
 8004af6:	f043 0320 	orr.w	r3, r3, #32
 8004afa:	6023      	str	r3, [r4, #0]
 8004afc:	4832      	ldr	r0, [pc, #200]	@ (8004bc8 <_printf_i+0x238>)
 8004afe:	2778      	movs	r7, #120	@ 0x78
 8004b00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	6831      	ldr	r1, [r6, #0]
 8004b08:	061f      	lsls	r7, r3, #24
 8004b0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b0e:	d402      	bmi.n	8004b16 <_printf_i+0x186>
 8004b10:	065f      	lsls	r7, r3, #25
 8004b12:	bf48      	it	mi
 8004b14:	b2ad      	uxthmi	r5, r5
 8004b16:	6031      	str	r1, [r6, #0]
 8004b18:	07d9      	lsls	r1, r3, #31
 8004b1a:	bf44      	itt	mi
 8004b1c:	f043 0320 	orrmi.w	r3, r3, #32
 8004b20:	6023      	strmi	r3, [r4, #0]
 8004b22:	b11d      	cbz	r5, 8004b2c <_printf_i+0x19c>
 8004b24:	2310      	movs	r3, #16
 8004b26:	e7ad      	b.n	8004a84 <_printf_i+0xf4>
 8004b28:	4826      	ldr	r0, [pc, #152]	@ (8004bc4 <_printf_i+0x234>)
 8004b2a:	e7e9      	b.n	8004b00 <_printf_i+0x170>
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	f023 0320 	bic.w	r3, r3, #32
 8004b32:	6023      	str	r3, [r4, #0]
 8004b34:	e7f6      	b.n	8004b24 <_printf_i+0x194>
 8004b36:	4616      	mov	r6, r2
 8004b38:	e7bd      	b.n	8004ab6 <_printf_i+0x126>
 8004b3a:	6833      	ldr	r3, [r6, #0]
 8004b3c:	6825      	ldr	r5, [r4, #0]
 8004b3e:	6961      	ldr	r1, [r4, #20]
 8004b40:	1d18      	adds	r0, r3, #4
 8004b42:	6030      	str	r0, [r6, #0]
 8004b44:	062e      	lsls	r6, r5, #24
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	d501      	bpl.n	8004b4e <_printf_i+0x1be>
 8004b4a:	6019      	str	r1, [r3, #0]
 8004b4c:	e002      	b.n	8004b54 <_printf_i+0x1c4>
 8004b4e:	0668      	lsls	r0, r5, #25
 8004b50:	d5fb      	bpl.n	8004b4a <_printf_i+0x1ba>
 8004b52:	8019      	strh	r1, [r3, #0]
 8004b54:	2300      	movs	r3, #0
 8004b56:	6123      	str	r3, [r4, #16]
 8004b58:	4616      	mov	r6, r2
 8004b5a:	e7bc      	b.n	8004ad6 <_printf_i+0x146>
 8004b5c:	6833      	ldr	r3, [r6, #0]
 8004b5e:	1d1a      	adds	r2, r3, #4
 8004b60:	6032      	str	r2, [r6, #0]
 8004b62:	681e      	ldr	r6, [r3, #0]
 8004b64:	6862      	ldr	r2, [r4, #4]
 8004b66:	2100      	movs	r1, #0
 8004b68:	4630      	mov	r0, r6
 8004b6a:	f7fb fb51 	bl	8000210 <memchr>
 8004b6e:	b108      	cbz	r0, 8004b74 <_printf_i+0x1e4>
 8004b70:	1b80      	subs	r0, r0, r6
 8004b72:	6060      	str	r0, [r4, #4]
 8004b74:	6863      	ldr	r3, [r4, #4]
 8004b76:	6123      	str	r3, [r4, #16]
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b7e:	e7aa      	b.n	8004ad6 <_printf_i+0x146>
 8004b80:	6923      	ldr	r3, [r4, #16]
 8004b82:	4632      	mov	r2, r6
 8004b84:	4649      	mov	r1, r9
 8004b86:	4640      	mov	r0, r8
 8004b88:	47d0      	blx	sl
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	d0ad      	beq.n	8004aea <_printf_i+0x15a>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	079b      	lsls	r3, r3, #30
 8004b92:	d413      	bmi.n	8004bbc <_printf_i+0x22c>
 8004b94:	68e0      	ldr	r0, [r4, #12]
 8004b96:	9b03      	ldr	r3, [sp, #12]
 8004b98:	4298      	cmp	r0, r3
 8004b9a:	bfb8      	it	lt
 8004b9c:	4618      	movlt	r0, r3
 8004b9e:	e7a6      	b.n	8004aee <_printf_i+0x15e>
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	4632      	mov	r2, r6
 8004ba4:	4649      	mov	r1, r9
 8004ba6:	4640      	mov	r0, r8
 8004ba8:	47d0      	blx	sl
 8004baa:	3001      	adds	r0, #1
 8004bac:	d09d      	beq.n	8004aea <_printf_i+0x15a>
 8004bae:	3501      	adds	r5, #1
 8004bb0:	68e3      	ldr	r3, [r4, #12]
 8004bb2:	9903      	ldr	r1, [sp, #12]
 8004bb4:	1a5b      	subs	r3, r3, r1
 8004bb6:	42ab      	cmp	r3, r5
 8004bb8:	dcf2      	bgt.n	8004ba0 <_printf_i+0x210>
 8004bba:	e7eb      	b.n	8004b94 <_printf_i+0x204>
 8004bbc:	2500      	movs	r5, #0
 8004bbe:	f104 0619 	add.w	r6, r4, #25
 8004bc2:	e7f5      	b.n	8004bb0 <_printf_i+0x220>
 8004bc4:	08004fe1 	.word	0x08004fe1
 8004bc8:	08004ff2 	.word	0x08004ff2

08004bcc <__sflush_r>:
 8004bcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd4:	0716      	lsls	r6, r2, #28
 8004bd6:	4605      	mov	r5, r0
 8004bd8:	460c      	mov	r4, r1
 8004bda:	d454      	bmi.n	8004c86 <__sflush_r+0xba>
 8004bdc:	684b      	ldr	r3, [r1, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	dc02      	bgt.n	8004be8 <__sflush_r+0x1c>
 8004be2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	dd48      	ble.n	8004c7a <__sflush_r+0xae>
 8004be8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004bea:	2e00      	cmp	r6, #0
 8004bec:	d045      	beq.n	8004c7a <__sflush_r+0xae>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004bf4:	682f      	ldr	r7, [r5, #0]
 8004bf6:	6a21      	ldr	r1, [r4, #32]
 8004bf8:	602b      	str	r3, [r5, #0]
 8004bfa:	d030      	beq.n	8004c5e <__sflush_r+0x92>
 8004bfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004bfe:	89a3      	ldrh	r3, [r4, #12]
 8004c00:	0759      	lsls	r1, r3, #29
 8004c02:	d505      	bpl.n	8004c10 <__sflush_r+0x44>
 8004c04:	6863      	ldr	r3, [r4, #4]
 8004c06:	1ad2      	subs	r2, r2, r3
 8004c08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004c0a:	b10b      	cbz	r3, 8004c10 <__sflush_r+0x44>
 8004c0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004c0e:	1ad2      	subs	r2, r2, r3
 8004c10:	2300      	movs	r3, #0
 8004c12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004c14:	6a21      	ldr	r1, [r4, #32]
 8004c16:	4628      	mov	r0, r5
 8004c18:	47b0      	blx	r6
 8004c1a:	1c43      	adds	r3, r0, #1
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	d106      	bne.n	8004c2e <__sflush_r+0x62>
 8004c20:	6829      	ldr	r1, [r5, #0]
 8004c22:	291d      	cmp	r1, #29
 8004c24:	d82b      	bhi.n	8004c7e <__sflush_r+0xb2>
 8004c26:	4a2a      	ldr	r2, [pc, #168]	@ (8004cd0 <__sflush_r+0x104>)
 8004c28:	40ca      	lsrs	r2, r1
 8004c2a:	07d6      	lsls	r6, r2, #31
 8004c2c:	d527      	bpl.n	8004c7e <__sflush_r+0xb2>
 8004c2e:	2200      	movs	r2, #0
 8004c30:	6062      	str	r2, [r4, #4]
 8004c32:	04d9      	lsls	r1, r3, #19
 8004c34:	6922      	ldr	r2, [r4, #16]
 8004c36:	6022      	str	r2, [r4, #0]
 8004c38:	d504      	bpl.n	8004c44 <__sflush_r+0x78>
 8004c3a:	1c42      	adds	r2, r0, #1
 8004c3c:	d101      	bne.n	8004c42 <__sflush_r+0x76>
 8004c3e:	682b      	ldr	r3, [r5, #0]
 8004c40:	b903      	cbnz	r3, 8004c44 <__sflush_r+0x78>
 8004c42:	6560      	str	r0, [r4, #84]	@ 0x54
 8004c44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c46:	602f      	str	r7, [r5, #0]
 8004c48:	b1b9      	cbz	r1, 8004c7a <__sflush_r+0xae>
 8004c4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c4e:	4299      	cmp	r1, r3
 8004c50:	d002      	beq.n	8004c58 <__sflush_r+0x8c>
 8004c52:	4628      	mov	r0, r5
 8004c54:	f7ff fbf4 	bl	8004440 <_free_r>
 8004c58:	2300      	movs	r3, #0
 8004c5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c5c:	e00d      	b.n	8004c7a <__sflush_r+0xae>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	4628      	mov	r0, r5
 8004c62:	47b0      	blx	r6
 8004c64:	4602      	mov	r2, r0
 8004c66:	1c50      	adds	r0, r2, #1
 8004c68:	d1c9      	bne.n	8004bfe <__sflush_r+0x32>
 8004c6a:	682b      	ldr	r3, [r5, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d0c6      	beq.n	8004bfe <__sflush_r+0x32>
 8004c70:	2b1d      	cmp	r3, #29
 8004c72:	d001      	beq.n	8004c78 <__sflush_r+0xac>
 8004c74:	2b16      	cmp	r3, #22
 8004c76:	d11e      	bne.n	8004cb6 <__sflush_r+0xea>
 8004c78:	602f      	str	r7, [r5, #0]
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	e022      	b.n	8004cc4 <__sflush_r+0xf8>
 8004c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c82:	b21b      	sxth	r3, r3
 8004c84:	e01b      	b.n	8004cbe <__sflush_r+0xf2>
 8004c86:	690f      	ldr	r7, [r1, #16]
 8004c88:	2f00      	cmp	r7, #0
 8004c8a:	d0f6      	beq.n	8004c7a <__sflush_r+0xae>
 8004c8c:	0793      	lsls	r3, r2, #30
 8004c8e:	680e      	ldr	r6, [r1, #0]
 8004c90:	bf08      	it	eq
 8004c92:	694b      	ldreq	r3, [r1, #20]
 8004c94:	600f      	str	r7, [r1, #0]
 8004c96:	bf18      	it	ne
 8004c98:	2300      	movne	r3, #0
 8004c9a:	eba6 0807 	sub.w	r8, r6, r7
 8004c9e:	608b      	str	r3, [r1, #8]
 8004ca0:	f1b8 0f00 	cmp.w	r8, #0
 8004ca4:	dde9      	ble.n	8004c7a <__sflush_r+0xae>
 8004ca6:	6a21      	ldr	r1, [r4, #32]
 8004ca8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004caa:	4643      	mov	r3, r8
 8004cac:	463a      	mov	r2, r7
 8004cae:	4628      	mov	r0, r5
 8004cb0:	47b0      	blx	r6
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	dc08      	bgt.n	8004cc8 <__sflush_r+0xfc>
 8004cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cbe:	81a3      	strh	r3, [r4, #12]
 8004cc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cc8:	4407      	add	r7, r0
 8004cca:	eba8 0800 	sub.w	r8, r8, r0
 8004cce:	e7e7      	b.n	8004ca0 <__sflush_r+0xd4>
 8004cd0:	20400001 	.word	0x20400001

08004cd4 <_fflush_r>:
 8004cd4:	b538      	push	{r3, r4, r5, lr}
 8004cd6:	690b      	ldr	r3, [r1, #16]
 8004cd8:	4605      	mov	r5, r0
 8004cda:	460c      	mov	r4, r1
 8004cdc:	b913      	cbnz	r3, 8004ce4 <_fflush_r+0x10>
 8004cde:	2500      	movs	r5, #0
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	bd38      	pop	{r3, r4, r5, pc}
 8004ce4:	b118      	cbz	r0, 8004cee <_fflush_r+0x1a>
 8004ce6:	6a03      	ldr	r3, [r0, #32]
 8004ce8:	b90b      	cbnz	r3, 8004cee <_fflush_r+0x1a>
 8004cea:	f7ff faa1 	bl	8004230 <__sinit>
 8004cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d0f3      	beq.n	8004cde <_fflush_r+0xa>
 8004cf6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004cf8:	07d0      	lsls	r0, r2, #31
 8004cfa:	d404      	bmi.n	8004d06 <_fflush_r+0x32>
 8004cfc:	0599      	lsls	r1, r3, #22
 8004cfe:	d402      	bmi.n	8004d06 <_fflush_r+0x32>
 8004d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d02:	f7ff fb9a 	bl	800443a <__retarget_lock_acquire_recursive>
 8004d06:	4628      	mov	r0, r5
 8004d08:	4621      	mov	r1, r4
 8004d0a:	f7ff ff5f 	bl	8004bcc <__sflush_r>
 8004d0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d10:	07da      	lsls	r2, r3, #31
 8004d12:	4605      	mov	r5, r0
 8004d14:	d4e4      	bmi.n	8004ce0 <_fflush_r+0xc>
 8004d16:	89a3      	ldrh	r3, [r4, #12]
 8004d18:	059b      	lsls	r3, r3, #22
 8004d1a:	d4e1      	bmi.n	8004ce0 <_fflush_r+0xc>
 8004d1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d1e:	f7ff fb8d 	bl	800443c <__retarget_lock_release_recursive>
 8004d22:	e7dd      	b.n	8004ce0 <_fflush_r+0xc>

08004d24 <__swbuf_r>:
 8004d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d26:	460e      	mov	r6, r1
 8004d28:	4614      	mov	r4, r2
 8004d2a:	4605      	mov	r5, r0
 8004d2c:	b118      	cbz	r0, 8004d36 <__swbuf_r+0x12>
 8004d2e:	6a03      	ldr	r3, [r0, #32]
 8004d30:	b90b      	cbnz	r3, 8004d36 <__swbuf_r+0x12>
 8004d32:	f7ff fa7d 	bl	8004230 <__sinit>
 8004d36:	69a3      	ldr	r3, [r4, #24]
 8004d38:	60a3      	str	r3, [r4, #8]
 8004d3a:	89a3      	ldrh	r3, [r4, #12]
 8004d3c:	071a      	lsls	r2, r3, #28
 8004d3e:	d501      	bpl.n	8004d44 <__swbuf_r+0x20>
 8004d40:	6923      	ldr	r3, [r4, #16]
 8004d42:	b943      	cbnz	r3, 8004d56 <__swbuf_r+0x32>
 8004d44:	4621      	mov	r1, r4
 8004d46:	4628      	mov	r0, r5
 8004d48:	f000 f82a 	bl	8004da0 <__swsetup_r>
 8004d4c:	b118      	cbz	r0, 8004d56 <__swbuf_r+0x32>
 8004d4e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004d52:	4638      	mov	r0, r7
 8004d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	6922      	ldr	r2, [r4, #16]
 8004d5a:	1a98      	subs	r0, r3, r2
 8004d5c:	6963      	ldr	r3, [r4, #20]
 8004d5e:	b2f6      	uxtb	r6, r6
 8004d60:	4283      	cmp	r3, r0
 8004d62:	4637      	mov	r7, r6
 8004d64:	dc05      	bgt.n	8004d72 <__swbuf_r+0x4e>
 8004d66:	4621      	mov	r1, r4
 8004d68:	4628      	mov	r0, r5
 8004d6a:	f7ff ffb3 	bl	8004cd4 <_fflush_r>
 8004d6e:	2800      	cmp	r0, #0
 8004d70:	d1ed      	bne.n	8004d4e <__swbuf_r+0x2a>
 8004d72:	68a3      	ldr	r3, [r4, #8]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	60a3      	str	r3, [r4, #8]
 8004d78:	6823      	ldr	r3, [r4, #0]
 8004d7a:	1c5a      	adds	r2, r3, #1
 8004d7c:	6022      	str	r2, [r4, #0]
 8004d7e:	701e      	strb	r6, [r3, #0]
 8004d80:	6962      	ldr	r2, [r4, #20]
 8004d82:	1c43      	adds	r3, r0, #1
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d004      	beq.n	8004d92 <__swbuf_r+0x6e>
 8004d88:	89a3      	ldrh	r3, [r4, #12]
 8004d8a:	07db      	lsls	r3, r3, #31
 8004d8c:	d5e1      	bpl.n	8004d52 <__swbuf_r+0x2e>
 8004d8e:	2e0a      	cmp	r6, #10
 8004d90:	d1df      	bne.n	8004d52 <__swbuf_r+0x2e>
 8004d92:	4621      	mov	r1, r4
 8004d94:	4628      	mov	r0, r5
 8004d96:	f7ff ff9d 	bl	8004cd4 <_fflush_r>
 8004d9a:	2800      	cmp	r0, #0
 8004d9c:	d0d9      	beq.n	8004d52 <__swbuf_r+0x2e>
 8004d9e:	e7d6      	b.n	8004d4e <__swbuf_r+0x2a>

08004da0 <__swsetup_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	4b29      	ldr	r3, [pc, #164]	@ (8004e48 <__swsetup_r+0xa8>)
 8004da4:	4605      	mov	r5, r0
 8004da6:	6818      	ldr	r0, [r3, #0]
 8004da8:	460c      	mov	r4, r1
 8004daa:	b118      	cbz	r0, 8004db4 <__swsetup_r+0x14>
 8004dac:	6a03      	ldr	r3, [r0, #32]
 8004dae:	b90b      	cbnz	r3, 8004db4 <__swsetup_r+0x14>
 8004db0:	f7ff fa3e 	bl	8004230 <__sinit>
 8004db4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004db8:	0719      	lsls	r1, r3, #28
 8004dba:	d422      	bmi.n	8004e02 <__swsetup_r+0x62>
 8004dbc:	06da      	lsls	r2, r3, #27
 8004dbe:	d407      	bmi.n	8004dd0 <__swsetup_r+0x30>
 8004dc0:	2209      	movs	r2, #9
 8004dc2:	602a      	str	r2, [r5, #0]
 8004dc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dc8:	81a3      	strh	r3, [r4, #12]
 8004dca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004dce:	e033      	b.n	8004e38 <__swsetup_r+0x98>
 8004dd0:	0758      	lsls	r0, r3, #29
 8004dd2:	d512      	bpl.n	8004dfa <__swsetup_r+0x5a>
 8004dd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004dd6:	b141      	cbz	r1, 8004dea <__swsetup_r+0x4a>
 8004dd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ddc:	4299      	cmp	r1, r3
 8004dde:	d002      	beq.n	8004de6 <__swsetup_r+0x46>
 8004de0:	4628      	mov	r0, r5
 8004de2:	f7ff fb2d 	bl	8004440 <_free_r>
 8004de6:	2300      	movs	r3, #0
 8004de8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004dea:	89a3      	ldrh	r3, [r4, #12]
 8004dec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004df0:	81a3      	strh	r3, [r4, #12]
 8004df2:	2300      	movs	r3, #0
 8004df4:	6063      	str	r3, [r4, #4]
 8004df6:	6923      	ldr	r3, [r4, #16]
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	89a3      	ldrh	r3, [r4, #12]
 8004dfc:	f043 0308 	orr.w	r3, r3, #8
 8004e00:	81a3      	strh	r3, [r4, #12]
 8004e02:	6923      	ldr	r3, [r4, #16]
 8004e04:	b94b      	cbnz	r3, 8004e1a <__swsetup_r+0x7a>
 8004e06:	89a3      	ldrh	r3, [r4, #12]
 8004e08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e10:	d003      	beq.n	8004e1a <__swsetup_r+0x7a>
 8004e12:	4621      	mov	r1, r4
 8004e14:	4628      	mov	r0, r5
 8004e16:	f000 f84f 	bl	8004eb8 <__smakebuf_r>
 8004e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e1e:	f013 0201 	ands.w	r2, r3, #1
 8004e22:	d00a      	beq.n	8004e3a <__swsetup_r+0x9a>
 8004e24:	2200      	movs	r2, #0
 8004e26:	60a2      	str	r2, [r4, #8]
 8004e28:	6962      	ldr	r2, [r4, #20]
 8004e2a:	4252      	negs	r2, r2
 8004e2c:	61a2      	str	r2, [r4, #24]
 8004e2e:	6922      	ldr	r2, [r4, #16]
 8004e30:	b942      	cbnz	r2, 8004e44 <__swsetup_r+0xa4>
 8004e32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004e36:	d1c5      	bne.n	8004dc4 <__swsetup_r+0x24>
 8004e38:	bd38      	pop	{r3, r4, r5, pc}
 8004e3a:	0799      	lsls	r1, r3, #30
 8004e3c:	bf58      	it	pl
 8004e3e:	6962      	ldrpl	r2, [r4, #20]
 8004e40:	60a2      	str	r2, [r4, #8]
 8004e42:	e7f4      	b.n	8004e2e <__swsetup_r+0x8e>
 8004e44:	2000      	movs	r0, #0
 8004e46:	e7f7      	b.n	8004e38 <__swsetup_r+0x98>
 8004e48:	2000003c 	.word	0x2000003c

08004e4c <_sbrk_r>:
 8004e4c:	b538      	push	{r3, r4, r5, lr}
 8004e4e:	4d06      	ldr	r5, [pc, #24]	@ (8004e68 <_sbrk_r+0x1c>)
 8004e50:	2300      	movs	r3, #0
 8004e52:	4604      	mov	r4, r0
 8004e54:	4608      	mov	r0, r1
 8004e56:	602b      	str	r3, [r5, #0]
 8004e58:	f7fc f9ce 	bl	80011f8 <_sbrk>
 8004e5c:	1c43      	adds	r3, r0, #1
 8004e5e:	d102      	bne.n	8004e66 <_sbrk_r+0x1a>
 8004e60:	682b      	ldr	r3, [r5, #0]
 8004e62:	b103      	cbz	r3, 8004e66 <_sbrk_r+0x1a>
 8004e64:	6023      	str	r3, [r4, #0]
 8004e66:	bd38      	pop	{r3, r4, r5, pc}
 8004e68:	2000032c 	.word	0x2000032c

08004e6c <__swhatbuf_r>:
 8004e6c:	b570      	push	{r4, r5, r6, lr}
 8004e6e:	460c      	mov	r4, r1
 8004e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e74:	2900      	cmp	r1, #0
 8004e76:	b096      	sub	sp, #88	@ 0x58
 8004e78:	4615      	mov	r5, r2
 8004e7a:	461e      	mov	r6, r3
 8004e7c:	da0d      	bge.n	8004e9a <__swhatbuf_r+0x2e>
 8004e7e:	89a3      	ldrh	r3, [r4, #12]
 8004e80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e84:	f04f 0100 	mov.w	r1, #0
 8004e88:	bf14      	ite	ne
 8004e8a:	2340      	movne	r3, #64	@ 0x40
 8004e8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e90:	2000      	movs	r0, #0
 8004e92:	6031      	str	r1, [r6, #0]
 8004e94:	602b      	str	r3, [r5, #0]
 8004e96:	b016      	add	sp, #88	@ 0x58
 8004e98:	bd70      	pop	{r4, r5, r6, pc}
 8004e9a:	466a      	mov	r2, sp
 8004e9c:	f000 f848 	bl	8004f30 <_fstat_r>
 8004ea0:	2800      	cmp	r0, #0
 8004ea2:	dbec      	blt.n	8004e7e <__swhatbuf_r+0x12>
 8004ea4:	9901      	ldr	r1, [sp, #4]
 8004ea6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004eaa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004eae:	4259      	negs	r1, r3
 8004eb0:	4159      	adcs	r1, r3
 8004eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004eb6:	e7eb      	b.n	8004e90 <__swhatbuf_r+0x24>

08004eb8 <__smakebuf_r>:
 8004eb8:	898b      	ldrh	r3, [r1, #12]
 8004eba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ebc:	079d      	lsls	r5, r3, #30
 8004ebe:	4606      	mov	r6, r0
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	d507      	bpl.n	8004ed4 <__smakebuf_r+0x1c>
 8004ec4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004ec8:	6023      	str	r3, [r4, #0]
 8004eca:	6123      	str	r3, [r4, #16]
 8004ecc:	2301      	movs	r3, #1
 8004ece:	6163      	str	r3, [r4, #20]
 8004ed0:	b003      	add	sp, #12
 8004ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ed4:	ab01      	add	r3, sp, #4
 8004ed6:	466a      	mov	r2, sp
 8004ed8:	f7ff ffc8 	bl	8004e6c <__swhatbuf_r>
 8004edc:	9f00      	ldr	r7, [sp, #0]
 8004ede:	4605      	mov	r5, r0
 8004ee0:	4639      	mov	r1, r7
 8004ee2:	4630      	mov	r0, r6
 8004ee4:	f7ff fb18 	bl	8004518 <_malloc_r>
 8004ee8:	b948      	cbnz	r0, 8004efe <__smakebuf_r+0x46>
 8004eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eee:	059a      	lsls	r2, r3, #22
 8004ef0:	d4ee      	bmi.n	8004ed0 <__smakebuf_r+0x18>
 8004ef2:	f023 0303 	bic.w	r3, r3, #3
 8004ef6:	f043 0302 	orr.w	r3, r3, #2
 8004efa:	81a3      	strh	r3, [r4, #12]
 8004efc:	e7e2      	b.n	8004ec4 <__smakebuf_r+0xc>
 8004efe:	89a3      	ldrh	r3, [r4, #12]
 8004f00:	6020      	str	r0, [r4, #0]
 8004f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f06:	81a3      	strh	r3, [r4, #12]
 8004f08:	9b01      	ldr	r3, [sp, #4]
 8004f0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f0e:	b15b      	cbz	r3, 8004f28 <__smakebuf_r+0x70>
 8004f10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f14:	4630      	mov	r0, r6
 8004f16:	f000 f81d 	bl	8004f54 <_isatty_r>
 8004f1a:	b128      	cbz	r0, 8004f28 <__smakebuf_r+0x70>
 8004f1c:	89a3      	ldrh	r3, [r4, #12]
 8004f1e:	f023 0303 	bic.w	r3, r3, #3
 8004f22:	f043 0301 	orr.w	r3, r3, #1
 8004f26:	81a3      	strh	r3, [r4, #12]
 8004f28:	89a3      	ldrh	r3, [r4, #12]
 8004f2a:	431d      	orrs	r5, r3
 8004f2c:	81a5      	strh	r5, [r4, #12]
 8004f2e:	e7cf      	b.n	8004ed0 <__smakebuf_r+0x18>

08004f30 <_fstat_r>:
 8004f30:	b538      	push	{r3, r4, r5, lr}
 8004f32:	4d07      	ldr	r5, [pc, #28]	@ (8004f50 <_fstat_r+0x20>)
 8004f34:	2300      	movs	r3, #0
 8004f36:	4604      	mov	r4, r0
 8004f38:	4608      	mov	r0, r1
 8004f3a:	4611      	mov	r1, r2
 8004f3c:	602b      	str	r3, [r5, #0]
 8004f3e:	f7fc f932 	bl	80011a6 <_fstat>
 8004f42:	1c43      	adds	r3, r0, #1
 8004f44:	d102      	bne.n	8004f4c <_fstat_r+0x1c>
 8004f46:	682b      	ldr	r3, [r5, #0]
 8004f48:	b103      	cbz	r3, 8004f4c <_fstat_r+0x1c>
 8004f4a:	6023      	str	r3, [r4, #0]
 8004f4c:	bd38      	pop	{r3, r4, r5, pc}
 8004f4e:	bf00      	nop
 8004f50:	2000032c 	.word	0x2000032c

08004f54 <_isatty_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4d06      	ldr	r5, [pc, #24]	@ (8004f70 <_isatty_r+0x1c>)
 8004f58:	2300      	movs	r3, #0
 8004f5a:	4604      	mov	r4, r0
 8004f5c:	4608      	mov	r0, r1
 8004f5e:	602b      	str	r3, [r5, #0]
 8004f60:	f7fc f931 	bl	80011c6 <_isatty>
 8004f64:	1c43      	adds	r3, r0, #1
 8004f66:	d102      	bne.n	8004f6e <_isatty_r+0x1a>
 8004f68:	682b      	ldr	r3, [r5, #0]
 8004f6a:	b103      	cbz	r3, 8004f6e <_isatty_r+0x1a>
 8004f6c:	6023      	str	r3, [r4, #0]
 8004f6e:	bd38      	pop	{r3, r4, r5, pc}
 8004f70:	2000032c 	.word	0x2000032c

08004f74 <_init>:
 8004f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f76:	bf00      	nop
 8004f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f7a:	bc08      	pop	{r3}
 8004f7c:	469e      	mov	lr, r3
 8004f7e:	4770      	bx	lr

08004f80 <_fini>:
 8004f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f82:	bf00      	nop
 8004f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f86:	bc08      	pop	{r3}
 8004f88:	469e      	mov	lr, r3
 8004f8a:	4770      	bx	lr
