
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175348    0.294520 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294534 v fanout58/A (sg13g2_buf_8)
     4    0.027687    0.025904    0.081273    0.375807 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025904    0.000051    0.375858 v _210_/B (sg13g2_xnor2_1)
     1    0.005566    0.046712    0.063774    0.439632 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046712    0.000010    0.439641 v _211_/B (sg13g2_xnor2_1)
     1    0.002240    0.029593    0.056512    0.496153 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029593    0.000005    0.496159 v _299_/D (sg13g2_dfrbpq_1)
                                              0.496159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269172   clock uncertainty
                                  0.000000    0.269172   clock reconvergence pessimism
                                 -0.036950    0.232222   library hold time
                                              0.232222   data required time
---------------------------------------------------------------------------------------------
                                              0.232222   data required time
                                             -0.496159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263937   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035527    0.028707    0.087459    0.388675 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028708    0.000402    0.389077 v _213_/A (sg13g2_nand3_1)
     2    0.009996    0.053080    0.055283    0.444360 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.053080    0.000041    0.444401 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002911    0.033254    0.061663    0.506064 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033254    0.000012    0.506077 v _300_/D (sg13g2_dfrbpq_1)
                                              0.506077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269419   clock uncertainty
                                  0.000000    0.269419   clock reconvergence pessimism
                                 -0.038050    0.231370   library hold time
                                              0.231370   data required time
---------------------------------------------------------------------------------------------
                                              0.231370   data required time
                                             -0.506077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274707   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035527    0.028707    0.087459    0.388675 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028708    0.000406    0.389081 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004401    0.048227    0.094414    0.483495 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048227    0.000020    0.483515 ^ _219_/A (sg13g2_inv_1)
     1    0.001985    0.018535    0.030134    0.513649 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018535    0.000004    0.513653 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.033385    0.236047   library hold time
                                              0.236047   data required time
---------------------------------------------------------------------------------------------
                                              0.236047   data required time
                                             -0.513653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277606   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008677    0.036516    0.174991    0.294411 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036516    0.000012    0.294422 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086665    0.135677    0.430099 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086665    0.000165    0.430264 v sign (out)
                                              0.430264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.430264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280264   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032214    0.000066    0.382560 v _195_/A (sg13g2_xor2_1)
     2    0.008814    0.044447    0.082868    0.465428 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044447    0.000008    0.465436 v _196_/B (sg13g2_xor2_1)
     1    0.002090    0.025431    0.053607    0.519043 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025431    0.000004    0.519048 v _295_/D (sg13g2_dfrbpq_1)
                                              0.519048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269428   clock uncertainty
                                  0.000000    0.269428   clock reconvergence pessimism
                                 -0.035570    0.233858   library hold time
                                              0.233858   data required time
---------------------------------------------------------------------------------------------
                                              0.233858   data required time
                                             -0.519048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285190   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174720    0.294143 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036198    0.000005    0.294147 v fanout75/A (sg13g2_buf_8)
     6    0.029978    0.026625    0.081610    0.375757 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.026630    0.000241    0.375997 v _191_/A (sg13g2_xnor2_1)
     2    0.008933    0.065279    0.085434    0.461431 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.065279    0.000008    0.461439 v _192_/B (sg13g2_xnor2_1)
     1    0.001554    0.026421    0.059680    0.521119 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026421    0.000000    0.521120 v _294_/D (sg13g2_dfrbpq_1)
                                              0.521120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000023    0.119423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269423   clock uncertainty
                                  0.000000    0.269423   clock reconvergence pessimism
                                 -0.035884    0.233539   library hold time
                                              0.233539   data required time
---------------------------------------------------------------------------------------------
                                              0.233539   data required time
                                             -0.521120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287581   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000017    0.301217 v fanout53/A (sg13g2_buf_8)
     8    0.035527    0.028707    0.087459    0.388675 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028707    0.000183    0.388858 v _202_/B (sg13g2_xor2_1)
     2    0.010692    0.048373    0.084689    0.473548 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048373    0.000028    0.473576 v _204_/A (sg13g2_xor2_1)
     1    0.001917    0.024881    0.059347    0.532923 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024881    0.000003    0.532926 v _297_/D (sg13g2_dfrbpq_1)
                                              0.532926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269183   clock uncertainty
                                  0.000000    0.269183   clock reconvergence pessimism
                                 -0.035457    0.233726   library hold time
                                              0.233726   data required time
---------------------------------------------------------------------------------------------
                                              0.233726   data required time
                                             -0.532926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299200   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025477    0.051107    0.106058    0.407265 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051107    0.000110    0.407375 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.066038    0.087314    0.494689 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066038    0.000014    0.494703 v _200_/B (sg13g2_xor2_1)
     1    0.002307    0.025654    0.062900    0.557603 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025654    0.000006    0.557609 v _296_/D (sg13g2_dfrbpq_1)
                                              0.557609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000059    0.119210 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269210   clock uncertainty
                                  0.000000    0.269210   clock reconvergence pessimism
                                 -0.035702    0.233507   library hold time
                                              0.233507   data required time
---------------------------------------------------------------------------------------------
                                              0.233507   data required time
                                             -0.557609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324102   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000020    0.119419 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008831    0.047214    0.181040    0.300460 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047214    0.000002    0.300462 ^ _127_/A (sg13g2_inv_1)
     1    0.006795    0.031453    0.043099    0.343561 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031453    0.000070    0.343631 v output3/A (sg13g2_buf_2)
     1    0.051206    0.087138    0.133569    0.477200 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.087138    0.000224    0.477424 v signB (out)
                                              0.477424   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327424   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011445    0.044448    0.181768    0.301200 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044448    0.000008    0.301208 v fanout54/A (sg13g2_buf_2)
     5    0.025477    0.051107    0.106058    0.407265 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.051107    0.000210    0.407476 v _206_/B (sg13g2_xnor2_1)
     2    0.010206    0.071617    0.093478    0.500953 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071617    0.000029    0.500982 v _208_/A (sg13g2_xor2_1)
     1    0.001861    0.024845    0.067858    0.568841 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024845    0.000002    0.568843 v _298_/D (sg13g2_dfrbpq_1)
                                              0.568843   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269169   clock uncertainty
                                  0.000000    0.269169   clock reconvergence pessimism
                                 -0.035446    0.233723   library hold time
                                              0.233723   data required time
---------------------------------------------------------------------------------------------
                                              0.233723   data required time
                                             -0.568843   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335120   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069047    0.000364    0.396712 ^ _275_/A (sg13g2_nor2_1)
     1    0.004151    0.024335    0.051238    0.447949 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024335    0.000019    0.447968 v output30/A (sg13g2_buf_2)
     1    0.052908    0.089699    0.131848    0.579816 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089701    0.000529    0.580345 v sine_out[3] (out)
                                              0.580345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.580345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430345   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000018    0.119169 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005408    0.032904    0.170913    0.290081 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032904    0.000040    0.290122 ^ fanout63/A (sg13g2_buf_2)
     5    0.029306    0.069046    0.106226    0.396348 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.069047    0.000358    0.396706 ^ _212_/A (sg13g2_nor2_1)
     2    0.008054    0.035416    0.062500    0.459206 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035416    0.000010    0.459216 v output26/A (sg13g2_buf_2)
     1    0.053299    0.090373    0.137581    0.596797 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090376    0.000601    0.597398 v sine_out[2] (out)
                                              0.597398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.597398   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447398   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000447    0.388871 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003510    0.023154    0.088101    0.476973 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023154    0.000010    0.476983 v output12/A (sg13g2_buf_2)
     1    0.051778    0.087956    0.130147    0.607131 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087956    0.000319    0.607450 v sine_out[17] (out)
                                              0.607450   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.607450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.457450   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000204    0.454354 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.020127    0.030585    0.484939 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020127    0.000011    0.484950 v output16/A (sg13g2_buf_2)
     1    0.051908    0.088135    0.128817    0.613768 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088136    0.000345    0.614112 v sine_out[20] (out)
                                              0.614112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464112   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000253    0.454403 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003688    0.020569    0.030991    0.485394 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020569    0.000012    0.485406 v output11/A (sg13g2_buf_2)
     1    0.051809    0.087986    0.128932    0.614338 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087986    0.000325    0.614664 v sine_out[16] (out)
                                              0.614664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464664   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000137    0.454287 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005330    0.025059    0.035021    0.489308 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025059    0.000040    0.489348 v output13/A (sg13g2_buf_2)
     1    0.051821    0.088036    0.131109    0.620457 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088036    0.000328    0.620785 v sine_out[18] (out)
                                              0.620785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470785   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000216    0.454366 ^ _167_/A (sg13g2_nor2_1)
     1    0.004162    0.025032    0.035984    0.490350 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025032    0.000019    0.490369 v output19/A (sg13g2_buf_2)
     1    0.052069    0.088417    0.131341    0.621710 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088417    0.000377    0.622087 v sine_out[23] (out)
                                              0.622087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.622087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472087   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000266    0.454416 ^ _160_/A (sg13g2_nor2_1)
     1    0.005297    0.027598    0.038714    0.493130 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027598    0.000039    0.493169 v output14/A (sg13g2_buf_2)
     1    0.051895    0.088168    0.132406    0.625575 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088168    0.000342    0.625918 v sine_out[19] (out)
                                              0.625918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475918   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028642    0.000132    0.454663 ^ _281_/A (sg13g2_nor2_1)
     1    0.006671    0.030875    0.042214    0.496877 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.030875    0.000070    0.496947 v output35/A (sg13g2_buf_2)
     1    0.051939    0.088257    0.134029    0.630976 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088257    0.000351    0.631327 v sine_out[8] (out)
                                              0.631327   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.631327   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481327   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000433    0.454964 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003717    0.037850    0.049028    0.503992 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037850    0.000013    0.504005 v output15/A (sg13g2_buf_2)
     1    0.054143    0.091683    0.139598    0.643603 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091688    0.000763    0.644365 v sine_out[1] (out)
                                              0.644365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494365   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000071    0.445109 v _169_/A (sg13g2_nand2_1)
     1    0.004463    0.032296    0.040553    0.485662 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032296    0.000019    0.485682 ^ _170_/B (sg13g2_nand2_1)
     1    0.003160    0.031661    0.048571    0.534252 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031661    0.000006    0.534258 v output20/A (sg13g2_buf_2)
     1    0.052120    0.088540    0.134591    0.668849 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088541    0.000382    0.669231 v sine_out[24] (out)
                                              0.669231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519231   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000255    0.390187 ^ fanout71/A (sg13g2_buf_8)
     8    0.028674    0.027781    0.075631    0.465818 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027781    0.000110    0.465928 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003897    0.042878    0.061920    0.527848 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042878    0.000016    0.527864 v output28/A (sg13g2_buf_2)
     1    0.053736    0.091098    0.141603    0.669468 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091102    0.000702    0.670170 v sine_out[31] (out)
                                              0.670170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520170   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175284    0.294712 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036859    0.000011    0.294724 v fanout72/A (sg13g2_buf_8)
     8    0.046667    0.032214    0.087770    0.382494 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.032219    0.000374    0.382868 v _215_/C (sg13g2_nand3_1)
     2    0.008775    0.048638    0.059880    0.442748 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.048638    0.000035    0.442783 ^ _284_/B (sg13g2_and2_1)
     1    0.004541    0.032051    0.093693    0.536476 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032051    0.000026    0.536502 ^ output7/A (sg13g2_buf_2)
     1    0.051951    0.112325    0.139833    0.676335 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112325    0.000354    0.676689 ^ sine_out[12] (out)
                                              0.676689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526689   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000448    0.388873 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008185    0.045421    0.097094    0.485966 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.045421    0.000042    0.486008 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003028    0.032931    0.056227    0.542235 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032931    0.000005    0.542240 v output23/A (sg13g2_buf_2)
     1    0.053125    0.090091    0.136206    0.678446 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090093    0.000573    0.679018 v sine_out[27] (out)
                                              0.679018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529018   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074472    0.000460    0.388884 ^ fanout67/A (sg13g2_buf_8)
     8    0.032543    0.031134    0.095390    0.484274 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031134    0.000047    0.484321 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003074    0.039460    0.059583    0.543904 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039460    0.000005    0.543909 v output29/A (sg13g2_buf_2)
     1    0.054079    0.091599    0.140298    0.684207 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.091604    0.000768    0.684975 v sine_out[32] (out)
                                              0.684975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.684975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534975   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175348    0.294520 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294534 v fanout58/A (sg13g2_buf_8)
     4    0.027687    0.025904    0.081273    0.375807 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025904    0.000061    0.375868 v _239_/A (sg13g2_and3_1)
     1    0.005294    0.027060    0.074528    0.450396 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027060    0.000035    0.450432 v _256_/A2 (sg13g2_a22oi_1)
     1    0.003614    0.056983    0.079956    0.530388 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056983    0.000011    0.530399 ^ output4/A (sg13g2_buf_2)
     1    0.054300    0.117173    0.155137    0.685537 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.117177    0.000819    0.686355 ^ sine_out[0] (out)
                                              0.686355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536355   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074471    0.000435    0.388859 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003731    0.021358    0.073043    0.461902 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021358    0.000010    0.461913 v _179_/B (sg13g2_nand2_1)
     2    0.006531    0.040139    0.043284    0.505197 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.040139    0.000009    0.505206 ^ _180_/B (sg13g2_nand2_1)
     1    0.004335    0.037513    0.056223    0.561429 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037513    0.000023    0.561452 v output24/A (sg13g2_buf_2)
     1    0.053168    0.090189    0.138458    0.699909 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090191    0.000582    0.700491 v sine_out[28] (out)
                                              0.700491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550491   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000033    0.527056 ^ _277_/B (sg13g2_nor2_1)
     1    0.003822    0.027885    0.046991    0.574047 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027885    0.000015    0.574062 v output32/A (sg13g2_buf_2)
     1    0.052913    0.089731    0.133560    0.707622 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.089733    0.000535    0.708157 v sine_out[5] (out)
                                              0.708157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558157   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000044    0.445082 v _144_/A (sg13g2_nand2_1)
     2    0.007423    0.043067    0.049958    0.495040 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.043067    0.000024    0.495064 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.052391    0.069239    0.564303 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.052391    0.000080    0.564383 v output9/A (sg13g2_buf_2)
     1    0.051864    0.088291    0.144326    0.708708 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088291    0.000336    0.709045 v sine_out[14] (out)
                                              0.709045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.709045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559045   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000007    0.289759 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009133    0.058373    0.380313    0.670073 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058373    0.000014    0.670086 ^ fanout76/A (sg13g2_buf_8)
     8    0.039559    0.033485    0.090262    0.760348 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033486    0.000265    0.760613 ^ _128_/A (sg13g2_inv_2)
     5    0.019045    0.036578    0.044043    0.804656 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036578    0.000058    0.804714 v _293_/D (sg13g2_dfrbpq_1)
                                              0.804714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269432   clock uncertainty
                                  0.000000    0.269432   clock reconvergence pessimism
                                 -0.039103    0.230329   library hold time
                                              0.230329   data required time
---------------------------------------------------------------------------------------------
                                              0.230329   data required time
                                             -0.804714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574385   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028645    0.000489    0.455020 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043258    0.050596    0.505616 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043258    0.000114    0.505730 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052726    0.558456 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000062    0.558517 ^ _279_/A (sg13g2_nor2_1)
     1    0.003850    0.027958    0.042462    0.600979 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027958    0.000015    0.600995 v output34/A (sg13g2_buf_2)
     1    0.052329    0.088837    0.133009    0.734004 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088838    0.000429    0.734432 v sine_out[7] (out)
                                              0.734432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.734432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584432   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000010    0.527034 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.027444    0.075526    0.602560 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027444    0.000007    0.602566 v output18/A (sg13g2_buf_2)
     1    0.051994    0.088319    0.132430    0.734997 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088319    0.000362    0.735359 v sine_out[22] (out)
                                              0.735359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.735359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585359   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000091    0.454241 ^ fanout56/A (sg13g2_buf_2)
     8    0.030556    0.071380    0.105925    0.560166 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.071380    0.000061    0.560227 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003523    0.028275    0.043934    0.604161 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028275    0.000011    0.604172 v output17/A (sg13g2_buf_2)
     1    0.051951    0.088258    0.132788    0.736959 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088258    0.000353    0.737313 v sine_out[21] (out)
                                              0.737313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587313   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000192    0.454342 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040512    0.093053    0.547395 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040512    0.000012    0.547408 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003322    0.028413    0.057874    0.605282 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028413    0.000008    0.605289 v output27/A (sg13g2_buf_2)
     1    0.053515    0.090660    0.134415    0.739704 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090663    0.000652    0.740356 v sine_out[30] (out)
                                              0.740356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590356   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000028    0.119428 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.181775    0.301203 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048181    0.000012    0.301215 ^ fanout72/A (sg13g2_buf_8)
     8    0.048328    0.037024    0.088717    0.389932 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.037025    0.000256    0.390188 ^ _140_/B (sg13g2_nor2_2)
     5    0.022005    0.044003    0.054850    0.445038 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.044003    0.000076    0.445114 v _152_/B (sg13g2_nor2_2)
     4    0.014623    0.077884    0.081910    0.527023 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.077884    0.000025    0.527048 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003897    0.034552    0.078677    0.605725 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.034552    0.000016    0.605741 v output6/A (sg13g2_buf_2)
     1    0.052025    0.088416    0.135887    0.741628 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088416    0.000368    0.741996 v sine_out[11] (out)
                                              0.741996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.741996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591996   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028645    0.000489    0.455020 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043258    0.050596    0.505616 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043258    0.000114    0.505730 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052726    0.558456 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000120    0.558576 ^ _276_/A (sg13g2_nor2_1)
     1    0.005900    0.033357    0.047857    0.606433 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033357    0.000051    0.606484 v output31/A (sg13g2_buf_2)
     1    0.052727    0.089483    0.136014    0.742498 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089485    0.000497    0.742995 v sine_out[4] (out)
                                              0.742995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592995   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037098    0.175348    0.294520 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037098    0.000014    0.294534 v fanout58/A (sg13g2_buf_8)
     4    0.027687    0.025904    0.081273    0.375807 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025904    0.000042    0.375849 v fanout57/A (sg13g2_buf_8)
     8    0.029773    0.026222    0.076601    0.452450 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026226    0.000089    0.452539 v fanout56/A (sg13g2_buf_2)
     8    0.029654    0.057129    0.103082    0.555621 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057129    0.000121    0.555742 v _172_/A (sg13g2_nand2_1)
     1    0.004683    0.035200    0.045382    0.601124 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035200    0.000027    0.601151 ^ output21/A (sg13g2_buf_2)
     1    0.052545    0.113543    0.142144    0.743295 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113544    0.000472    0.743768 ^ sine_out[25] (out)
                                              0.743768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593768   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028645    0.000489    0.455020 ^ _130_/B (sg13g2_nor2_1)
     2    0.011585    0.043258    0.050596    0.505616 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.043258    0.000114    0.505730 v _136_/B (sg13g2_nand2b_2)
     4    0.017547    0.047682    0.052726    0.558456 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047683    0.000122    0.558577 ^ _278_/A (sg13g2_nor2_1)
     1    0.006316    0.034466    0.048952    0.607529 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.034466    0.000062    0.607591 v output33/A (sg13g2_buf_2)
     1    0.052372    0.088948    0.136189    0.743780 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088949    0.000437    0.744217 v sine_out[6] (out)
                                              0.744217   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.744217   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594217   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000043    0.382196 ^ fanout57/A (sg13g2_buf_8)
     8    0.030431    0.028155    0.071955    0.454150 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028156    0.000192    0.454342 ^ _183_/B (sg13g2_and2_1)
     2    0.006981    0.040512    0.093053    0.547395 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040512    0.000017    0.547413 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003742    0.029483    0.063675    0.611088 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029483    0.000013    0.611101 v output25/A (sg13g2_buf_2)
     1    0.053385    0.090466    0.134806    0.745907 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090469    0.000619    0.746526 v sine_out[29] (out)
                                              0.746526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.746526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596526   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000051    0.054838 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018445    0.022563    0.064561    0.119400 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022563    0.000032    0.119432 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005154    0.031996    0.170321    0.289753 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031996    0.000012    0.289764 ^ fanout77/A (sg13g2_buf_2)
     6    0.022823    0.056273    0.095970    0.385734 ^ fanout77/X (sg13g2_buf_2)
                                                         net77 (net)
                      0.056273    0.000084    0.385818 ^ _173_/A1 (sg13g2_o21ai_1)
     2    0.010121    0.070975    0.099621    0.485440 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.070975    0.000082    0.485522 v _174_/B (sg13g2_nand2_1)
     1    0.003491    0.027191    0.052170    0.537691 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.027191    0.000005    0.537696 ^ _175_/B (sg13g2_nand2_1)
     1    0.007541    0.053084    0.065320    0.603016 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.053084    0.000090    0.603106 v output22/A (sg13g2_buf_2)
     1    0.052684    0.089553    0.145475    0.748582 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.089554    0.000495    0.749077 v sine_out[26] (out)
                                              0.749077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599077   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000033    0.119183 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002754    0.023890    0.163191    0.282374 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023890    0.000000    0.282375 ^ fanout68/A (sg13g2_buf_2)
     5    0.032124    0.074470    0.106050    0.388424 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.074470    0.000304    0.388728 ^ fanout66/A (sg13g2_buf_8)
     8    0.038889    0.033865    0.097824    0.486552 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.033867    0.000418    0.486970 ^ fanout64/A (sg13g2_buf_8)
     8    0.033049    0.029580    0.075806    0.562777 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029580    0.000056    0.562832 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002953    0.032721    0.052015    0.614847 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032721    0.000004    0.614851 v output5/A (sg13g2_buf_2)
     1    0.052207    0.088681    0.135188    0.750038 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088681    0.000400    0.750438 v sine_out[10] (out)
                                              0.750438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600438   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000470    0.455001 ^ _143_/A (sg13g2_nor2_1)
     2    0.008018    0.035726    0.045468    0.500469 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035726    0.000048    0.500517 v _147_/A (sg13g2_nand2_1)
     2    0.007660    0.042438    0.047803    0.548319 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042438    0.000021    0.548341 ^ _149_/B (sg13g2_nand2_1)
     1    0.007264    0.053106    0.069642    0.617982 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053106    0.000083    0.618066 v output10/A (sg13g2_buf_2)
     1    0.051821    0.088230    0.144627    0.762693 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088230    0.000328    0.763021 v sine_out[15] (out)
                                              0.763021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613021   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000471    0.455002 ^ _131_/B (sg13g2_or2_1)
     6    0.023229    0.100276    0.121753    0.576756 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100276    0.000083    0.576838 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003247    0.032928    0.051434    0.628272 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032928    0.000007    0.628279 v output8/A (sg13g2_buf_2)
     1    0.051939    0.088271    0.135018    0.763297 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088271    0.000351    0.763648 v sine_out[13] (out)
                                              0.763648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613648   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014592    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000346    0.000173    0.000173 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020518    0.022453    0.054614    0.054787 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022453    0.000059    0.054847 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017793    0.022272    0.064304    0.119150 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022272    0.000022    0.119172 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.181877    0.301049 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048502    0.000015    0.301064 ^ fanout58/A (sg13g2_buf_8)
     4    0.028287    0.028125    0.081089    0.382152 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028129    0.000052    0.382204 ^ fanout55/A (sg13g2_buf_8)
     8    0.031571    0.028642    0.072327    0.454531 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028644    0.000471    0.455002 ^ _131_/B (sg13g2_or2_1)
     6    0.023229    0.100276    0.121753    0.576756 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100276    0.000090    0.576846 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004331    0.035635    0.055196    0.632042 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035635    0.000023    0.632065 v output36/A (sg13g2_buf_2)
     1    0.051895    0.088223    0.136280    0.768345 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088224    0.000343    0.768687 v sine_out[9] (out)
                                              0.768687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618687   slack (MET)



