
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ff0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  080031c0  080031c0  000041c0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800341c  0800341c  00006014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800341c  0800341c  0000441c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003424  08003424  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003424  08003424  00004424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003428  08003428  00004428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800342c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000068  08003494  00005068  2**2
                  ALLOC
 10 .shared_api_section 00000014  0800f000  0800f000  00006000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 ._user_heap_stack 00000604  200002a4  200002a4  000062a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010d59  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002890  00000000  00000000  00016d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000058b9  00000000  00000000  0001962d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ac0  00000000  00000000  0001eee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000978  00000000  00000000  0001f9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026368  00000000  00000000  00020320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00011998  00000000  00000000  00046688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f017a  00000000  00000000  00058020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0014819a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002218  00000000  00000000  001481e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000098  00000000  00000000  0014a3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080031a8 	.word	0x080031a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	080031a8 	.word	0x080031a8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005dc:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005e0:	4905      	ldr	r1, [pc, #20]	@ (80005f8 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005e2:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005e4:	68ca      	ldr	r2, [r1, #12]
 80005e6:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005ea:	4313      	orrs	r3, r2
 80005ec:	60cb      	str	r3, [r1, #12]
 80005ee:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80005f2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80005f4:	e7fd      	b.n	80005f2 <__NVIC_SystemReset+0x16>
 80005f6:	bf00      	nop
 80005f8:	e000ed00 	.word	0xe000ed00
 80005fc:	05fa0004 	.word	0x05fa0004

08000600 <BL_RequestUpdate>:
    HAL_PWR_EnableBkUpAccess();
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, status);
    HAL_PWREx_DisableBkUpReg();
}

void BL_RequestUpdate(void) {
 8000600:	b508      	push	{r3, lr}
    HAL_PWR_EnableBkUpAccess();
 8000602:	f000 fd51 	bl	80010a8 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xCAFEBABE); // Magic Flag
 8000606:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <BL_RequestUpdate+0x14>)
 8000608:	2100      	movs	r1, #0
 800060a:	4803      	ldr	r0, [pc, #12]	@ (8000618 <BL_RequestUpdate+0x18>)
 800060c:	f001 fbc3 	bl	8001d96 <HAL_RTCEx_BKUPWrite>
    NVIC_SystemReset();
 8000610:	f7ff ffe4 	bl	80005dc <__NVIC_SystemReset>
 8000614:	cafebabe 	.word	0xcafebabe
 8000618:	2000010c 	.word	0x2000010c

0800061c <BL_GetStatus>:
    HAL_PWREx_DisableBkUpReg();
}

uint32_t BL_GetStatus(void) {
    return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 800061c:	2101      	movs	r1, #1
 800061e:	4801      	ldr	r0, [pc, #4]	@ (8000624 <BL_GetStatus+0x8>)
 8000620:	f001 bbbe 	b.w	8001da0 <HAL_RTCEx_BKUPRead>
 8000624:	2000010c 	.word	0x2000010c

08000628 <Bootloader_InternalVerify>:
//    if (image_end > footer_addr) return 0; // must not overlap footer
//
//    return footer_addr;

	// 1. Basic sanity checks on input
	if (slot_size < sizeof(fw_footer_t)) return 0;
 8000628:	294b      	cmp	r1, #75	@ 0x4b
    // For now, return 1 so the bootloader thinks the image is valid
    return 1;
}

BL_Status_t Bootloader_InternalVerify(uint32_t slot_start, uint32_t slot_size)
{
 800062a:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (slot_size < sizeof(fw_footer_t)) return 0;
 800062c:	d90a      	bls.n	8000644 <Bootloader_InternalVerify+0x1c>
	uint32_t slot_end = slot_start + slot_size;
 800062e:	1845      	adds	r5, r0, r1
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 8000630:	f100 074c 	add.w	r7, r0, #76	@ 0x4c
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000634:	f8df c054 	ldr.w	ip, [pc, #84]	@ 800068c <Bootloader_InternalVerify+0x64>
 8000638:	bf2c      	ite	cs
 800063a:	2601      	movcs	r6, #1
 800063c:	2600      	movcc	r6, #0
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 800063e:	1f2a      	subs	r2, r5, #4
 8000640:	42ba      	cmp	r2, r7
 8000642:	d201      	bcs.n	8000648 <Bootloader_InternalVerify+0x20>
    // 1) Find footer (deterministic)
    uint32_t footer_addr = Find_Footer(slot_start, slot_size);
    if (footer_addr == 0) return BL_ERR_FOOTER_NOT_FOUND;
 8000644:	2001      	movs	r0, #1
 8000646:	e01b      	b.n	8000680 <Bootloader_InternalVerify+0x58>
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000648:	6813      	ldr	r3, [r2, #0]
 800064a:	4563      	cmp	r3, ip
 800064c:	d111      	bne.n	8000672 <Bootloader_InternalVerify+0x4a>
			if (f->version == 0 || f->version == 0xFFFFFFFF) continue;
 800064e:	f852 3c08 	ldr.w	r3, [r2, #-8]
 8000652:	f1a2 0448 	sub.w	r4, r2, #72	@ 0x48
 8000656:	3b01      	subs	r3, #1
 8000658:	3303      	adds	r3, #3
 800065a:	d80a      	bhi.n	8000672 <Bootloader_InternalVerify+0x4a>
			if ((f->image_size % 4) != 0) continue;
 800065c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8000660:	f013 0f03 	tst.w	r3, #3
 8000664:	d105      	bne.n	8000672 <Bootloader_InternalVerify+0x4a>
			if (f->image_size == 0 || f->image_size > slot_size) continue;
 8000666:	b123      	cbz	r3, 8000672 <Bootloader_InternalVerify+0x4a>
 8000668:	4299      	cmp	r1, r3
 800066a:	d302      	bcc.n	8000672 <Bootloader_InternalVerify+0x4a>
			uint32_t expected_footer_addr = slot_start + f->image_size;
 800066c:	4403      	add	r3, r0
			if (expected_footer_addr == footer_start)
 800066e:	42a3      	cmp	r3, r4
 8000670:	d007      	beq.n	8000682 <Bootloader_InternalVerify+0x5a>
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 8000672:	3a04      	subs	r2, #4
 8000674:	e7e4      	b.n	8000640 <Bootloader_InternalVerify+0x18>
    uint32_t slot_end = slot_start + slot_size;
    uint32_t image_end = slot_start + f->image_size;

    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
    if (image_end > footer_addr) return BL_ERR_IMAGE_RANGE_BAD;
    if (image_end > slot_end) return BL_ERR_IMAGE_RANGE_BAD;
 8000676:	42ab      	cmp	r3, r5
 8000678:	bf94      	ite	ls
 800067a:	2300      	movls	r3, #0
 800067c:	2301      	movhi	r3, #1
 800067e:	0098      	lsls	r0, r3, #2
        return BL_ERR_SIG_FAIL;
    }


    return BL_OK;
}
 8000680:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
 8000682:	2e00      	cmp	r6, #0
 8000684:	d0f7      	beq.n	8000676 <Bootloader_InternalVerify+0x4e>
 8000686:	2004      	movs	r0, #4
 8000688:	e7fa      	b.n	8000680 <Bootloader_InternalVerify+0x58>
 800068a:	bf00      	nop
 800068c:	454e4421 	.word	0x454e4421

08000690 <BL_VerifySlot>:
    if(slot_id == 1) return Bootloader_InternalVerify(APP_DOWNLOAD_START_ADDR, APP_DOWNLOAD_SIZE);
 8000690:	2801      	cmp	r0, #1
int BL_VerifySlot(uint32_t slot_id) {
 8000692:	b508      	push	{r3, lr}
    if(slot_id == 1) return Bootloader_InternalVerify(APP_DOWNLOAD_START_ADDR, APP_DOWNLOAD_SIZE);
 8000694:	bf07      	ittee	eq
 8000696:	f44f 2100 	moveq.w	r1, #524288	@ 0x80000
 800069a:	4803      	ldreq	r0, [pc, #12]	@ (80006a8 <BL_VerifySlot+0x18>)
    return Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE);
 800069c:	f44f 21e0 	movne.w	r1, #458752	@ 0x70000
 80006a0:	4802      	ldrne	r0, [pc, #8]	@ (80006ac <BL_VerifySlot+0x1c>)
 80006a2:	f7ff ffc1 	bl	8000628 <Bootloader_InternalVerify>
}
 80006a6:	bd08      	pop	{r3, pc}
 80006a8:	08080000 	.word	0x08080000
 80006ac:	08010000 	.word	0x08010000

080006b0 <Bootloader_JumpToApp>:
    }
}

void Bootloader_JumpToApp(void) {
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 80006b0:	4b16      	ldr	r3, [pc, #88]	@ (800070c <Bootloader_JumpToApp+0x5c>)
void Bootloader_JumpToApp(void) {
 80006b2:	b570      	push	{r4, r5, r6, lr}
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 80006b4:	681d      	ldr	r5, [r3, #0]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 80006b6:	685e      	ldr	r6, [r3, #4]

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 80006b8:	00ab      	lsls	r3, r5, #2
 80006ba:	d526      	bpl.n	800070a <Bootloader_JumpToApp+0x5a>
        return;
    }

    // 1. CLEAR BUFFERS
    // Wait for UART to finish sending (Important for IMPRECISERR)
    HAL_UART_Transmit(&huart1, (uint8_t*)"Jump\r\n", 6, 100);
 80006bc:	2206      	movs	r2, #6
 80006be:	4914      	ldr	r1, [pc, #80]	@ (8000710 <Bootloader_JumpToApp+0x60>)
 80006c0:	2364      	movs	r3, #100	@ 0x64
 80006c2:	4814      	ldr	r0, [pc, #80]	@ (8000714 <Bootloader_JumpToApp+0x64>)
 80006c4:	f001 fd35 	bl	8002132 <HAL_UART_Transmit>

    // 2. DISABLE MPU & CACHE
    HAL_MPU_Disable();

    // 3. DISABLE SYSTICK (Crucial!)
    SysTick->CTRL = 0;
 80006c8:	2400      	movs	r4, #0
    HAL_MPU_Disable();
 80006ca:	f000 fb93 	bl	8000df4 <HAL_MPU_Disable>
    SysTick->CTRL = 0;
 80006ce:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80006d2:	611c      	str	r4, [r3, #16]

    // 5. DE-INIT
    HAL_DeInit();
 80006d4:	f000 fade 	bl	8000c94 <HAL_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
    // 6. DISABLE INTERRUPTS
    __disable_irq();

    // 7. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
        NVIC->ICER[i] = 0xFFFFFFFF;
 80006da:	f04f 31ff 	mov.w	r1, #4294967295
    for (int i = 0; i < 8; i++) {
 80006de:	4623      	mov	r3, r4
        NVIC->ICER[i] = 0xFFFFFFFF;
 80006e0:	009a      	lsls	r2, r3, #2
    for (int i = 0; i < 8; i++) {
 80006e2:	3301      	adds	r3, #1
 80006e4:	f102 4260 	add.w	r2, r2, #3758096384	@ 0xe0000000
 80006e8:	2b08      	cmp	r3, #8
 80006ea:	f502 4261 	add.w	r2, r2, #57600	@ 0xe100
        NVIC->ICER[i] = 0xFFFFFFFF;
 80006ee:	f8c2 1080 	str.w	r1, [r2, #128]	@ 0x80
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80006f2:	f8c2 1180 	str.w	r1, [r2, #384]	@ 0x180
    for (int i = 0; i < 8; i++) {
 80006f6:	d1f3      	bne.n	80006e0 <Bootloader_JumpToApp+0x30>
    }

    // 8. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 80006f8:	4b07      	ldr	r3, [pc, #28]	@ (8000718 <Bootloader_JumpToApp+0x68>)
 80006fa:	4a04      	ldr	r2, [pc, #16]	@ (800070c <Bootloader_JumpToApp+0x5c>)
 80006fc:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80006fe:	f385 8808 	msr	MSP, r5

    // 9. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
    pJump();
 8000702:	4633      	mov	r3, r6
}
 8000704:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pJump();
 8000708:	4718      	bx	r3
}
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	08010000 	.word	0x08010000
 8000710:	080031c0 	.word	0x080031c0
 8000714:	20000084 	.word	0x20000084
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b500      	push	{lr}
 800071e:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000720:	222c      	movs	r2, #44	@ 0x2c
 8000722:	2100      	movs	r1, #0
 8000724:	a809      	add	r0, sp, #36	@ 0x24
 8000726:	f002 f86b 	bl	8002800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072a:	2100      	movs	r1, #0
 800072c:	2214      	movs	r2, #20
 800072e:	a803      	add	r0, sp, #12
 8000730:	f002 f866 	bl	8002800 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000734:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <SystemClock_Config+0x8c>)
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000736:	a808      	add	r0, sp, #32
  __HAL_RCC_PWR_CLK_ENABLE();
 8000738:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800073a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800073e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000742:	4a1a      	ldr	r2, [pc, #104]	@ (80007ac <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000748:	9301      	str	r3, [sp, #4]
 800074a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800074c:	6813      	ldr	r3, [r2, #0]
 800074e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000752:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000756:	6013      	str	r3, [r2, #0]
 8000758:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075a:	2210      	movs	r2, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800075c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000760:	9302      	str	r3, [sp, #8]
 8000762:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000764:	230a      	movs	r3, #10
 8000766:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000768:	2301      	movs	r3, #1
 800076a:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800076e:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000770:	2300      	movs	r3, #0
 8000772:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f000 fca0 	bl	80010b8 <HAL_RCC_OscConfig>
 8000778:	4601      	mov	r1, r0
 800077a:	b108      	cbz	r0, 8000780 <SystemClock_Config+0x64>
  __ASM volatile ("cpsid i" : : : "memory");
 800077c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800077e:	e7fe      	b.n	800077e <SystemClock_Config+0x62>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000780:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000782:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000786:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000788:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800078c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000790:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000792:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000796:	f000 fe77 	bl	8001488 <HAL_RCC_ClockConfig>
 800079a:	b108      	cbz	r0, 80007a0 <SystemClock_Config+0x84>
 800079c:	b672      	cpsid	i
  while (1)
 800079e:	e7fe      	b.n	800079e <SystemClock_Config+0x82>
}
 80007a0:	b015      	add	sp, #84	@ 0x54
 80007a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40007000 	.word	0x40007000

080007b0 <main>:
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2400      	movs	r4, #0
  HAL_Init();
 80007b6:	f000 faa7 	bl	8000d08 <HAL_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ba:	2601      	movs	r6, #1
  SystemClock_Config();
 80007bc:	f7ff ffae 	bl	800071c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c0:	2214      	movs	r2, #20
 80007c2:	2100      	movs	r1, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c4:	2702      	movs	r7, #2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	eb0d 0002 	add.w	r0, sp, r2
 80007ca:	f002 f819 	bl	8002800 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	4b44      	ldr	r3, [pc, #272]	@ (80008e0 <main+0x130>)
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 80007d0:	2102      	movs	r1, #2
 80007d2:	4844      	ldr	r0, [pc, #272]	@ (80008e4 <main+0x134>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007d6:	f042 0201 	orr.w	r2, r2, #1
 80007da:	631a      	str	r2, [r3, #48]	@ 0x30
 80007dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007de:	f002 0201 	and.w	r2, r2, #1
 80007e2:	9202      	str	r2, [sp, #8]
 80007e4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007e8:	f042 0202 	orr.w	r2, r2, #2
 80007ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80007ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007f0:	f002 0202 	and.w	r2, r2, #2
 80007f4:	9203      	str	r2, [sp, #12]
 80007f6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80007f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80007fe:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000800:	2200      	movs	r2, #0
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000808:	9304      	str	r3, [sp, #16]
 800080a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800080c:	f000 fc46 	bl	800109c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000810:	a905      	add	r1, sp, #20
 8000812:	4834      	ldr	r0, [pc, #208]	@ (80008e4 <main+0x134>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000814:	e9cd 7605 	strd	r7, r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 800081c:	f000 fb5a 	bl	8000ed4 <HAL_GPIO_Init>
  hcrc.Instance = CRC;
 8000820:	4831      	ldr	r0, [pc, #196]	@ (80008e8 <main+0x138>)
 8000822:	4b32      	ldr	r3, [pc, #200]	@ (80008ec <main+0x13c>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000824:	8084      	strh	r4, [r0, #4]
  hcrc.Instance = CRC;
 8000826:	6003      	str	r3, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000828:	6206      	str	r6, [r0, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800082a:	e9c0 4405 	strd	r4, r4, [r0, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800082e:	f000 faef 	bl	8000e10 <HAL_CRC_Init>
 8000832:	4605      	mov	r5, r0
 8000834:	b108      	cbz	r0, 800083a <main+0x8a>
 8000836:	b672      	cpsid	i
  while (1)
 8000838:	e7fe      	b.n	8000838 <main+0x88>
  RTC_TimeTypeDef sTime = {0};
 800083a:	2214      	movs	r2, #20
 800083c:	4601      	mov	r1, r0
  hrtc.Instance = RTC;
 800083e:	4c2c      	ldr	r4, [pc, #176]	@ (80008f0 <main+0x140>)
  RTC_TimeTypeDef sTime = {0};
 8000840:	eb0d 0002 	add.w	r0, sp, r2
 8000844:	f001 ffdc 	bl	8002800 <memset>
  hrtc.Instance = RTC;
 8000848:	4b2a      	ldr	r3, [pc, #168]	@ (80008f4 <main+0x144>)
  hrtc.Init.SynchPrediv = 255;
 800084a:	207f      	movs	r0, #127	@ 0x7f
  RTC_DateTypeDef sDate = {0};
 800084c:	9501      	str	r5, [sp, #4]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800084e:	61a5      	str	r5, [r4, #24]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000850:	e9c4 3500 	strd	r3, r5, [r4]
  hrtc.Init.SynchPrediv = 255;
 8000854:	23ff      	movs	r3, #255	@ 0xff
 8000856:	e9c4 0302 	strd	r0, r3, [r4, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800085a:	4620      	mov	r0, r4
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800085c:	e9c4 5504 	strd	r5, r5, [r4, #16]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000860:	f001 f9a7 	bl	8001bb2 <HAL_RTC_Init>
 8000864:	b108      	cbz	r0, 800086a <main+0xba>
 8000866:	b672      	cpsid	i
  while (1)
 8000868:	e7fe      	b.n	8000868 <main+0xb8>
  sTime.Hours = 0x0;
 800086a:	f8ad 0014 	strh.w	r0, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800086e:	4632      	mov	r2, r6
  sTime.Seconds = 0x0;
 8000870:	f88d 0016 	strb.w	r0, [sp, #22]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000874:	a905      	add	r1, sp, #20
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000876:	e9cd 0008 	strd	r0, r0, [sp, #32]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800087a:	4620      	mov	r0, r4
 800087c:	f001 f9ec 	bl	8001c58 <HAL_RTC_SetTime>
 8000880:	b108      	cbz	r0, 8000886 <main+0xd6>
 8000882:	b672      	cpsid	i
  while (1)
 8000884:	e7fe      	b.n	8000884 <main+0xd4>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000886:	4b1c      	ldr	r3, [pc, #112]	@ (80008f8 <main+0x148>)
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000888:	4632      	mov	r2, r6
 800088a:	a901      	add	r1, sp, #4
 800088c:	4620      	mov	r0, r4
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800088e:	9301      	str	r3, [sp, #4]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000890:	f001 fa3b 	bl	8001d0a <HAL_RTC_SetDate>
 8000894:	4603      	mov	r3, r0
 8000896:	b108      	cbz	r0, 800089c <main+0xec>
 8000898:	b672      	cpsid	i
  while (1)
 800089a:	e7fe      	b.n	800089a <main+0xea>
  huart1.Instance = USART1;
 800089c:	4817      	ldr	r0, [pc, #92]	@ (80008fc <main+0x14c>)
  huart1.Init.BaudRate = 115200;
 800089e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a2:	4917      	ldr	r1, [pc, #92]	@ (8000900 <main+0x150>)
  huart1.Init.Parity = UART_PARITY_NONE;
 80008a4:	6103      	str	r3, [r0, #16]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a6:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 80008a8:	e9c0 1200 	strd	r1, r2, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008ac:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008ae:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b2:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008b6:	e9c0 3307 	strd	r3, r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ba:	f001 fcba 	bl	8002232 <HAL_UART_Init>
 80008be:	b108      	cbz	r0, 80008c4 <main+0x114>
 80008c0:	b672      	cpsid	i
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <main+0x112>
  printf("Starting Bootloader Version-(%d,%d)\r\n",BL_Version[0],BL_Version[1]);
 80008c4:	463a      	mov	r2, r7
 80008c6:	4631      	mov	r1, r6
 80008c8:	480e      	ldr	r0, [pc, #56]	@ (8000904 <main+0x154>)
 80008ca:	f001 fe51 	bl	8002570 <iprintf>
    printf("Bypassing verification... Jumping to App!\r\n");
 80008ce:	480e      	ldr	r0, [pc, #56]	@ (8000908 <main+0x158>)
 80008d0:	f001 feb6 	bl	8002640 <puts>
    Bootloader_JumpToApp();
 80008d4:	f7ff feec 	bl	80006b0 <Bootloader_JumpToApp>
    printf("Jump Failed! (No valid app found at 0x08010000)\r\n");
 80008d8:	480c      	ldr	r0, [pc, #48]	@ (800090c <main+0x15c>)
 80008da:	f001 feb1 	bl	8002640 <puts>
  while (1)
 80008de:	e7fe      	b.n	80008de <main+0x12e>
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40022000 	.word	0x40022000
 80008e8:	2000012c 	.word	0x2000012c
 80008ec:	40023000 	.word	0x40023000
 80008f0:	2000010c 	.word	0x2000010c
 80008f4:	40002800 	.word	0x40002800
 80008f8:	00010101 	.word	0x00010101
 80008fc:	20000084 	.word	0x20000084
 8000900:	40011000 	.word	0x40011000
 8000904:	080031c7 	.word	0x080031c7
 8000908:	080031ed 	.word	0x080031ed
 800090c:	08003218 	.word	0x08003218

08000910 <_write>:
{
 8000910:	4610      	mov	r0, r2
 8000912:	1e4b      	subs	r3, r1, #1
 8000914:	4a0b      	ldr	r2, [pc, #44]	@ (8000944 <_write+0x34>)
    for (int i = 0; i < len; i++)
 8000916:	f1c1 0101 	rsb	r1, r1, #1
{
 800091a:	b530      	push	{r4, r5, lr}
            USART1->TDR = '\r'; // Send Carriage Return
 800091c:	250d      	movs	r5, #13
    for (int i = 0; i < len; i++)
 800091e:	18cc      	adds	r4, r1, r3
 8000920:	42a0      	cmp	r0, r4
 8000922:	dc00      	bgt.n	8000926 <_write+0x16>
}
 8000924:	bd30      	pop	{r4, r5, pc}
        if (ptr[i] == '\n')
 8000926:	785c      	ldrb	r4, [r3, #1]
 8000928:	2c0a      	cmp	r4, #10
 800092a:	d103      	bne.n	8000934 <_write+0x24>
            while (!(USART1->ISR & USART_ISR_TXE));
 800092c:	69d4      	ldr	r4, [r2, #28]
 800092e:	0624      	lsls	r4, r4, #24
 8000930:	d5fc      	bpl.n	800092c <_write+0x1c>
            USART1->TDR = '\r'; // Send Carriage Return
 8000932:	6295      	str	r5, [r2, #40]	@ 0x28
        while (!(USART1->ISR & USART_ISR_TXE));
 8000934:	69d4      	ldr	r4, [r2, #28]
 8000936:	0624      	lsls	r4, r4, #24
 8000938:	d5fc      	bpl.n	8000934 <_write+0x24>
        USART1->TDR = (uint8_t)ptr[i];
 800093a:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 800093e:	6294      	str	r4, [r2, #40]	@ 0x28
    for (int i = 0; i < len; i++)
 8000940:	e7ed      	b.n	800091e <_write+0xe>
 8000942:	bf00      	nop
 8000944:	40011000 	.word	0x40011000

08000948 <print_hardfault_reason>:
void print_hardfault_reason(void) {
 8000948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    volatile uint32_t cfsr  = SCB->CFSR;
 800094a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a08 <print_hardfault_reason+0xc0>)
    printf("\r\n--- Hard Fault Detected ---\r\n");
 800094c:	482f      	ldr	r0, [pc, #188]	@ (8000a0c <print_hardfault_reason+0xc4>)
    volatile uint32_t cfsr  = SCB->CFSR;
 800094e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000950:	9200      	str	r2, [sp, #0]
    volatile uint32_t hfsr  = SCB->HFSR;
 8000952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000954:	9201      	str	r2, [sp, #4]
    volatile uint32_t mmfar = SCB->MMFAR;
 8000956:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000958:	9202      	str	r2, [sp, #8]
    volatile uint32_t bfar  = SCB->BFAR;
 800095a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800095c:	9303      	str	r3, [sp, #12]
    printf("\r\n--- Hard Fault Detected ---\r\n");
 800095e:	f001 fe6f 	bl	8002640 <puts>
    printf("CFSR:  0x%08lX\r\n", cfsr);
 8000962:	9900      	ldr	r1, [sp, #0]
 8000964:	482a      	ldr	r0, [pc, #168]	@ (8000a10 <print_hardfault_reason+0xc8>)
 8000966:	f001 fe03 	bl	8002570 <iprintf>
    printf("HFSR:  0x%08lX\r\n", hfsr);
 800096a:	9901      	ldr	r1, [sp, #4]
 800096c:	4829      	ldr	r0, [pc, #164]	@ (8000a14 <print_hardfault_reason+0xcc>)
 800096e:	f001 fdff 	bl	8002570 <iprintf>
    printf("MMFAR: 0x%08lX\r\n", mmfar);
 8000972:	9902      	ldr	r1, [sp, #8]
 8000974:	4828      	ldr	r0, [pc, #160]	@ (8000a18 <print_hardfault_reason+0xd0>)
 8000976:	f001 fdfb 	bl	8002570 <iprintf>
    printf("BFAR:  0x%08lX\r\n", bfar);
 800097a:	9903      	ldr	r1, [sp, #12]
 800097c:	4827      	ldr	r0, [pc, #156]	@ (8000a1c <print_hardfault_reason+0xd4>)
 800097e:	f001 fdf7 	bl	8002570 <iprintf>
    if (cfsr & (1 << 24)) printf(" -> Unaligned Access UsageFault\r\n");
 8000982:	9b00      	ldr	r3, [sp, #0]
 8000984:	01da      	lsls	r2, r3, #7
 8000986:	d502      	bpl.n	800098e <print_hardfault_reason+0x46>
 8000988:	4825      	ldr	r0, [pc, #148]	@ (8000a20 <print_hardfault_reason+0xd8>)
 800098a:	f001 fe59 	bl	8002640 <puts>
    if (cfsr & (1 << 25)) printf(" -> Divide by Zero UsageFault\r\n");
 800098e:	9b00      	ldr	r3, [sp, #0]
 8000990:	019b      	lsls	r3, r3, #6
 8000992:	d502      	bpl.n	800099a <print_hardfault_reason+0x52>
 8000994:	4823      	ldr	r0, [pc, #140]	@ (8000a24 <print_hardfault_reason+0xdc>)
 8000996:	f001 fe53 	bl	8002640 <puts>
    if (cfsr & (1 << 18)) printf(" -> Integrity Check Error\r\n");
 800099a:	9b00      	ldr	r3, [sp, #0]
 800099c:	0358      	lsls	r0, r3, #13
 800099e:	d502      	bpl.n	80009a6 <print_hardfault_reason+0x5e>
 80009a0:	4821      	ldr	r0, [pc, #132]	@ (8000a28 <print_hardfault_reason+0xe0>)
 80009a2:	f001 fe4d 	bl	8002640 <puts>
    if (cfsr & (1 << 17)) printf(" -> Invalid PC Load\r\n");
 80009a6:	9b00      	ldr	r3, [sp, #0]
 80009a8:	0399      	lsls	r1, r3, #14
 80009aa:	d502      	bpl.n	80009b2 <print_hardfault_reason+0x6a>
 80009ac:	481f      	ldr	r0, [pc, #124]	@ (8000a2c <print_hardfault_reason+0xe4>)
 80009ae:	f001 fe47 	bl	8002640 <puts>
    if (cfsr & (1 << 16)) printf(" -> Invalid State\r\n");
 80009b2:	9b00      	ldr	r3, [sp, #0]
 80009b4:	03da      	lsls	r2, r3, #15
 80009b6:	d502      	bpl.n	80009be <print_hardfault_reason+0x76>
 80009b8:	481d      	ldr	r0, [pc, #116]	@ (8000a30 <print_hardfault_reason+0xe8>)
 80009ba:	f001 fe41 	bl	8002640 <puts>
    if (cfsr & (1 << 0))  printf(" -> Instruction Access Violation (MPU)\r\n");
 80009be:	9b00      	ldr	r3, [sp, #0]
 80009c0:	07db      	lsls	r3, r3, #31
 80009c2:	d502      	bpl.n	80009ca <print_hardfault_reason+0x82>
 80009c4:	481b      	ldr	r0, [pc, #108]	@ (8000a34 <print_hardfault_reason+0xec>)
 80009c6:	f001 fe3b 	bl	8002640 <puts>
    if (cfsr & (1 << 1))  printf(" -> Data Access Violation (MPU)\r\n");
 80009ca:	9b00      	ldr	r3, [sp, #0]
 80009cc:	0798      	lsls	r0, r3, #30
 80009ce:	d502      	bpl.n	80009d6 <print_hardfault_reason+0x8e>
 80009d0:	4819      	ldr	r0, [pc, #100]	@ (8000a38 <print_hardfault_reason+0xf0>)
 80009d2:	f001 fe35 	bl	8002640 <puts>
    if (cfsr & (1 << 8))  printf(" -> Instruction Bus Error\r\n");
 80009d6:	9b00      	ldr	r3, [sp, #0]
 80009d8:	05d9      	lsls	r1, r3, #23
 80009da:	d502      	bpl.n	80009e2 <print_hardfault_reason+0x9a>
 80009dc:	4817      	ldr	r0, [pc, #92]	@ (8000a3c <print_hardfault_reason+0xf4>)
 80009de:	f001 fe2f 	bl	8002640 <puts>
    if (cfsr & (1 << 9))  printf(" -> Precise Data Bus Error\r\n");
 80009e2:	9b00      	ldr	r3, [sp, #0]
 80009e4:	059a      	lsls	r2, r3, #22
 80009e6:	d502      	bpl.n	80009ee <print_hardfault_reason+0xa6>
 80009e8:	4815      	ldr	r0, [pc, #84]	@ (8000a40 <print_hardfault_reason+0xf8>)
 80009ea:	f001 fe29 	bl	8002640 <puts>
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 80009ee:	9b00      	ldr	r3, [sp, #0]
 80009f0:	041b      	lsls	r3, r3, #16
 80009f2:	d506      	bpl.n	8000a02 <print_hardfault_reason+0xba>
 80009f4:	9903      	ldr	r1, [sp, #12]
 80009f6:	4813      	ldr	r0, [pc, #76]	@ (8000a44 <print_hardfault_reason+0xfc>)
}
 80009f8:	b005      	add	sp, #20
 80009fa:	f85d eb04 	ldr.w	lr, [sp], #4
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 80009fe:	f001 bdb7 	b.w	8002570 <iprintf>
}
 8000a02:	b005      	add	sp, #20
 8000a04:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a08:	e000ed00 	.word	0xe000ed00
 8000a0c:	08003249 	.word	0x08003249
 8000a10:	08003268 	.word	0x08003268
 8000a14:	08003279 	.word	0x08003279
 8000a18:	0800328a 	.word	0x0800328a
 8000a1c:	0800329b 	.word	0x0800329b
 8000a20:	080032ac 	.word	0x080032ac
 8000a24:	080032cd 	.word	0x080032cd
 8000a28:	080032ec 	.word	0x080032ec
 8000a2c:	08003307 	.word	0x08003307
 8000a30:	0800331c 	.word	0x0800331c
 8000a34:	0800332f 	.word	0x0800332f
 8000a38:	08003357 	.word	0x08003357
 8000a3c:	08003378 	.word	0x08003378
 8000a40:	08003393 	.word	0x08003393
 8000a44:	080033af 	.word	0x080033af

08000a48 <Error_Handler>:
 8000a48:	b672      	cpsid	i
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <Error_Handler+0x2>

08000a4c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <HAL_MspInit+0x2c>)
{
 8000a4e:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a52:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000a56:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a5a:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000a5e:	9200      	str	r2, [sp, #0]
 8000a60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000a68:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a70:	9301      	str	r3, [sp, #4]
 8000a72:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a74:	b002      	add	sp, #8
 8000a76:	4770      	bx	lr
 8000a78:	40023800 	.word	0x40023800

08000a7c <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8000a7c:	6802      	ldr	r2, [r0, #0]
{
 8000a7e:	b082      	sub	sp, #8
  if(hcrc->Instance==CRC)
 8000a80:	4b08      	ldr	r3, [pc, #32]	@ (8000aa4 <HAL_CRC_MspInit+0x28>)
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d10b      	bne.n	8000a9e <HAL_CRC_MspInit+0x22>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000a86:	f8d3 2830 	ldr.w	r2, [r3, #2096]	@ 0x830
 8000a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000a8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000a92:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000a9e:	b002      	add	sp, #8
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	40023000 	.word	0x40023000

08000aa8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000aa8:	b510      	push	{r4, lr}
 8000aaa:	b0a2      	sub	sp, #136	@ 0x88
 8000aac:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aae:	2284      	movs	r2, #132	@ 0x84
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	a801      	add	r0, sp, #4
 8000ab4:	f001 fea4 	bl	8002800 <memset>
  if(hrtc->Instance==RTC)
 8000ab8:	6822      	ldr	r2, [r4, #0]
 8000aba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae4 <HAL_RTC_MspInit+0x3c>)
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d10f      	bne.n	8000ae0 <HAL_RTC_MspInit+0x38>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ac0:	2320      	movs	r3, #32
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ac2:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ac4:	9301      	str	r3, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ac6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000aca:	930d      	str	r3, [sp, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000acc:	f000 fd9a 	bl	8001604 <HAL_RCCEx_PeriphCLKConfig>
 8000ad0:	b108      	cbz	r0, 8000ad6 <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8000ad2:	f7ff ffb9 	bl	8000a48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ad6:	4a04      	ldr	r2, [pc, #16]	@ (8000ae8 <HAL_RTC_MspInit+0x40>)
 8000ad8:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000ada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ade:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000ae0:	b022      	add	sp, #136	@ 0x88
 8000ae2:	bd10      	pop	{r4, pc}
 8000ae4:	40002800 	.word	0x40002800
 8000ae8:	40023800 	.word	0x40023800

08000aec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aee:	b0ab      	sub	sp, #172	@ 0xac
 8000af0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af2:	2214      	movs	r2, #20
 8000af4:	2100      	movs	r1, #0
 8000af6:	a804      	add	r0, sp, #16
 8000af8:	f001 fe82 	bl	8002800 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000afc:	2284      	movs	r2, #132	@ 0x84
 8000afe:	2100      	movs	r1, #0
 8000b00:	a809      	add	r0, sp, #36	@ 0x24
 8000b02:	f001 fe7d 	bl	8002800 <memset>
  if(huart->Instance==USART1)
 8000b06:	6822      	ldr	r2, [r4, #0]
 8000b08:	4b20      	ldr	r3, [pc, #128]	@ (8000b8c <HAL_UART_MspInit+0xa0>)
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d13c      	bne.n	8000b88 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b0e:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b10:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b12:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b14:	f000 fd76 	bl	8001604 <HAL_RCCEx_PeriphCLKConfig>
 8000b18:	b108      	cbz	r0, 8000b1e <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8000b1a:	f7ff ff95 	bl	8000a48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b90 <HAL_UART_MspInit+0xa4>)
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b20:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b22:	2600      	movs	r6, #0
 8000b24:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b28:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b2a:	a904      	add	r1, sp, #16
 8000b2c:	4819      	ldr	r0, [pc, #100]	@ (8000b94 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b2e:	f042 0210 	orr.w	r2, r2, #16
 8000b32:	645a      	str	r2, [r3, #68]	@ 0x44
 8000b34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b36:	f002 0210 	and.w	r2, r2, #16
 8000b3a:	9201      	str	r2, [sp, #4]
 8000b3c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b40:	f042 0202 	orr.w	r2, r2, #2
 8000b44:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b48:	f002 0202 	and.w	r2, r2, #2
 8000b4c:	9202      	str	r2, [sp, #8]
 8000b4e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b52:	f042 0201 	orr.w	r2, r2, #1
 8000b56:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b5a:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	9303      	str	r3, [sp, #12]
 8000b62:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b64:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b66:	e9cd 6506 	strd	r6, r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	e9cd 3704 	strd	r3, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6e:	f000 f9b1 	bl	8000ed4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b72:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	a904      	add	r1, sp, #16
 8000b78:	4807      	ldr	r0, [pc, #28]	@ (8000b98 <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b7a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b80:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b84:	f000 f9a6 	bl	8000ed4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000b88:	b02b      	add	sp, #172	@ 0xac
 8000b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b8c:	40011000 	.word	0x40011000
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40020400 	.word	0x40020400
 8000b98:	40020000 	.word	0x40020000

08000b9c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b9c:	e7fe      	b.n	8000b9c <NMI_Handler>

08000b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	print_hardfault_reason();
 8000ba0:	f7ff fed2 	bl	8000948 <print_hardfault_reason>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <HardFault_Handler+0x6>

08000ba6 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <MemManage_Handler>

08000ba8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <BusFault_Handler>

08000baa <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <UsageFault_Handler>

08000bac <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bac:	4770      	bx	lr

08000bae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000bae:	4770      	bx	lr

08000bb0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000bb0:	4770      	bx	lr

08000bb2 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb2:	f000 b8b5 	b.w	8000d20 <HAL_IncTick>

08000bb6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bb6:	b570      	push	{r4, r5, r6, lr}
 8000bb8:	460d      	mov	r5, r1
 8000bba:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bbc:	460e      	mov	r6, r1
 8000bbe:	1b73      	subs	r3, r6, r5
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	dc01      	bgt.n	8000bc8 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000bc4:	4620      	mov	r0, r4
 8000bc6:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000bc8:	f3af 8000 	nop.w
 8000bcc:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd0:	e7f5      	b.n	8000bbe <_read+0x8>

08000bd2 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd6:	4770      	bx	lr

08000bd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000bd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8000bdc:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000bde:	604b      	str	r3, [r1, #4]
}
 8000be0:	4770      	bx	lr

08000be2 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000be2:	2001      	movs	r0, #1
 8000be4:	4770      	bx	lr

08000be6 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000be6:	2000      	movs	r0, #0
 8000be8:	4770      	bx	lr
	...

08000bec <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bec:	4a0b      	ldr	r2, [pc, #44]	@ (8000c1c <_sbrk+0x30>)
{
 8000bee:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000bf0:	6811      	ldr	r1, [r2, #0]
{
 8000bf2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000bf4:	b909      	cbnz	r1, 8000bfa <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000bf6:	490a      	ldr	r1, [pc, #40]	@ (8000c20 <_sbrk+0x34>)
 8000bf8:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfa:	6810      	ldr	r0, [r2, #0]
 8000bfc:	4909      	ldr	r1, [pc, #36]	@ (8000c24 <_sbrk+0x38>)
 8000bfe:	4c0a      	ldr	r4, [pc, #40]	@ (8000c28 <_sbrk+0x3c>)
 8000c00:	4403      	add	r3, r0
 8000c02:	1b09      	subs	r1, r1, r4
 8000c04:	428b      	cmp	r3, r1
 8000c06:	d906      	bls.n	8000c16 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000c08:	f001 fe58 	bl	80028bc <__errno>
 8000c0c:	230c      	movs	r3, #12
 8000c0e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000c14:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000c16:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000c18:	e7fc      	b.n	8000c14 <_sbrk+0x28>
 8000c1a:	bf00      	nop
 8000c1c:	20000150 	.word	0x20000150
 8000c20:	200002a8 	.word	0x200002a8
 8000c24:	20050000 	.word	0x20050000
 8000c28:	00000400 	.word	0x00000400

08000c2c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c2c:	4a03      	ldr	r2, [pc, #12]	@ (8000c3c <SystemInit+0x10>)
 8000c2e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000c32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c36:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c3a:	4770      	bx	lr
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c44:	f7ff fff2 	bl	8000c2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c48:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c4a:	490d      	ldr	r1, [pc, #52]	@ (8000c80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c50:	e002      	b.n	8000c58 <LoopCopyDataInit>

08000c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c56:	3304      	adds	r3, #4

08000c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c5c:	d3f9      	bcc.n	8000c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c60:	4c0a      	ldr	r4, [pc, #40]	@ (8000c8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c64:	e001      	b.n	8000c6a <LoopFillZerobss>

08000c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c68:	3204      	adds	r2, #4

08000c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c6c:	d3fb      	bcc.n	8000c66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c6e:	f001 fe2b 	bl	80028c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c72:	f7ff fd9d 	bl	80007b0 <main>
  bx  lr    
 8000c76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c80:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c84:	0800342c 	.word	0x0800342c
  ldr r2, =_sbss
 8000c88:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c8c:	200002a4 	.word	0x200002a4

08000c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c90:	e7fe      	b.n	8000c90 <ADC_IRQHandler>

08000c92 <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 8000c92:	4770      	bx	lr

08000c94 <HAL_DeInit>:
{
 8000c94:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <HAL_DeInit+0x28>)
 8000c98:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 8000c9c:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 8000c9e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000ca0:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 8000ca2:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000ca4:	625c      	str	r4, [r3, #36]	@ 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 8000ca6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000ca8:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 8000caa:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000cac:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 8000cae:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000cb0:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 8000cb2:	f7ff ffee 	bl	8000c92 <HAL_MspDeInit>
}
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	bd10      	pop	{r4, pc}
 8000cba:	bf00      	nop
 8000cbc:	40023800 	.word	0x40023800

08000cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <HAL_InitTick+0x3c>)
{
 8000cc4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cc6:	781a      	ldrb	r2, [r3, #0]
 8000cc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ccc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8000d00 <HAL_InitTick+0x40>)
 8000cd2:	6810      	ldr	r0, [r2, #0]
 8000cd4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000cd8:	f000 f878 	bl	8000dcc <HAL_SYSTICK_Config>
 8000cdc:	4604      	mov	r4, r0
 8000cde:	b958      	cbnz	r0, 8000cf8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ce0:	2d0f      	cmp	r5, #15
 8000ce2:	d809      	bhi.n	8000cf8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	4629      	mov	r1, r5
 8000ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cec:	f000 f83c 	bl	8000d68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <HAL_InitTick+0x44>)
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000cf6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	e7fc      	b.n	8000cf6 <HAL_InitTick+0x36>
 8000cfc:	20000004 	.word	0x20000004
 8000d00:	20000000 	.word	0x20000000
 8000d04:	20000008 	.word	0x20000008

08000d08 <HAL_Init>:
{
 8000d08:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d0a:	2003      	movs	r0, #3
 8000d0c:	f000 f81a 	bl	8000d44 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d10:	2000      	movs	r0, #0
 8000d12:	f7ff ffd5 	bl	8000cc0 <HAL_InitTick>
  HAL_MspInit();
 8000d16:	f7ff fe99 	bl	8000a4c <HAL_MspInit>
}
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	bd08      	pop	{r3, pc}
	...

08000d20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000d20:	4a03      	ldr	r2, [pc, #12]	@ (8000d30 <HAL_IncTick+0x10>)
 8000d22:	4b04      	ldr	r3, [pc, #16]	@ (8000d34 <HAL_IncTick+0x14>)
 8000d24:	6811      	ldr	r1, [r2, #0]
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	440b      	add	r3, r1
 8000d2a:	6013      	str	r3, [r2, #0]
}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	20000154 	.word	0x20000154
 8000d34:	20000004 	.word	0x20000004

08000d38 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d38:	4b01      	ldr	r3, [pc, #4]	@ (8000d40 <HAL_GetTick+0x8>)
 8000d3a:	6818      	ldr	r0, [r3, #0]
}
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000154 	.word	0x20000154

08000d44 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d44:	4907      	ldr	r1, [pc, #28]	@ (8000d64 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d46:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d48:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d4a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d4e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000d52:	0412      	lsls	r2, r2, #16
 8000d54:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000d60:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d62:	4770      	bx	lr
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d68:	4b16      	ldr	r3, [pc, #88]	@ (8000dc4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d6a:	b530      	push	{r4, r5, lr}
 8000d6c:	68dc      	ldr	r4, [r3, #12]
 8000d6e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d72:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d76:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d78:	2b04      	cmp	r3, #4
 8000d7a:	bf28      	it	cs
 8000d7c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7e:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d80:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d84:	bf8c      	ite	hi
 8000d86:	3c03      	subhi	r4, #3
 8000d88:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d8a:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8000d8e:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d90:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d94:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d98:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d9c:	fa03 f304 	lsl.w	r3, r3, r4
 8000da0:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000da8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000daa:	db06      	blt.n	8000dba <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dac:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000db0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000db4:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000db8:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dba:	f000 000f 	and.w	r0, r0, #15
 8000dbe:	4a02      	ldr	r2, [pc, #8]	@ (8000dc8 <HAL_NVIC_SetPriority+0x60>)
 8000dc0:	5413      	strb	r3, [r2, r0]
 8000dc2:	e7f9      	b.n	8000db8 <HAL_NVIC_SetPriority+0x50>
 8000dc4:	e000ed00 	.word	0xe000ed00
 8000dc8:	e000ed14 	.word	0xe000ed14

08000dcc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dcc:	3801      	subs	r0, #1
 8000dce:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000dd2:	d20b      	bcs.n	8000dec <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <HAL_SYSTICK_Config+0x24>)
 8000dda:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ddc:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dde:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de0:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de4:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de6:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000dec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000df4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000df8:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <HAL_MPU_Disable+0x18>)
 8000dfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dfc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e02:	2200      	movs	r2, #0
 8000e04:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000e10:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000e12:	4604      	mov	r4, r0
 8000e14:	b908      	cbnz	r0, 8000e1a <HAL_CRC_Init+0xa>
  {
    return HAL_ERROR;
 8000e16:	2001      	movs	r0, #1
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000e18:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000e1a:	7f43      	ldrb	r3, [r0, #29]
 8000e1c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000e20:	b913      	cbnz	r3, 8000e28 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 8000e22:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8000e24:	f7ff fe2a 	bl	8000a7c <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000e2c:	7923      	ldrb	r3, [r4, #4]
 8000e2e:	b9e3      	cbnz	r3, 8000e6a <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000e30:	6823      	ldr	r3, [r4, #0]
 8000e32:	4a13      	ldr	r2, [pc, #76]	@ (8000e80 <HAL_CRC_Init+0x70>)
 8000e34:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000e36:	689a      	ldr	r2, [r3, #8]
 8000e38:	f022 0218 	bic.w	r2, r2, #24
 8000e3c:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000e3e:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000e40:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000e42:	b9d2      	cbnz	r2, 8000e7a <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000e48:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 8000e4a:	2000      	movs	r0, #0
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	6961      	ldr	r1, [r4, #20]
 8000e50:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000e54:	430a      	orrs	r2, r1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000e56:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000e58:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000e5a:	689a      	ldr	r2, [r3, #8]
 8000e5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e60:	430a      	orrs	r2, r1
 8000e62:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8000e64:	2301      	movs	r3, #1
 8000e66:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8000e68:	e7d6      	b.n	8000e18 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000e6a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8000e6e:	4620      	mov	r0, r4
 8000e70:	f000 f808 	bl	8000e84 <HAL_CRCEx_Polynomial_Set>
 8000e74:	2800      	cmp	r0, #0
 8000e76:	d0e2      	beq.n	8000e3e <HAL_CRC_Init+0x2e>
 8000e78:	e7cd      	b.n	8000e16 <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000e7a:	6922      	ldr	r2, [r4, #16]
 8000e7c:	e7e4      	b.n	8000e48 <HAL_CRC_Init+0x38>
 8000e7e:	bf00      	nop
 8000e80:	04c11db7 	.word	0x04c11db7

08000e84 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000e84:	07cb      	lsls	r3, r1, #31
{
 8000e86:	b510      	push	{r4, lr}
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000e88:	d50d      	bpl.n	8000ea6 <HAL_CRCEx_Polynomial_Set+0x22>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000e8a:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	d31d      	bcc.n	8000ecc <HAL_CRCEx_Polynomial_Set+0x48>
 8000e90:	fa21 f403 	lsr.w	r4, r1, r3
 8000e94:	07e4      	lsls	r4, r4, #31
 8000e96:	d5f9      	bpl.n	8000e8c <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 8000e98:	2a10      	cmp	r2, #16
 8000e9a:	d013      	beq.n	8000ec4 <HAL_CRCEx_Polynomial_Set+0x40>
 8000e9c:	2a10      	cmp	r2, #16
 8000e9e:	d804      	bhi.n	8000eaa <HAL_CRCEx_Polynomial_Set+0x26>
 8000ea0:	b13a      	cbz	r2, 8000eb2 <HAL_CRCEx_Polynomial_Set+0x2e>
 8000ea2:	2a08      	cmp	r2, #8
 8000ea4:	d010      	beq.n	8000ec8 <HAL_CRCEx_Polynomial_Set+0x44>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
        {
          status =   HAL_ERROR;
 8000ea6:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 8000ea8:	e00b      	b.n	8000ec2 <HAL_CRCEx_Polynomial_Set+0x3e>
    switch (PolyLength)
 8000eaa:	2a18      	cmp	r2, #24
 8000eac:	d1fb      	bne.n	8000ea6 <HAL_CRCEx_Polynomial_Set+0x22>
        if (msb >= HAL_CRC_LENGTH_7B)
 8000eae:	2b06      	cmp	r3, #6
        if (msb >= HAL_CRC_LENGTH_16B)
 8000eb0:	d8f9      	bhi.n	8000ea6 <HAL_CRCEx_Polynomial_Set+0x22>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000eb2:	6800      	ldr	r0, [r0, #0]
 8000eb4:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000eb6:	6883      	ldr	r3, [r0, #8]
 8000eb8:	f023 0318 	bic.w	r3, r3, #24
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	6083      	str	r3, [r0, #8]
 8000ec0:	2000      	movs	r0, #0
}
 8000ec2:	bd10      	pop	{r4, pc}
        if (msb >= HAL_CRC_LENGTH_8B)
 8000ec4:	2b07      	cmp	r3, #7
 8000ec6:	e7f3      	b.n	8000eb0 <HAL_CRCEx_Polynomial_Set+0x2c>
        if (msb >= HAL_CRC_LENGTH_16B)
 8000ec8:	2b0f      	cmp	r3, #15
 8000eca:	e7f1      	b.n	8000eb0 <HAL_CRCEx_Polynomial_Set+0x2c>
    switch (PolyLength)
 8000ecc:	2a10      	cmp	r2, #16
 8000ece:	d1e5      	bne.n	8000e9c <HAL_CRCEx_Polynomial_Set+0x18>
 8000ed0:	e7e9      	b.n	8000ea6 <HAL_CRCEx_Polynomial_Set+0x22>
	...

08000ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8000ed8:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 8001098 <HAL_GPIO_Init+0x1c4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ede:	4a6c      	ldr	r2, [pc, #432]	@ (8001090 <HAL_GPIO_Init+0x1bc>)
    ioposition = ((uint32_t)0x01) << position;
 8000ee0:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ee2:	680d      	ldr	r5, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8000ee4:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ee6:	ea04 0605 	and.w	r6, r4, r5
    if (iocurrent == ioposition)
 8000eea:	43ac      	bics	r4, r5
 8000eec:	f040 80b7 	bne.w	800105e <HAL_GPIO_Init+0x18a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ef0:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000ef2:	2703      	movs	r7, #3
 8000ef4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ef8:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000efc:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f00:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f02:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f06:	2f01      	cmp	r7, #1
 8000f08:	d834      	bhi.n	8000f74 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 8000f0a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f0c:	ea07 080c 	and.w	r8, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 8000f10:	68cf      	ldr	r7, [r1, #12]
 8000f12:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f16:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OSPEEDR = temp;
 8000f1a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f1c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f1e:	ea27 0806 	bic.w	r8, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f22:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8000f26:	409f      	lsls	r7, r3
 8000f28:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8000f2c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8000f2e:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f30:	2c02      	cmp	r4, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f32:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000f36:	688f      	ldr	r7, [r1, #8]
 8000f38:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f3c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 8000f40:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f42:	d119      	bne.n	8000f78 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3];
 8000f44:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f48:	f003 0a07 	and.w	sl, r3, #7
 8000f4c:	f04f 0b0f 	mov.w	fp, #15
 8000f50:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8000f54:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000f58:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f5c:	fa0b fb0a 	lsl.w	fp, fp, sl
 8000f60:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000f64:	690f      	ldr	r7, [r1, #16]
 8000f66:	fa07 f70a 	lsl.w	r7, r7, sl
 8000f6a:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3] = temp;
 8000f6e:	f8c8 7020 	str.w	r7, [r8, #32]
 8000f72:	e001      	b.n	8000f78 <HAL_GPIO_Init+0xa4>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f74:	2c03      	cmp	r4, #3
 8000f76:	d1da      	bne.n	8000f2e <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8000f78:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f7a:	fa04 f40e 	lsl.w	r4, r4, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f7e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000f82:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f86:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 8000f8a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f8c:	d067      	beq.n	800105e <HAL_GPIO_Init+0x18a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 8000f92:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000f96:	f003 0c03 	and.w	ip, r3, #3
 8000f9a:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9e:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000fa2:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000fa6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000faa:	f8c9 4044 	str.w	r4, [r9, #68]	@ 0x44
 8000fae:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 8000fb2:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000fb6:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fba:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8000fbe:	9401      	str	r4, [sp, #4]
 8000fc0:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000fc2:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000fc4:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000fc8:	4c32      	ldr	r4, [pc, #200]	@ (8001094 <HAL_GPIO_Init+0x1c0>)
 8000fca:	42a0      	cmp	r0, r4
 8000fcc:	d04e      	beq.n	800106c <HAL_GPIO_Init+0x198>
 8000fce:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000fd2:	42a0      	cmp	r0, r4
 8000fd4:	d04c      	beq.n	8001070 <HAL_GPIO_Init+0x19c>
 8000fd6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000fda:	42a0      	cmp	r0, r4
 8000fdc:	d04a      	beq.n	8001074 <HAL_GPIO_Init+0x1a0>
 8000fde:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000fe2:	42a0      	cmp	r0, r4
 8000fe4:	d048      	beq.n	8001078 <HAL_GPIO_Init+0x1a4>
 8000fe6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000fea:	42a0      	cmp	r0, r4
 8000fec:	d046      	beq.n	800107c <HAL_GPIO_Init+0x1a8>
 8000fee:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ff2:	42a0      	cmp	r0, r4
 8000ff4:	d044      	beq.n	8001080 <HAL_GPIO_Init+0x1ac>
 8000ff6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ffa:	42a0      	cmp	r0, r4
 8000ffc:	d042      	beq.n	8001084 <HAL_GPIO_Init+0x1b0>
 8000ffe:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001002:	42a0      	cmp	r0, r4
 8001004:	d040      	beq.n	8001088 <HAL_GPIO_Init+0x1b4>
 8001006:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800100a:	42a0      	cmp	r0, r4
 800100c:	d03e      	beq.n	800108c <HAL_GPIO_Init+0x1b8>
 800100e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001012:	42a0      	cmp	r0, r4
 8001014:	bf14      	ite	ne
 8001016:	240a      	movne	r4, #10
 8001018:	2409      	moveq	r4, #9
 800101a:	fa04 f40c 	lsl.w	r4, r4, ip
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800101e:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001022:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001026:	60bc      	str	r4, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8001028:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->RTSR;
 800102c:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 800102e:	bf0c      	ite	eq
 8001030:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8001032:	4334      	orrne	r4, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001034:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        EXTI->RTSR = temp;
 8001038:	6094      	str	r4, [r2, #8]
        temp = EXTI->FTSR;
 800103a:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 800103c:	bf0c      	ite	eq
 800103e:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8001040:	4334      	orrne	r4, r6
        }
        EXTI->FTSR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001042:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI->FTSR = temp;
 8001046:	60d4      	str	r4, [r2, #12]
        temp = EXTI->EMR;
 8001048:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 800104a:	bf0c      	ite	eq
 800104c:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 800104e:	4334      	orrne	r4, r6
        EXTI->EMR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001050:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 8001052:	6054      	str	r4, [r2, #4]
        temp = EXTI->IMR;
 8001054:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001056:	bf54      	ite	pl
 8001058:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 800105a:	4334      	orrmi	r4, r6
        }
        EXTI->IMR = temp;
 800105c:	6014      	str	r4, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800105e:	3301      	adds	r3, #1
 8001060:	2b10      	cmp	r3, #16
 8001062:	f47f af3d 	bne.w	8000ee0 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001066:	b003      	add	sp, #12
 8001068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800106c:	2400      	movs	r4, #0
 800106e:	e7d4      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001070:	2401      	movs	r4, #1
 8001072:	e7d2      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001074:	2402      	movs	r4, #2
 8001076:	e7d0      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001078:	2403      	movs	r4, #3
 800107a:	e7ce      	b.n	800101a <HAL_GPIO_Init+0x146>
 800107c:	2404      	movs	r4, #4
 800107e:	e7cc      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001080:	2405      	movs	r4, #5
 8001082:	e7ca      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001084:	2406      	movs	r4, #6
 8001086:	e7c8      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001088:	2407      	movs	r4, #7
 800108a:	e7c6      	b.n	800101a <HAL_GPIO_Init+0x146>
 800108c:	2408      	movs	r4, #8
 800108e:	e7c4      	b.n	800101a <HAL_GPIO_Init+0x146>
 8001090:	40013c00 	.word	0x40013c00
 8001094:	40020000 	.word	0x40020000
 8001098:	40023800 	.word	0x40023800

0800109c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800109c:	b10a      	cbz	r2, 80010a2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800109e:	6181      	str	r1, [r0, #24]
  }
}
 80010a0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80010a2:	0409      	lsls	r1, r1, #16
 80010a4:	e7fb      	b.n	800109e <HAL_GPIO_WritePin+0x2>
	...

080010a8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010a8:	4a02      	ldr	r2, [pc, #8]	@ (80010b4 <HAL_PWR_EnableBkUpAccess+0xc>)
 80010aa:	6813      	ldr	r3, [r2, #0]
 80010ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b0:	6013      	str	r3, [r2, #0]
}
 80010b2:	4770      	bx	lr
 80010b4:	40007000 	.word	0x40007000

080010b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010bc:	4604      	mov	r4, r0
 80010be:	b340      	cbz	r0, 8001112 <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c0:	6803      	ldr	r3, [r0, #0]
 80010c2:	07de      	lsls	r6, r3, #31
 80010c4:	d410      	bmi.n	80010e8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010c6:	6823      	ldr	r3, [r4, #0]
 80010c8:	079d      	lsls	r5, r3, #30
 80010ca:	d461      	bmi.n	8001190 <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010cc:	6823      	ldr	r3, [r4, #0]
 80010ce:	0719      	lsls	r1, r3, #28
 80010d0:	f100 80a6 	bmi.w	8001220 <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010d4:	6823      	ldr	r3, [r4, #0]
 80010d6:	075a      	lsls	r2, r3, #29
 80010d8:	f100 80c7 	bmi.w	800126a <HAL_RCC_OscConfig+0x1b2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010dc:	69a2      	ldr	r2, [r4, #24]
 80010de:	2a00      	cmp	r2, #0
 80010e0:	f040 8130 	bne.w	8001344 <HAL_RCC_OscConfig+0x28c>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80010e4:	2000      	movs	r0, #0
 80010e6:	e02c      	b.n	8001142 <HAL_RCC_OscConfig+0x8a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010e8:	4b94      	ldr	r3, [pc, #592]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	f002 020c 	and.w	r2, r2, #12
 80010f0:	2a04      	cmp	r2, #4
 80010f2:	d007      	beq.n	8001104 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010f4:	689a      	ldr	r2, [r3, #8]
 80010f6:	f002 020c 	and.w	r2, r2, #12
 80010fa:	2a08      	cmp	r2, #8
 80010fc:	d10b      	bne.n	8001116 <HAL_RCC_OscConfig+0x5e>
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	0259      	lsls	r1, r3, #9
 8001102:	d508      	bpl.n	8001116 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001104:	4b8d      	ldr	r3, [pc, #564]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	039a      	lsls	r2, r3, #14
 800110a:	d5dc      	bpl.n	80010c6 <HAL_RCC_OscConfig+0xe>
 800110c:	6863      	ldr	r3, [r4, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1d9      	bne.n	80010c6 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8001112:	2001      	movs	r0, #1
 8001114:	e015      	b.n	8001142 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001116:	6863      	ldr	r3, [r4, #4]
 8001118:	4d88      	ldr	r5, [pc, #544]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 800111a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800111e:	d113      	bne.n	8001148 <HAL_RCC_OscConfig+0x90>
 8001120:	682b      	ldr	r3, [r5, #0]
 8001122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001126:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001128:	f7ff fe06 	bl	8000d38 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112c:	4e83      	ldr	r6, [pc, #524]	@ (800133c <HAL_RCC_OscConfig+0x284>)
        tickstart = HAL_GetTick();
 800112e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001130:	6833      	ldr	r3, [r6, #0]
 8001132:	039b      	lsls	r3, r3, #14
 8001134:	d4c7      	bmi.n	80010c6 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001136:	f7ff fdff 	bl	8000d38 <HAL_GetTick>
 800113a:	1b40      	subs	r0, r0, r5
 800113c:	2864      	cmp	r0, #100	@ 0x64
 800113e:	d9f7      	bls.n	8001130 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8001140:	2003      	movs	r0, #3
}
 8001142:	b002      	add	sp, #8
 8001144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001148:	b99b      	cbnz	r3, 8001172 <HAL_RCC_OscConfig+0xba>
 800114a:	682b      	ldr	r3, [r5, #0]
 800114c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001150:	602b      	str	r3, [r5, #0]
 8001152:	682b      	ldr	r3, [r5, #0]
 8001154:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001158:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800115a:	f7ff fded 	bl	8000d38 <HAL_GetTick>
 800115e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001160:	682b      	ldr	r3, [r5, #0]
 8001162:	039f      	lsls	r7, r3, #14
 8001164:	d5af      	bpl.n	80010c6 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001166:	f7ff fde7 	bl	8000d38 <HAL_GetTick>
 800116a:	1b80      	subs	r0, r0, r6
 800116c:	2864      	cmp	r0, #100	@ 0x64
 800116e:	d9f7      	bls.n	8001160 <HAL_RCC_OscConfig+0xa8>
 8001170:	e7e6      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001172:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001176:	682b      	ldr	r3, [r5, #0]
 8001178:	d103      	bne.n	8001182 <HAL_RCC_OscConfig+0xca>
 800117a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800117e:	602b      	str	r3, [r5, #0]
 8001180:	e7ce      	b.n	8001120 <HAL_RCC_OscConfig+0x68>
 8001182:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001186:	602b      	str	r3, [r5, #0]
 8001188:	682b      	ldr	r3, [r5, #0]
 800118a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800118e:	e7ca      	b.n	8001126 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001190:	4b6a      	ldr	r3, [pc, #424]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 8001192:	689a      	ldr	r2, [r3, #8]
 8001194:	f012 0f0c 	tst.w	r2, #12
 8001198:	d007      	beq.n	80011aa <HAL_RCC_OscConfig+0xf2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800119a:	689a      	ldr	r2, [r3, #8]
 800119c:	f002 020c 	and.w	r2, r2, #12
 80011a0:	2a08      	cmp	r2, #8
 80011a2:	d111      	bne.n	80011c8 <HAL_RCC_OscConfig+0x110>
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	025d      	lsls	r5, r3, #9
 80011a8:	d40e      	bmi.n	80011c8 <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011aa:	4a64      	ldr	r2, [pc, #400]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 80011ac:	6813      	ldr	r3, [r2, #0]
 80011ae:	0799      	lsls	r1, r3, #30
 80011b0:	d502      	bpl.n	80011b8 <HAL_RCC_OscConfig+0x100>
 80011b2:	68e3      	ldr	r3, [r4, #12]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d1ac      	bne.n	8001112 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b8:	6813      	ldr	r3, [r2, #0]
 80011ba:	6921      	ldr	r1, [r4, #16]
 80011bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80011c0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80011c4:	6013      	str	r3, [r2, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c6:	e781      	b.n	80010cc <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011c8:	68e3      	ldr	r3, [r4, #12]
 80011ca:	4d5c      	ldr	r5, [pc, #368]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 80011cc:	b1bb      	cbz	r3, 80011fe <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_ENABLE();
 80011ce:	682b      	ldr	r3, [r5, #0]
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80011d6:	f7ff fdaf 	bl	8000d38 <HAL_GetTick>
 80011da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011dc:	682b      	ldr	r3, [r5, #0]
 80011de:	079b      	lsls	r3, r3, #30
 80011e0:	d507      	bpl.n	80011f2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e2:	682b      	ldr	r3, [r5, #0]
 80011e4:	6922      	ldr	r2, [r4, #16]
 80011e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80011ea:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80011ee:	602b      	str	r3, [r5, #0]
 80011f0:	e76c      	b.n	80010cc <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011f2:	f7ff fda1 	bl	8000d38 <HAL_GetTick>
 80011f6:	1b80      	subs	r0, r0, r6
 80011f8:	2802      	cmp	r0, #2
 80011fa:	d9ef      	bls.n	80011dc <HAL_RCC_OscConfig+0x124>
 80011fc:	e7a0      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 80011fe:	682b      	ldr	r3, [r5, #0]
 8001200:	f023 0301 	bic.w	r3, r3, #1
 8001204:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001206:	f7ff fd97 	bl	8000d38 <HAL_GetTick>
 800120a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800120c:	682b      	ldr	r3, [r5, #0]
 800120e:	079f      	lsls	r7, r3, #30
 8001210:	f57f af5c 	bpl.w	80010cc <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001214:	f7ff fd90 	bl	8000d38 <HAL_GetTick>
 8001218:	1b80      	subs	r0, r0, r6
 800121a:	2802      	cmp	r0, #2
 800121c:	d9f6      	bls.n	800120c <HAL_RCC_OscConfig+0x154>
 800121e:	e78f      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001220:	6963      	ldr	r3, [r4, #20]
 8001222:	4d46      	ldr	r5, [pc, #280]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 8001224:	b183      	cbz	r3, 8001248 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 8001226:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800122e:	f7ff fd83 	bl	8000d38 <HAL_GetTick>
 8001232:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001234:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001236:	079b      	lsls	r3, r3, #30
 8001238:	f53f af4c 	bmi.w	80010d4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800123c:	f7ff fd7c 	bl	8000d38 <HAL_GetTick>
 8001240:	1b80      	subs	r0, r0, r6
 8001242:	2802      	cmp	r0, #2
 8001244:	d9f6      	bls.n	8001234 <HAL_RCC_OscConfig+0x17c>
 8001246:	e77b      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 8001248:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800124a:	f023 0301 	bic.w	r3, r3, #1
 800124e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8001250:	f7ff fd72 	bl	8000d38 <HAL_GetTick>
 8001254:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001256:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8001258:	079f      	lsls	r7, r3, #30
 800125a:	f57f af3b 	bpl.w	80010d4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800125e:	f7ff fd6b 	bl	8000d38 <HAL_GetTick>
 8001262:	1b80      	subs	r0, r0, r6
 8001264:	2802      	cmp	r0, #2
 8001266:	d9f6      	bls.n	8001256 <HAL_RCC_OscConfig+0x19e>
 8001268:	e76a      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800126a:	4b34      	ldr	r3, [pc, #208]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 800126c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800126e:	00d5      	lsls	r5, r2, #3
 8001270:	d427      	bmi.n	80012c2 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001272:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 8001274:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800127a:	641a      	str	r2, [r3, #64]	@ 0x40
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001286:	4d2e      	ldr	r5, [pc, #184]	@ (8001340 <HAL_RCC_OscConfig+0x288>)
 8001288:	682b      	ldr	r3, [r5, #0]
 800128a:	05d8      	lsls	r0, r3, #23
 800128c:	d51b      	bpl.n	80012c6 <HAL_RCC_OscConfig+0x20e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800128e:	68a3      	ldr	r3, [r4, #8]
 8001290:	4d2a      	ldr	r5, [pc, #168]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 8001292:	2b01      	cmp	r3, #1
 8001294:	d127      	bne.n	80012e6 <HAL_RCC_OscConfig+0x22e>
 8001296:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	672b      	str	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800129e:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80012a2:	f7ff fd49 	bl	8000d38 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012a6:	4e25      	ldr	r6, [pc, #148]	@ (800133c <HAL_RCC_OscConfig+0x284>)
      tickstart = HAL_GetTick();
 80012a8:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012aa:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80012ac:	079a      	lsls	r2, r3, #30
 80012ae:	d53f      	bpl.n	8001330 <HAL_RCC_OscConfig+0x278>
    if (pwrclkchanged == SET)
 80012b0:	2f00      	cmp	r7, #0
 80012b2:	f43f af13 	beq.w	80010dc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80012b6:	4a21      	ldr	r2, [pc, #132]	@ (800133c <HAL_RCC_OscConfig+0x284>)
 80012b8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80012ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012be:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c0:	e70c      	b.n	80010dc <HAL_RCC_OscConfig+0x24>
  FlagStatus pwrclkchanged = RESET;
 80012c2:	2700      	movs	r7, #0
 80012c4:	e7df      	b.n	8001286 <HAL_RCC_OscConfig+0x1ce>
      PWR->CR1 |= PWR_CR1_DBP;
 80012c6:	682b      	ldr	r3, [r5, #0]
 80012c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012cc:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80012ce:	f7ff fd33 	bl	8000d38 <HAL_GetTick>
 80012d2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012d4:	682b      	ldr	r3, [r5, #0]
 80012d6:	05d9      	lsls	r1, r3, #23
 80012d8:	d4d9      	bmi.n	800128e <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012da:	f7ff fd2d 	bl	8000d38 <HAL_GetTick>
 80012de:	1b80      	subs	r0, r0, r6
 80012e0:	2864      	cmp	r0, #100	@ 0x64
 80012e2:	d9f7      	bls.n	80012d4 <HAL_RCC_OscConfig+0x21c>
 80012e4:	e72c      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e6:	b9ab      	cbnz	r3, 8001314 <HAL_RCC_OscConfig+0x25c>
 80012e8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ea:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ee:	f023 0301 	bic.w	r3, r3, #1
 80012f2:	672b      	str	r3, [r5, #112]	@ 0x70
 80012f4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80012f6:	f023 0304 	bic.w	r3, r3, #4
 80012fa:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80012fc:	f7ff fd1c 	bl	8000d38 <HAL_GetTick>
 8001300:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001302:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001304:	079b      	lsls	r3, r3, #30
 8001306:	d5d3      	bpl.n	80012b0 <HAL_RCC_OscConfig+0x1f8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001308:	f7ff fd16 	bl	8000d38 <HAL_GetTick>
 800130c:	1b80      	subs	r0, r0, r6
 800130e:	4540      	cmp	r0, r8
 8001310:	d9f7      	bls.n	8001302 <HAL_RCC_OscConfig+0x24a>
 8001312:	e715      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001314:	2b05      	cmp	r3, #5
 8001316:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001318:	d103      	bne.n	8001322 <HAL_RCC_OscConfig+0x26a>
 800131a:	f043 0304 	orr.w	r3, r3, #4
 800131e:	672b      	str	r3, [r5, #112]	@ 0x70
 8001320:	e7b9      	b.n	8001296 <HAL_RCC_OscConfig+0x1de>
 8001322:	f023 0301 	bic.w	r3, r3, #1
 8001326:	672b      	str	r3, [r5, #112]	@ 0x70
 8001328:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800132a:	f023 0304 	bic.w	r3, r3, #4
 800132e:	e7b5      	b.n	800129c <HAL_RCC_OscConfig+0x1e4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001330:	f7ff fd02 	bl	8000d38 <HAL_GetTick>
 8001334:	1b40      	subs	r0, r0, r5
 8001336:	4540      	cmp	r0, r8
 8001338:	d9b7      	bls.n	80012aa <HAL_RCC_OscConfig+0x1f2>
 800133a:	e701      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
 800133c:	40023800 	.word	0x40023800
 8001340:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001344:	4d38      	ldr	r5, [pc, #224]	@ (8001428 <HAL_RCC_OscConfig+0x370>)
 8001346:	68ab      	ldr	r3, [r5, #8]
 8001348:	f003 030c 	and.w	r3, r3, #12
 800134c:	2b08      	cmp	r3, #8
 800134e:	d041      	beq.n	80013d4 <HAL_RCC_OscConfig+0x31c>
        __HAL_RCC_PLL_DISABLE();
 8001350:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001352:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001354:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001358:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800135a:	d12e      	bne.n	80013ba <HAL_RCC_OscConfig+0x302>
        tickstart = HAL_GetTick();
 800135c:	f7ff fcec 	bl	8000d38 <HAL_GetTick>
 8001360:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001362:	682b      	ldr	r3, [r5, #0]
 8001364:	0199      	lsls	r1, r3, #6
 8001366:	d422      	bmi.n	80013ae <HAL_RCC_OscConfig+0x2f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001368:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800136a:	085b      	lsrs	r3, r3, #1
 800136c:	1e5a      	subs	r2, r3, #1
 800136e:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001372:	430b      	orrs	r3, r1
 8001374:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001378:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800137a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800137e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001380:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001384:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001388:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800138a:	682b      	ldr	r3, [r5, #0]
 800138c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001390:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001392:	f7ff fcd1 	bl	8000d38 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001396:	4d24      	ldr	r5, [pc, #144]	@ (8001428 <HAL_RCC_OscConfig+0x370>)
        tickstart = HAL_GetTick();
 8001398:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800139a:	682b      	ldr	r3, [r5, #0]
 800139c:	019a      	lsls	r2, r3, #6
 800139e:	f53f aea1 	bmi.w	80010e4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a2:	f7ff fcc9 	bl	8000d38 <HAL_GetTick>
 80013a6:	1b00      	subs	r0, r0, r4
 80013a8:	2802      	cmp	r0, #2
 80013aa:	d9f6      	bls.n	800139a <HAL_RCC_OscConfig+0x2e2>
 80013ac:	e6c8      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ae:	f7ff fcc3 	bl	8000d38 <HAL_GetTick>
 80013b2:	1b80      	subs	r0, r0, r6
 80013b4:	2802      	cmp	r0, #2
 80013b6:	d9d4      	bls.n	8001362 <HAL_RCC_OscConfig+0x2aa>
 80013b8:	e6c2      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 80013ba:	f7ff fcbd 	bl	8000d38 <HAL_GetTick>
 80013be:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013c0:	682b      	ldr	r3, [r5, #0]
 80013c2:	019b      	lsls	r3, r3, #6
 80013c4:	f57f ae8e 	bpl.w	80010e4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c8:	f7ff fcb6 	bl	8000d38 <HAL_GetTick>
 80013cc:	1b00      	subs	r0, r0, r4
 80013ce:	2802      	cmp	r0, #2
 80013d0:	d9f6      	bls.n	80013c0 <HAL_RCC_OscConfig+0x308>
 80013d2:	e6b5      	b.n	8001140 <HAL_RCC_OscConfig+0x88>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013d4:	2a01      	cmp	r2, #1
      pll_config = RCC->PLLCFGR;
 80013d6:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013d8:	f43f ae9b 	beq.w	8001112 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013e0:	69e1      	ldr	r1, [r4, #28]
 80013e2:	428a      	cmp	r2, r1
 80013e4:	f47f ae95 	bne.w	8001112 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013e8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ec:	6a21      	ldr	r1, [r4, #32]
 80013ee:	428a      	cmp	r2, r1
 80013f0:	f47f ae8f 	bne.w	8001112 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013f4:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013f8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013fa:	401a      	ands	r2, r3
 80013fc:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001400:	f47f ae87 	bne.w	8001112 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001404:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001406:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 800140a:	0852      	lsrs	r2, r2, #1
 800140c:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800140e:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001412:	f47f ae7e 	bne.w	8001112 <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001416:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001418:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800141c:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001420:	bf14      	ite	ne
 8001422:	2001      	movne	r0, #1
 8001424:	2000      	moveq	r0, #0
 8001426:	e68c      	b.n	8001142 <HAL_RCC_OscConfig+0x8a>
 8001428:	40023800 	.word	0x40023800

0800142c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800142c:	4913      	ldr	r1, [pc, #76]	@ (800147c <HAL_RCC_GetSysClockFreq+0x50>)
{
 800142e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001430:	688b      	ldr	r3, [r1, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b04      	cmp	r3, #4
 8001438:	d01b      	beq.n	8001472 <HAL_RCC_GetSysClockFreq+0x46>
 800143a:	2b08      	cmp	r3, #8
 800143c:	d11b      	bne.n	8001476 <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800143e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001440:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001442:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001444:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001448:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800144c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001450:	bf1a      	itte	ne
 8001452:	480b      	ldrne	r0, [pc, #44]	@ (8001480 <HAL_RCC_GetSysClockFreq+0x54>)
 8001454:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001456:	480b      	ldreq	r0, [pc, #44]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x58>)
 8001458:	fba1 0100 	umull	r0, r1, r1, r0
 800145c:	f7fe ff28 	bl	80002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_RCC_GetSysClockFreq+0x50>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001468:	3301      	adds	r3, #1
 800146a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800146c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001470:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001472:	4803      	ldr	r0, [pc, #12]	@ (8001480 <HAL_RCC_GetSysClockFreq+0x54>)
 8001474:	e7fc      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 8001476:	4803      	ldr	r0, [pc, #12]	@ (8001484 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001478:	e7fa      	b.n	8001470 <HAL_RCC_GetSysClockFreq+0x44>
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800
 8001480:	017d7840 	.word	0x017d7840
 8001484:	00f42400 	.word	0x00f42400

08001488 <HAL_RCC_ClockConfig>:
{
 8001488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800148c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800148e:	4604      	mov	r4, r0
 8001490:	b910      	cbnz	r0, 8001498 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001492:	2001      	movs	r0, #1
}
 8001494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001498:	4a45      	ldr	r2, [pc, #276]	@ (80015b0 <HAL_RCC_ClockConfig+0x128>)
 800149a:	6813      	ldr	r3, [r2, #0]
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	428b      	cmp	r3, r1
 80014a2:	d328      	bcc.n	80014f6 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014a4:	6821      	ldr	r1, [r4, #0]
 80014a6:	078f      	lsls	r7, r1, #30
 80014a8:	d430      	bmi.n	800150c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014aa:	07c8      	lsls	r0, r1, #31
 80014ac:	d443      	bmi.n	8001536 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014ae:	4a40      	ldr	r2, [pc, #256]	@ (80015b0 <HAL_RCC_ClockConfig+0x128>)
 80014b0:	6813      	ldr	r3, [r2, #0]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	42ab      	cmp	r3, r5
 80014b8:	d866      	bhi.n	8001588 <HAL_RCC_ClockConfig+0x100>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ba:	6822      	ldr	r2, [r4, #0]
 80014bc:	0751      	lsls	r1, r2, #29
 80014be:	d46f      	bmi.n	80015a0 <HAL_RCC_ClockConfig+0x118>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c0:	0713      	lsls	r3, r2, #28
 80014c2:	d507      	bpl.n	80014d4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014c4:	4a3b      	ldr	r2, [pc, #236]	@ (80015b4 <HAL_RCC_ClockConfig+0x12c>)
 80014c6:	6921      	ldr	r1, [r4, #16]
 80014c8:	6893      	ldr	r3, [r2, #8]
 80014ca:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80014ce:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80014d2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014d4:	f7ff ffaa 	bl	800142c <HAL_RCC_GetSysClockFreq>
 80014d8:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <HAL_RCC_ClockConfig+0x12c>)
 80014da:	4a37      	ldr	r2, [pc, #220]	@ (80015b8 <HAL_RCC_ClockConfig+0x130>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80014e2:	5cd3      	ldrb	r3, [r2, r3]
 80014e4:	40d8      	lsrs	r0, r3
 80014e6:	4b35      	ldr	r3, [pc, #212]	@ (80015bc <HAL_RCC_ClockConfig+0x134>)
 80014e8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80014ea:	4b35      	ldr	r3, [pc, #212]	@ (80015c0 <HAL_RCC_ClockConfig+0x138>)
 80014ec:	6818      	ldr	r0, [r3, #0]
 80014ee:	f7ff fbe7 	bl	8000cc0 <HAL_InitTick>
  return HAL_OK;
 80014f2:	2000      	movs	r0, #0
 80014f4:	e7ce      	b.n	8001494 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f6:	6813      	ldr	r3, [r2, #0]
 80014f8:	f023 030f 	bic.w	r3, r3, #15
 80014fc:	430b      	orrs	r3, r1
 80014fe:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001500:	6813      	ldr	r3, [r2, #0]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	428b      	cmp	r3, r1
 8001508:	d1c3      	bne.n	8001492 <HAL_RCC_ClockConfig+0xa>
 800150a:	e7cb      	b.n	80014a4 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800150c:	f011 0f04 	tst.w	r1, #4
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <HAL_RCC_ClockConfig+0x12c>)
 8001512:	d003      	beq.n	800151c <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 800151a:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800151c:	070e      	lsls	r6, r1, #28
 800151e:	d503      	bpl.n	8001528 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001520:	689a      	ldr	r2, [r3, #8]
 8001522:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001526:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	68a0      	ldr	r0, [r4, #8]
 800152c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001530:	4302      	orrs	r2, r0
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	e7b9      	b.n	80014aa <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001536:	6861      	ldr	r1, [r4, #4]
 8001538:	4b1e      	ldr	r3, [pc, #120]	@ (80015b4 <HAL_RCC_ClockConfig+0x12c>)
 800153a:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153c:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800153e:	d11b      	bne.n	8001578 <HAL_RCC_ClockConfig+0xf0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001540:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001544:	d0a5      	beq.n	8001492 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001546:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001548:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800154c:	4f19      	ldr	r7, [pc, #100]	@ (80015b4 <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800154e:	f022 0203 	bic.w	r2, r2, #3
 8001552:	430a      	orrs	r2, r1
 8001554:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001556:	f7ff fbef 	bl	8000d38 <HAL_GetTick>
 800155a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	6862      	ldr	r2, [r4, #4]
 8001560:	f003 030c 	and.w	r3, r3, #12
 8001564:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001568:	d0a1      	beq.n	80014ae <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800156a:	f7ff fbe5 	bl	8000d38 <HAL_GetTick>
 800156e:	1b80      	subs	r0, r0, r6
 8001570:	4540      	cmp	r0, r8
 8001572:	d9f3      	bls.n	800155c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001574:	2003      	movs	r0, #3
 8001576:	e78d      	b.n	8001494 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001578:	2902      	cmp	r1, #2
 800157a:	d102      	bne.n	8001582 <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800157c:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001580:	e7e0      	b.n	8001544 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001582:	f012 0f02 	tst.w	r2, #2
 8001586:	e7dd      	b.n	8001544 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001588:	6813      	ldr	r3, [r2, #0]
 800158a:	f023 030f 	bic.w	r3, r3, #15
 800158e:	432b      	orrs	r3, r5
 8001590:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001592:	6813      	ldr	r3, [r2, #0]
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	42ab      	cmp	r3, r5
 800159a:	f47f af7a 	bne.w	8001492 <HAL_RCC_ClockConfig+0xa>
 800159e:	e78c      	b.n	80014ba <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015a0:	4904      	ldr	r1, [pc, #16]	@ (80015b4 <HAL_RCC_ClockConfig+0x12c>)
 80015a2:	68e0      	ldr	r0, [r4, #12]
 80015a4:	688b      	ldr	r3, [r1, #8]
 80015a6:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80015aa:	4303      	orrs	r3, r0
 80015ac:	608b      	str	r3, [r1, #8]
 80015ae:	e787      	b.n	80014c0 <HAL_RCC_ClockConfig+0x38>
 80015b0:	40023c00 	.word	0x40023c00
 80015b4:	40023800 	.word	0x40023800
 80015b8:	0800340c 	.word	0x0800340c
 80015bc:	20000000 	.word	0x20000000
 80015c0:	20000008 	.word	0x20000008

080015c4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015c4:	4b04      	ldr	r3, [pc, #16]	@ (80015d8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80015c6:	4a05      	ldr	r2, [pc, #20]	@ (80015dc <HAL_RCC_GetPCLK1Freq+0x18>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80015ce:	5cd3      	ldrb	r3, [r2, r3]
 80015d0:	4a03      	ldr	r2, [pc, #12]	@ (80015e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015d2:	6810      	ldr	r0, [r2, #0]
}
 80015d4:	40d8      	lsrs	r0, r3
 80015d6:	4770      	bx	lr
 80015d8:	40023800 	.word	0x40023800
 80015dc:	08003404 	.word	0x08003404
 80015e0:	20000000 	.word	0x20000000

080015e4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015e4:	4b04      	ldr	r3, [pc, #16]	@ (80015f8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80015e6:	4a05      	ldr	r2, [pc, #20]	@ (80015fc <HAL_RCC_GetPCLK2Freq+0x18>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80015ee:	5cd3      	ldrb	r3, [r2, r3]
 80015f0:	4a03      	ldr	r2, [pc, #12]	@ (8001600 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80015f2:	6810      	ldr	r0, [r2, #0]
}
 80015f4:	40d8      	lsrs	r0, r3
 80015f6:	4770      	bx	lr
 80015f8:	40023800 	.word	0x40023800
 80015fc:	08003404 	.word	0x08003404
 8001600:	20000000 	.word	0x20000000

08001604 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001604:	6803      	ldr	r3, [r0, #0]
{
 8001606:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800160a:	f013 0601 	ands.w	r6, r3, #1
{
 800160e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001610:	d00b      	beq.n	800162a <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001612:	4aad      	ldr	r2, [pc, #692]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001614:	6891      	ldr	r1, [r2, #8]
 8001616:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 800161a:	6091      	str	r1, [r2, #8]
 800161c:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 800161e:	6891      	ldr	r1, [r2, #8]
 8001620:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001622:	fab6 f686 	clz	r6, r6
 8001626:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001628:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800162a:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 800162e:	d012      	beq.n	8001656 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001630:	49a5      	ldr	r1, [pc, #660]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001632:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8001634:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001638:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800163c:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
    {
      plli2sused = 1;
 8001640:	bf08      	it	eq
 8001642:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001644:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001648:	bf16      	itet	ne
 800164a:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 800164e:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001650:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001652:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001656:	02d8      	lsls	r0, r3, #11
 8001658:	d510      	bpl.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800165a:	489b      	ldr	r0, [pc, #620]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800165c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800165e:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001662:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001666:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800166a:	ea42 0201 	orr.w	r2, r2, r1
 800166e:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001672:	f000 8186 	beq.w	8001982 <HAL_RCCEx_PeriphCLKConfig+0x37e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8001676:	2900      	cmp	r1, #0
 8001678:	bf08      	it	eq
 800167a:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800167c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001680:	bf18      	it	ne
 8001682:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001684:	0699      	lsls	r1, r3, #26
 8001686:	d532      	bpl.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001688:	4b8f      	ldr	r3, [pc, #572]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800168a:	4f90      	ldr	r7, [pc, #576]	@ (80018cc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800168c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800168e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001692:	641a      	str	r2, [r3, #64]	@ 0x40
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a4:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016a6:	f7ff fb47 	bl	8000d38 <HAL_GetTick>
 80016aa:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	05da      	lsls	r2, r3, #23
 80016b0:	f140 8169 	bpl.w	8001986 <HAL_RCCEx_PeriphCLKConfig+0x382>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016b4:	4f84      	ldr	r7, [pc, #528]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016b6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016ba:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80016be:	f040 816d 	bne.w	800199c <HAL_RCCEx_PeriphCLKConfig+0x398>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016c2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80016c4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80016c8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80016cc:	4a7e      	ldr	r2, [pc, #504]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80016ce:	f040 818a 	bne.w	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80016d2:	6891      	ldr	r1, [r2, #8]
 80016d4:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 80016d8:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 80016dc:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 80016e0:	4301      	orrs	r1, r0
 80016e2:	6091      	str	r1, [r2, #8]
 80016e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016e8:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80016ea:	430b      	orrs	r3, r1
 80016ec:	6713      	str	r3, [r2, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	06d9      	lsls	r1, r3, #27
 80016f2:	d50c      	bpl.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80016f4:	4a74      	ldr	r2, [pc, #464]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80016f6:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 80016fa:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80016fe:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8001702:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001706:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001708:	4301      	orrs	r1, r0
 800170a:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800170e:	045a      	lsls	r2, r3, #17
 8001710:	d508      	bpl.n	8001724 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001712:	496d      	ldr	r1, [pc, #436]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001714:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8001716:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800171a:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800171e:	4302      	orrs	r2, r0
 8001720:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001724:	041f      	lsls	r7, r3, #16
 8001726:	d508      	bpl.n	800173a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001728:	4967      	ldr	r1, [pc, #412]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800172a:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 800172c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001730:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8001734:	4302      	orrs	r2, r0
 8001736:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800173a:	03d8      	lsls	r0, r3, #15
 800173c:	d508      	bpl.n	8001750 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800173e:	4962      	ldr	r1, [pc, #392]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001740:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8001742:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001746:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800174a:	4302      	orrs	r2, r0
 800174c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001750:	0399      	lsls	r1, r3, #14
 8001752:	d508      	bpl.n	8001766 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001754:	495c      	ldr	r1, [pc, #368]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001756:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8001758:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800175c:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001760:	4302      	orrs	r2, r0
 8001762:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001766:	065a      	lsls	r2, r3, #25
 8001768:	d508      	bpl.n	800177c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800176a:	4957      	ldr	r1, [pc, #348]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800176c:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800176e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001772:	f022 0203 	bic.w	r2, r2, #3
 8001776:	4302      	orrs	r2, r0
 8001778:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800177c:	061f      	lsls	r7, r3, #24
 800177e:	d508      	bpl.n	8001792 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001780:	4951      	ldr	r1, [pc, #324]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001782:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8001784:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001788:	f022 020c 	bic.w	r2, r2, #12
 800178c:	4302      	orrs	r2, r0
 800178e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001792:	05d8      	lsls	r0, r3, #23
 8001794:	d508      	bpl.n	80017a8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001796:	494c      	ldr	r1, [pc, #304]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001798:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800179a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800179e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80017a2:	4302      	orrs	r2, r0
 80017a4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80017a8:	0599      	lsls	r1, r3, #22
 80017aa:	d508      	bpl.n	80017be <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80017ac:	4946      	ldr	r1, [pc, #280]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017ae:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80017b0:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80017b4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80017b8:	4302      	orrs	r2, r0
 80017ba:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80017be:	055a      	lsls	r2, r3, #21
 80017c0:	d508      	bpl.n	80017d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80017c2:	4941      	ldr	r1, [pc, #260]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017c4:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80017c6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80017ca:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80017ce:	4302      	orrs	r2, r0
 80017d0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80017d4:	051f      	lsls	r7, r3, #20
 80017d6:	d508      	bpl.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80017d8:	493b      	ldr	r1, [pc, #236]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80017dc:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80017e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80017e4:	4302      	orrs	r2, r0
 80017e6:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80017ea:	04d8      	lsls	r0, r3, #19
 80017ec:	d508      	bpl.n	8001800 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80017ee:	4936      	ldr	r1, [pc, #216]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017f0:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 80017f2:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 80017f6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80017fa:	4302      	orrs	r2, r0
 80017fc:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001800:	0499      	lsls	r1, r3, #18
 8001802:	d508      	bpl.n	8001816 <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001804:	4930      	ldr	r1, [pc, #192]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001806:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8001808:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800180c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8001810:	4302      	orrs	r2, r0
 8001812:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001816:	025a      	lsls	r2, r3, #9
 8001818:	d508      	bpl.n	800182c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800181a:	492b      	ldr	r1, [pc, #172]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800181c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800181e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001822:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001826:	4302      	orrs	r2, r0
 8001828:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800182c:	029f      	lsls	r7, r3, #10
 800182e:	d50c      	bpl.n	800184a <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001830:	4825      	ldr	r0, [pc, #148]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001832:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8001834:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001838:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800183c:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8001840:	bf08      	it	eq
 8001842:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001844:	430a      	orrs	r2, r1
 8001846:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800184a:	f013 0f08 	tst.w	r3, #8
 800184e:	bf18      	it	ne
 8001850:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001852:	0358      	lsls	r0, r3, #13
 8001854:	d508      	bpl.n	8001868 <HAL_RCCEx_PeriphCLKConfig+0x264>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001856:	491c      	ldr	r1, [pc, #112]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001858:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800185a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800185e:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001862:	4302      	orrs	r2, r0
 8001864:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001868:	0219      	lsls	r1, r3, #8
 800186a:	d509      	bpl.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800186c:	4916      	ldr	r1, [pc, #88]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800186e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8001872:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001876:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800187a:	4302      	orrs	r2, r0
 800187c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001880:	2e01      	cmp	r6, #1
 8001882:	f000 80b4 	beq.w	80019ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8001886:	019a      	lsls	r2, r3, #6
 8001888:	f100 80b1 	bmi.w	80019ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800188c:	2d01      	cmp	r5, #1
 800188e:	d176      	bne.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x37a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001890:	4d0d      	ldr	r5, [pc, #52]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001892:	682b      	ldr	r3, [r5, #0]
 8001894:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001898:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800189a:	f7ff fa4d 	bl	8000d38 <HAL_GetTick>
 800189e:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80018a0:	682b      	ldr	r3, [r5, #0]
 80018a2:	009f      	lsls	r7, r3, #2
 80018a4:	f100 8127 	bmi.w	8001af6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80018a8:	6821      	ldr	r1, [r4, #0]
 80018aa:	030e      	lsls	r6, r1, #12
 80018ac:	d501      	bpl.n	80018b2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 80018ae:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80018b0:	b11b      	cbz	r3, 80018ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80018b2:	02cd      	lsls	r5, r1, #11
 80018b4:	d523      	bpl.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80018b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018b8:	bb0b      	cbnz	r3, 80018fe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80018ba:	4a03      	ldr	r2, [pc, #12]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80018c0:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
 80018c4:	e004      	b.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40007000 	.word	0x40007000
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80018d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018d4:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 80018d8:	4303      	orrs	r3, r0
 80018da:	6960      	ldr	r0, [r4, #20]
 80018dc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80018e0:	69a0      	ldr	r0, [r4, #24]
 80018e2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80018e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80018ea:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 80018ee:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80018f0:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80018f4:	3801      	subs	r0, #1
 80018f6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80018fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80018fe:	0288      	lsls	r0, r1, #10
 8001900:	d515      	bpl.n	800192e <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8001902:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001904:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001908:	d111      	bne.n	800192e <HAL_RCCEx_PeriphCLKConfig+0x32a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800190a:	4a82      	ldr	r2, [pc, #520]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800190c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001910:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001914:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001918:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800191c:	4303      	orrs	r3, r0
 800191e:	6960      	ldr	r0, [r4, #20]
 8001920:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001924:	6a20      	ldr	r0, [r4, #32]
 8001926:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800192a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800192e:	070a      	lsls	r2, r1, #28
 8001930:	d519      	bpl.n	8001966 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001932:	4a78      	ldr	r2, [pc, #480]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001934:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001938:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800193c:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001940:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001944:	430b      	orrs	r3, r1
 8001946:	6961      	ldr	r1, [r4, #20]
 8001948:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800194c:	69e1      	ldr	r1, [r4, #28]
 800194e:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001952:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001956:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800195a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800195c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001960:	430b      	orrs	r3, r1
 8001962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001966:	4c6b      	ldr	r4, [pc, #428]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001968:	6823      	ldr	r3, [r4, #0]
 800196a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800196e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001970:	f7ff f9e2 	bl	8000d38 <HAL_GetTick>
 8001974:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001976:	6823      	ldr	r3, [r4, #0]
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	f140 80c3 	bpl.w	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800197e:	2000      	movs	r0, #0
 8001980:	e009      	b.n	8001996 <HAL_RCCEx_PeriphCLKConfig+0x392>
      plli2sused = 1;
 8001982:	2601      	movs	r6, #1
 8001984:	e67a      	b.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001986:	f7ff f9d7 	bl	8000d38 <HAL_GetTick>
 800198a:	eba0 0008 	sub.w	r0, r0, r8
 800198e:	2864      	cmp	r0, #100	@ 0x64
 8001990:	f67f ae8c 	bls.w	80016ac <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8001994:	2003      	movs	r0, #3
}
 8001996:	b003      	add	sp, #12
 8001998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800199c:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80019a0:	4293      	cmp	r3, r2
 80019a2:	f43f ae8e 	beq.w	80016c2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80019a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80019a8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80019aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80019ae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80019b2:	673a      	str	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80019b4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80019b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80019ba:	673a      	str	r2, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 80019bc:	673b      	str	r3, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80019be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80019c0:	07db      	lsls	r3, r3, #31
 80019c2:	f57f ae7e 	bpl.w	80016c2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        tickstart = HAL_GetTick();
 80019c6:	f7ff f9b7 	bl	8000d38 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ca:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80019ce:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80019d2:	0798      	lsls	r0, r3, #30
 80019d4:	f53f ae75 	bmi.w	80016c2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019d8:	f7ff f9ae 	bl	8000d38 <HAL_GetTick>
 80019dc:	eba0 0008 	sub.w	r0, r0, r8
 80019e0:	4548      	cmp	r0, r9
 80019e2:	d9f5      	bls.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80019e4:	e7d6      	b.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019e6:	6891      	ldr	r1, [r2, #8]
 80019e8:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 80019ec:	e679      	b.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_PLLI2S_DISABLE();
 80019ee:	4e49      	ldr	r6, [pc, #292]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80019f0:	6833      	ldr	r3, [r6, #0]
 80019f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80019f6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80019f8:	f7ff f99e 	bl	8000d38 <HAL_GetTick>
 80019fc:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80019fe:	6833      	ldr	r3, [r6, #0]
 8001a00:	011b      	lsls	r3, r3, #4
 8001a02:	d472      	bmi.n	8001aea <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001a04:	6822      	ldr	r2, [r4, #0]
 8001a06:	07d7      	lsls	r7, r2, #31
 8001a08:	d512      	bpl.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8001a0a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001a0c:	b983      	cbnz	r3, 8001a30 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001a0e:	f8d6 3084 	ldr.w	r3, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001a12:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a1a:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001a1e:	430b      	orrs	r3, r1
 8001a20:	6861      	ldr	r1, [r4, #4]
 8001a22:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001a26:	68a1      	ldr	r1, [r4, #8]
 8001a28:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001a2c:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001a30:	0316      	lsls	r6, r2, #12
 8001a32:	d503      	bpl.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x438>
 8001a34:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001a36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8001a3c:	02d0      	lsls	r0, r2, #11
 8001a3e:	d51e      	bpl.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001a40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001a42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a46:	d11a      	bne.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001a48:	4932      	ldr	r1, [pc, #200]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001a4a:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001a4e:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001a52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a56:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001a5a:	4303      	orrs	r3, r0
 8001a5c:	6860      	ldr	r0, [r4, #4]
 8001a5e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001a62:	68e0      	ldr	r0, [r4, #12]
 8001a64:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001a68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001a6c:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 8001a70:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001a72:	f020 001f 	bic.w	r0, r0, #31
 8001a76:	3b01      	subs	r3, #1
 8001a78:	4303      	orrs	r3, r0
 8001a7a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001a7e:	01d1      	lsls	r1, r2, #7
 8001a80:	d511      	bpl.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001a82:	4924      	ldr	r1, [pc, #144]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001a84:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001a88:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001a8c:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001a90:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8001a94:	4303      	orrs	r3, r0
 8001a96:	6860      	ldr	r0, [r4, #4]
 8001a98:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001a9c:	6920      	ldr	r0, [r4, #16]
 8001a9e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001aa2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001aa6:	0192      	lsls	r2, r2, #6
 8001aa8:	d50d      	bpl.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001aaa:	6923      	ldr	r3, [r4, #16]
 8001aac:	6862      	ldr	r2, [r4, #4]
 8001aae:	041b      	lsls	r3, r3, #16
 8001ab0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001ab4:	68e2      	ldr	r2, [r4, #12]
 8001ab6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001aba:	68a2      	ldr	r2, [r4, #8]
 8001abc:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001ac0:	4a14      	ldr	r2, [pc, #80]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001ac2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001ac6:	4e13      	ldr	r6, [pc, #76]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8001ac8:	6833      	ldr	r3, [r6, #0]
 8001aca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ace:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001ad0:	f7ff f932 	bl	8000d38 <HAL_GetTick>
 8001ad4:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ad6:	6833      	ldr	r3, [r6, #0]
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	f53f aed7 	bmi.w	800188c <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001ade:	f7ff f92b 	bl	8000d38 <HAL_GetTick>
 8001ae2:	1bc0      	subs	r0, r0, r7
 8001ae4:	2864      	cmp	r0, #100	@ 0x64
 8001ae6:	d9f6      	bls.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8001ae8:	e754      	b.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001aea:	f7ff f925 	bl	8000d38 <HAL_GetTick>
 8001aee:	1bc0      	subs	r0, r0, r7
 8001af0:	2864      	cmp	r0, #100	@ 0x64
 8001af2:	d984      	bls.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8001af4:	e74e      	b.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001af6:	f7ff f91f 	bl	8000d38 <HAL_GetTick>
 8001afa:	1b80      	subs	r0, r0, r6
 8001afc:	2864      	cmp	r0, #100	@ 0x64
 8001afe:	f67f aecf 	bls.w	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8001b02:	e747      	b.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001b04:	f7ff f918 	bl	8000d38 <HAL_GetTick>
 8001b08:	1b40      	subs	r0, r0, r5
 8001b0a:	2864      	cmp	r0, #100	@ 0x64
 8001b0c:	f67f af33 	bls.w	8001976 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8001b10:	e740      	b.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x390>
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800

08001b18 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001b18:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8001b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <HAL_RTC_WaitForSynchro+0x2c>)
{
 8001b1c:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8001b1e:	6803      	ldr	r3, [r0, #0]
 8001b20:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b22:	f7ff f909 	bl	8000d38 <HAL_GetTick>
 8001b26:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001b28:	6823      	ldr	r3, [r4, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	069b      	lsls	r3, r3, #26
 8001b2e:	d501      	bpl.n	8001b34 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8001b30:	2000      	movs	r0, #0
}
 8001b32:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001b34:	f7ff f900 	bl	8000d38 <HAL_GetTick>
 8001b38:	1b40      	subs	r0, r0, r5
 8001b3a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001b3e:	d9f3      	bls.n	8001b28 <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 8001b40:	2003      	movs	r0, #3
 8001b42:	e7f6      	b.n	8001b32 <HAL_RTC_WaitForSynchro+0x1a>
 8001b44:	0001ff5f 	.word	0x0001ff5f

08001b48 <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001b48:	6803      	ldr	r3, [r0, #0]
{
 8001b4a:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001b4c:	68dc      	ldr	r4, [r3, #12]
{
 8001b4e:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001b50:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 8001b54:	d117      	bne.n	8001b86 <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001b5c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b5e:	f7ff f8eb 	bl	8000d38 <HAL_GetTick>
 8001b62:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001b64:	682b      	ldr	r3, [r5, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	065b      	lsls	r3, r3, #25
 8001b6a:	d400      	bmi.n	8001b6e <RTC_EnterInitMode+0x26>
 8001b6c:	b10c      	cbz	r4, 8001b72 <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 8001b6e:	4620      	mov	r0, r4
 8001b70:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001b72:	f7ff f8e1 	bl	8000d38 <HAL_GetTick>
 8001b76:	1b80      	subs	r0, r0, r6
 8001b78:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001b7c:	d9f2      	bls.n	8001b64 <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001b7e:	2304      	movs	r3, #4
        status = HAL_ERROR;
 8001b80:	2401      	movs	r4, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001b82:	776b      	strb	r3, [r5, #29]
        status = HAL_ERROR;
 8001b84:	e7ee      	b.n	8001b64 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8001b86:	2400      	movs	r4, #0
 8001b88:	e7f1      	b.n	8001b6e <RTC_EnterInitMode+0x26>

08001b8a <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001b8a:	6803      	ldr	r3, [r0, #0]
 8001b8c:	68da      	ldr	r2, [r3, #12]
 8001b8e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 8001b92:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001b94:	60da      	str	r2, [r3, #12]
{
 8001b96:	4604      	mov	r4, r0

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	069b      	lsls	r3, r3, #26
 8001b9c:	d501      	bpl.n	8001ba2 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8001b9e:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8001ba0:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001ba2:	f7ff ffb9 	bl	8001b18 <HAL_RTC_WaitForSynchro>
 8001ba6:	2800      	cmp	r0, #0
 8001ba8:	d0f9      	beq.n	8001b9e <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001baa:	2304      	movs	r3, #4
      status = HAL_ERROR;
 8001bac:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001bae:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8001bb0:	e7f6      	b.n	8001ba0 <RTC_ExitInitMode+0x16>

08001bb2 <HAL_RTC_Init>:
{
 8001bb2:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8001bb4:	4604      	mov	r4, r0
 8001bb6:	2800      	cmp	r0, #0
 8001bb8:	d041      	beq.n	8001c3e <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001bba:	7f43      	ldrb	r3, [r0, #29]
 8001bbc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001bc0:	b913      	cbnz	r3, 8001bc8 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 8001bc2:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001bc4:	f7fe ff70 	bl	8000aa8 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001bcc:	6823      	ldr	r3, [r4, #0]
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	06d2      	lsls	r2, r2, #27
 8001bd2:	d503      	bpl.n	8001bdc <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	7763      	strb	r3, [r4, #29]
}
 8001bda:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001bdc:	22ca      	movs	r2, #202	@ 0xca
    status = RTC_EnterInitMode(hrtc);
 8001bde:	4620      	mov	r0, r4
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001be0:	625a      	str	r2, [r3, #36]	@ 0x24
 8001be2:	2253      	movs	r2, #83	@ 0x53
 8001be4:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8001be6:	f7ff ffaf 	bl	8001b48 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8001bea:	bb10      	cbnz	r0, 8001c32 <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001bec:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001bee:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 8001bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001bfa:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001bfc:	6862      	ldr	r2, [r4, #4]
 8001bfe:	6899      	ldr	r1, [r3, #8]
 8001c00:	4302      	orrs	r2, r0
 8001c02:	6960      	ldr	r0, [r4, #20]
 8001c04:	4302      	orrs	r2, r0
      status = RTC_ExitInitMode(hrtc);
 8001c06:	4620      	mov	r0, r4
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001c08:	430a      	orrs	r2, r1
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001c0a:	68a1      	ldr	r1, [r4, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001c0c:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001c0e:	68e2      	ldr	r2, [r4, #12]
 8001c10:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001c18:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8001c1a:	f7ff ffb6 	bl	8001b8a <RTC_ExitInitMode>
    if (status == HAL_OK)
 8001c1e:	b940      	cbnz	r0, 8001c32 <HAL_RTC_Init+0x80>
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001c20:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8001c22:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001c24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c26:	f022 0208 	bic.w	r2, r2, #8
 8001c2a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8001c2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c32:	6823      	ldr	r3, [r4, #0]
 8001c34:	22ff      	movs	r2, #255	@ 0xff
 8001c36:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	d0cb      	beq.n	8001bd4 <HAL_RTC_Init+0x22>
 8001c3c:	e7cd      	b.n	8001bda <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 8001c3e:	2001      	movs	r0, #1
 8001c40:	e7cb      	b.n	8001bda <HAL_RTC_Init+0x28>

08001c42 <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 8001c42:	2300      	movs	r3, #0

  while (number >= 10U)
 8001c44:	2809      	cmp	r0, #9
 8001c46:	d803      	bhi.n	8001c50 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8001c48:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8001c4c:	b2c0      	uxtb	r0, r0
 8001c4e:	4770      	bx	lr
    number -= 10U;
 8001c50:	380a      	subs	r0, #10
    bcdhigh++;
 8001c52:	3301      	adds	r3, #1
    number -= 10U;
 8001c54:	b2c0      	uxtb	r0, r0
 8001c56:	e7f5      	b.n	8001c44 <RTC_ByteToBcd2+0x2>

08001c58 <HAL_RTC_SetTime>:
{
 8001c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 8001c5c:	7f03      	ldrb	r3, [r0, #28]
{
 8001c5e:	4606      	mov	r6, r0
 8001c60:	460f      	mov	r7, r1
 8001c62:	2002      	movs	r0, #2
  __HAL_LOCK(hrtc);
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d041      	beq.n	8001cec <HAL_RTC_SetTime+0x94>
 8001c68:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c6a:	6831      	ldr	r1, [r6, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c6c:	7770      	strb	r0, [r6, #29]
  __HAL_LOCK(hrtc);
 8001c6e:	7733      	strb	r3, [r6, #28]
  if (Format == RTC_FORMAT_BIN)
 8001c70:	7838      	ldrb	r0, [r7, #0]
 8001c72:	787d      	ldrb	r5, [r7, #1]
 8001c74:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c76:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 8001c78:	2a00      	cmp	r2, #0
 8001c7a:	d139      	bne.n	8001cf0 <HAL_RTC_SetTime+0x98>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c7c:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 8001c80:	bf08      	it	eq
 8001c82:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001c84:	f7ff ffdd 	bl	8001c42 <RTC_ByteToBcd2>
 8001c88:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001c8a:	4628      	mov	r0, r5
 8001c8c:	f7ff ffd9 	bl	8001c42 <RTC_ByteToBcd2>
 8001c90:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001c92:	4620      	mov	r0, r4
 8001c94:	f7ff ffd5 	bl	8001c42 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001c98:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001c9a:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8001c9e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001ca2:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001ca6:	23ca      	movs	r3, #202	@ 0xca
  status = RTC_EnterInitMode(hrtc);
 8001ca8:	4630      	mov	r0, r6
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001caa:	624b      	str	r3, [r1, #36]	@ 0x24
 8001cac:	2353      	movs	r3, #83	@ 0x53
 8001cae:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8001cb0:	f7ff ff4a 	bl	8001b48 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8001cb4:	b9a8      	cbnz	r0, 8001ce2 <HAL_RTC_SetTime+0x8a>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001cb6:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 8001cba:	6832      	ldr	r2, [r6, #0]
 8001cbc:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 8001cc0:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001cc2:	6893      	ldr	r3, [r2, #8]
 8001cc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cc8:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001cca:	6891      	ldr	r1, [r2, #8]
 8001ccc:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8001cd0:	4303      	orrs	r3, r0
    status = RTC_ExitInitMode(hrtc);
 8001cd2:	4630      	mov	r0, r6
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001cd4:	430b      	orrs	r3, r1
 8001cd6:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 8001cd8:	f7ff ff57 	bl	8001b8a <RTC_ExitInitMode>
  if (status == HAL_OK)
 8001cdc:	b908      	cbnz	r0, 8001ce2 <HAL_RTC_SetTime+0x8a>
    hrtc->State = HAL_RTC_STATE_READY;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ce2:	6833      	ldr	r3, [r6, #0]
 8001ce4:	22ff      	movs	r2, #255	@ 0xff
 8001ce6:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8001ce8:	2300      	movs	r3, #0
 8001cea:	7733      	strb	r3, [r6, #28]
}
 8001cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001cf0:	022d      	lsls	r5, r5, #8
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001cf2:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001cf6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
      sTime->TimeFormat = 0x00U;
 8001cfa:	bf08      	it	eq
 8001cfc:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001cfe:	78fa      	ldrb	r2, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001d00:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001d04:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 8001d08:	e7cd      	b.n	8001ca6 <HAL_RTC_SetTime+0x4e>

08001d0a <HAL_RTC_SetDate>:
{
 8001d0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8001d0c:	7f03      	ldrb	r3, [r0, #28]
{
 8001d0e:	4605      	mov	r5, r0
 8001d10:	2002      	movs	r0, #2
  __HAL_LOCK(hrtc);
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d027      	beq.n	8001d66 <HAL_RTC_SetDate+0x5c>
 8001d16:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d18:	7768      	strb	r0, [r5, #29]
  __HAL_LOCK(hrtc);
 8001d1a:	772b      	strb	r3, [r5, #28]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8001d1c:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001d1e:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001d20:	784c      	ldrb	r4, [r1, #1]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8001d22:	0376      	lsls	r6, r6, #13
                  ((uint32_t) sDate->Date)                      | \
 8001d24:	788f      	ldrb	r7, [r1, #2]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001d26:	b1fa      	cbz	r2, 8001d68 <HAL_RTC_SetDate+0x5e>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001d28:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 8001d2c:	433b      	orrs	r3, r7
 8001d2e:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d32:	682b      	ldr	r3, [r5, #0]
 8001d34:	22ca      	movs	r2, #202	@ 0xca
  status = RTC_EnterInitMode(hrtc);
 8001d36:	4628      	mov	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d38:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d3a:	2253      	movs	r2, #83	@ 0x53
 8001d3c:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8001d3e:	f7ff ff03 	bl	8001b48 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8001d42:	b958      	cbnz	r0, 8001d5c <HAL_RTC_SetDate+0x52>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001d44:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 8001d48:	682a      	ldr	r2, [r5, #0]
    status = RTC_ExitInitMode(hrtc);
 8001d4a:	4628      	mov	r0, r5
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001d4c:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 8001d50:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8001d52:	f7ff ff1a 	bl	8001b8a <RTC_ExitInitMode>
  if (status == HAL_OK)
 8001d56:	b908      	cbnz	r0, 8001d5c <HAL_RTC_SetDate+0x52>
    hrtc->State = HAL_RTC_STATE_READY;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d5c:	682b      	ldr	r3, [r5, #0]
 8001d5e:	22ff      	movs	r2, #255	@ 0xff
 8001d60:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8001d62:	2300      	movs	r3, #0
 8001d64:	772b      	strb	r3, [r5, #28]
}
 8001d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001d68:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001d6a:	bf42      	ittt	mi
 8001d6c:	f024 0410 	bicmi.w	r4, r4, #16
 8001d70:	340a      	addmi	r4, #10
 8001d72:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001d74:	f7ff ff65 	bl	8001c42 <RTC_ByteToBcd2>
 8001d78:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001d7a:	7848      	ldrb	r0, [r1, #1]
 8001d7c:	f7ff ff61 	bl	8001c42 <RTC_ByteToBcd2>
 8001d80:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001d82:	4638      	mov	r0, r7
 8001d84:	f7ff ff5d 	bl	8001c42 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001d88:	ea40 0306 	orr.w	r3, r0, r6
 8001d8c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001d90:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 8001d94:	e7cd      	b.n	8001d32 <HAL_RTC_SetDate+0x28>

08001d96 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8001d96:	6803      	ldr	r3, [r0, #0]
 8001d98:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001d9a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8001d9e:	4770      	bx	lr

08001da0 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8001da0:	6803      	ldr	r3, [r0, #0]
 8001da2:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001da4:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8001da8:	4770      	bx	lr

08001daa <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001daa:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dac:	e852 3f00 	ldrex	r3, [r2]
 8001db0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001db4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8001db8:	6802      	ldr	r2, [r0, #0]
 8001dba:	2900      	cmp	r1, #0
 8001dbc:	d1f5      	bne.n	8001daa <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dbe:	f102 0308 	add.w	r3, r2, #8
 8001dc2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dc6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dca:	f102 0c08 	add.w	ip, r2, #8
 8001dce:	e84c 3100 	strex	r1, r3, [ip]
 8001dd2:	2900      	cmp	r1, #0
 8001dd4:	d1f3      	bne.n	8001dbe <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001dd6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d107      	bne.n	8001dec <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ddc:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001de0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001de4:	e842 3100 	strex	r1, r3, [r2]
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d1f7      	bne.n	8001ddc <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001dec:	2320      	movs	r3, #32
 8001dee:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001df2:	2300      	movs	r3, #0
 8001df4:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001df6:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8001df8:	4770      	bx	lr
	...

08001dfc <UART_SetConfig>:
{
 8001dfc:	b538      	push	{r3, r4, r5, lr}
 8001dfe:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e00:	69c0      	ldr	r0, [r0, #28]
 8001e02:	6921      	ldr	r1, [r4, #16]
 8001e04:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e06:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e0c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e0e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e10:	496e      	ldr	r1, [pc, #440]	@ (8001fcc <UART_SetConfig+0x1d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e12:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e14:	4029      	ands	r1, r5
  tmpreg |= huart->Init.OneBitSampling;
 8001e16:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e18:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e1a:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e1c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001e24:	430a      	orrs	r2, r1
 8001e26:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001e28:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e2a:	6899      	ldr	r1, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8001e2c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e2e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8001e32:	430a      	orrs	r2, r1
 8001e34:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e36:	4a66      	ldr	r2, [pc, #408]	@ (8001fd0 <UART_SetConfig+0x1d4>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d113      	bne.n	8001e64 <UART_SetConfig+0x68>
 8001e3c:	4b65      	ldr	r3, [pc, #404]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e42:	f003 0303 	and.w	r3, r3, #3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	f000 80a5 	beq.w	8001f96 <UART_SetConfig+0x19a>
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	f000 809c 	beq.w	8001f8a <UART_SetConfig+0x18e>
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d067      	beq.n	8001f26 <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e56:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001e5a:	f000 8090 	beq.w	8001f7e <UART_SetConfig+0x182>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001e5e:	f7ff fbc1 	bl	80015e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8001e62:	e012      	b.n	8001e8a <UART_SetConfig+0x8e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e64:	4a5c      	ldr	r2, [pc, #368]	@ (8001fd8 <UART_SetConfig+0x1dc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d126      	bne.n	8001eb8 <UART_SetConfig+0xbc>
 8001e6a:	4b5a      	ldr	r3, [pc, #360]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e70:	f003 030c 	and.w	r3, r3, #12
 8001e74:	2b08      	cmp	r3, #8
 8001e76:	f000 808e 	beq.w	8001f96 <UART_SetConfig+0x19a>
 8001e7a:	d816      	bhi.n	8001eaa <UART_SetConfig+0xae>
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d152      	bne.n	8001f26 <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e80:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001e84:	d076      	beq.n	8001f74 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e86:	f7ff fb9d 	bl	80015c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001e8a:	2800      	cmp	r0, #0
 8001e8c:	d075      	beq.n	8001f7a <UART_SetConfig+0x17e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e8e:	6862      	ldr	r2, [r4, #4]
 8001e90:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001e94:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e98:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8001e9c:	f1a3 0110 	sub.w	r1, r3, #16
 8001ea0:	4291      	cmp	r1, r2
 8001ea2:	d804      	bhi.n	8001eae <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001ea4:	6822      	ldr	r2, [r4, #0]
 8001ea6:	60d3      	str	r3, [r2, #12]
 8001ea8:	e067      	b.n	8001f7a <UART_SetConfig+0x17e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001eaa:	2b0c      	cmp	r3, #12
 8001eac:	d06d      	beq.n	8001f8a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8001eae:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8001eb0:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8001eb2:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8001eb6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001eb8:	4a48      	ldr	r2, [pc, #288]	@ (8001fdc <UART_SetConfig+0x1e0>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d109      	bne.n	8001ed2 <UART_SetConfig+0xd6>
 8001ebe:	4b45      	ldr	r3, [pc, #276]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ec4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001ec8:	2b20      	cmp	r3, #32
 8001eca:	d064      	beq.n	8001f96 <UART_SetConfig+0x19a>
 8001ecc:	d9d6      	bls.n	8001e7c <UART_SetConfig+0x80>
 8001ece:	2b30      	cmp	r3, #48	@ 0x30
 8001ed0:	e7ec      	b.n	8001eac <UART_SetConfig+0xb0>
 8001ed2:	4a43      	ldr	r2, [pc, #268]	@ (8001fe0 <UART_SetConfig+0x1e4>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d109      	bne.n	8001eec <UART_SetConfig+0xf0>
 8001ed8:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ede:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001ee2:	2b80      	cmp	r3, #128	@ 0x80
 8001ee4:	d057      	beq.n	8001f96 <UART_SetConfig+0x19a>
 8001ee6:	d9c9      	bls.n	8001e7c <UART_SetConfig+0x80>
 8001ee8:	2bc0      	cmp	r3, #192	@ 0xc0
 8001eea:	e7df      	b.n	8001eac <UART_SetConfig+0xb0>
 8001eec:	4a3d      	ldr	r2, [pc, #244]	@ (8001fe4 <UART_SetConfig+0x1e8>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d10b      	bne.n	8001f0a <UART_SetConfig+0x10e>
 8001ef2:	4b38      	ldr	r3, [pc, #224]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f00:	d049      	beq.n	8001f96 <UART_SetConfig+0x19a>
 8001f02:	d9bb      	bls.n	8001e7c <UART_SetConfig+0x80>
 8001f04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f08:	e7d0      	b.n	8001eac <UART_SetConfig+0xb0>
 8001f0a:	4a37      	ldr	r2, [pc, #220]	@ (8001fe8 <UART_SetConfig+0x1ec>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d113      	bne.n	8001f38 <UART_SetConfig+0x13c>
 8001f10:	4b30      	ldr	r3, [pc, #192]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f16:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001f1e:	d03a      	beq.n	8001f96 <UART_SetConfig+0x19a>
 8001f20:	d807      	bhi.n	8001f32 <UART_SetConfig+0x136>
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d097      	beq.n	8001e56 <UART_SetConfig+0x5a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f26:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001f2a:	d12b      	bne.n	8001f84 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetSysClockFreq();
 8001f2c:	f7ff fa7e 	bl	800142c <HAL_RCC_GetSysClockFreq>
        break;
 8001f30:	e022      	b.n	8001f78 <UART_SetConfig+0x17c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8001f36:	e7b9      	b.n	8001eac <UART_SetConfig+0xb0>
 8001f38:	4a2c      	ldr	r2, [pc, #176]	@ (8001fec <UART_SetConfig+0x1f0>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d10b      	bne.n	8001f56 <UART_SetConfig+0x15a>
 8001f3e:	4b25      	ldr	r3, [pc, #148]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f44:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f4c:	d023      	beq.n	8001f96 <UART_SetConfig+0x19a>
 8001f4e:	d995      	bls.n	8001e7c <UART_SetConfig+0x80>
 8001f50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001f54:	e7aa      	b.n	8001eac <UART_SetConfig+0xb0>
 8001f56:	4a26      	ldr	r2, [pc, #152]	@ (8001ff0 <UART_SetConfig+0x1f4>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d1a8      	bne.n	8001eae <UART_SetConfig+0xb2>
 8001f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd4 <UART_SetConfig+0x1d8>)
 8001f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f62:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f6a:	d014      	beq.n	8001f96 <UART_SetConfig+0x19a>
 8001f6c:	d986      	bls.n	8001e7c <UART_SetConfig+0x80>
 8001f6e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8001f72:	e79b      	b.n	8001eac <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f74:	f7ff fb26 	bl	80015c4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001f78:	b990      	cbnz	r0, 8001fa0 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	e798      	b.n	8001eb0 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001f7e:	f7ff fb31 	bl	80015e4 <HAL_RCC_GetPCLK2Freq>
        break;
 8001f82:	e7f9      	b.n	8001f78 <UART_SetConfig+0x17c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001f84:	f7ff fa52 	bl	800142c <HAL_RCC_GetSysClockFreq>
        break;
 8001f88:	e77f      	b.n	8001e8a <UART_SetConfig+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f8a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001f8e:	d007      	beq.n	8001fa0 <UART_SetConfig+0x1a4>
        pclk = (uint32_t) LSE_VALUE;
 8001f90:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001f94:	e77b      	b.n	8001e8e <UART_SetConfig+0x92>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f96:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8001f9a:	4816      	ldr	r0, [pc, #88]	@ (8001ff4 <UART_SetConfig+0x1f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f9c:	f47f af77 	bne.w	8001e8e <UART_SetConfig+0x92>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001fa0:	6862      	ldr	r2, [r4, #4]
 8001fa2:	0853      	lsrs	r3, r2, #1
 8001fa4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001fa8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fac:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8001fb0:	f1a3 0110 	sub.w	r1, r3, #16
 8001fb4:	4291      	cmp	r1, r2
 8001fb6:	f63f af7a 	bhi.w	8001eae <UART_SetConfig+0xb2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001fba:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001fbe:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8001fc2:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001fc4:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	60cb      	str	r3, [r1, #12]
 8001fca:	e7d6      	b.n	8001f7a <UART_SetConfig+0x17e>
 8001fcc:	efff69f3 	.word	0xefff69f3
 8001fd0:	40011000 	.word	0x40011000
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40004400 	.word	0x40004400
 8001fdc:	40004800 	.word	0x40004800
 8001fe0:	40004c00 	.word	0x40004c00
 8001fe4:	40005000 	.word	0x40005000
 8001fe8:	40011400 	.word	0x40011400
 8001fec:	40007800 	.word	0x40007800
 8001ff0:	40007c00 	.word	0x40007c00
 8001ff4:	00f42400 	.word	0x00f42400

08001ff8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ff8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8001ffa:	071a      	lsls	r2, r3, #28
{
 8001ffc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ffe:	d506      	bpl.n	800200e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002000:	6801      	ldr	r1, [r0, #0]
 8002002:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8002004:	684a      	ldr	r2, [r1, #4]
 8002006:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800200a:	4322      	orrs	r2, r4
 800200c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800200e:	07dc      	lsls	r4, r3, #31
 8002010:	d506      	bpl.n	8002020 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002012:	6801      	ldr	r1, [r0, #0]
 8002014:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8002016:	684a      	ldr	r2, [r1, #4]
 8002018:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800201c:	4322      	orrs	r2, r4
 800201e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002020:	0799      	lsls	r1, r3, #30
 8002022:	d506      	bpl.n	8002032 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002024:	6801      	ldr	r1, [r0, #0]
 8002026:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8002028:	684a      	ldr	r2, [r1, #4]
 800202a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800202e:	4322      	orrs	r2, r4
 8002030:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002032:	075a      	lsls	r2, r3, #29
 8002034:	d506      	bpl.n	8002044 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002036:	6801      	ldr	r1, [r0, #0]
 8002038:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800203a:	684a      	ldr	r2, [r1, #4]
 800203c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002040:	4322      	orrs	r2, r4
 8002042:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002044:	06dc      	lsls	r4, r3, #27
 8002046:	d506      	bpl.n	8002056 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002048:	6801      	ldr	r1, [r0, #0]
 800204a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800204c:	688a      	ldr	r2, [r1, #8]
 800204e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002052:	4322      	orrs	r2, r4
 8002054:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002056:	0699      	lsls	r1, r3, #26
 8002058:	d506      	bpl.n	8002068 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800205a:	6801      	ldr	r1, [r0, #0]
 800205c:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800205e:	688a      	ldr	r2, [r1, #8]
 8002060:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002064:	4322      	orrs	r2, r4
 8002066:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002068:	065a      	lsls	r2, r3, #25
 800206a:	d510      	bpl.n	800208e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800206c:	6801      	ldr	r1, [r0, #0]
 800206e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8002070:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002072:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002076:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800207a:	ea42 0204 	orr.w	r2, r2, r4
 800207e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002080:	d105      	bne.n	800208e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002082:	684a      	ldr	r2, [r1, #4]
 8002084:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8002086:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800208a:	4322      	orrs	r2, r4
 800208c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800208e:	061b      	lsls	r3, r3, #24
 8002090:	d506      	bpl.n	80020a0 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002092:	6802      	ldr	r2, [r0, #0]
 8002094:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002096:	6853      	ldr	r3, [r2, #4]
 8002098:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800209c:	430b      	orrs	r3, r1
 800209e:	6053      	str	r3, [r2, #4]
}
 80020a0:	bd10      	pop	{r4, pc}

080020a2 <UART_WaitOnFlagUntilTimeout>:
{
 80020a2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020a6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80020aa:	4604      	mov	r4, r0
 80020ac:	460d      	mov	r5, r1
 80020ae:	4617      	mov	r7, r2
 80020b0:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020b2:	6822      	ldr	r2, [r4, #0]
 80020b4:	69d3      	ldr	r3, [r2, #28]
 80020b6:	ea35 0303 	bics.w	r3, r5, r3
 80020ba:	bf0c      	ite	eq
 80020bc:	2301      	moveq	r3, #1
 80020be:	2300      	movne	r3, #0
 80020c0:	42bb      	cmp	r3, r7
 80020c2:	d001      	beq.n	80020c8 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80020c4:	2000      	movs	r0, #0
 80020c6:	e022      	b.n	800210e <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80020c8:	f1b9 3fff 	cmp.w	r9, #4294967295
 80020cc:	d0f2      	beq.n	80020b4 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020ce:	f7fe fe33 	bl	8000d38 <HAL_GetTick>
 80020d2:	eba0 0008 	sub.w	r0, r0, r8
 80020d6:	4548      	cmp	r0, r9
 80020d8:	d829      	bhi.n	800212e <UART_WaitOnFlagUntilTimeout+0x8c>
 80020da:	f1b9 0f00 	cmp.w	r9, #0
 80020de:	d026      	beq.n	800212e <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80020e0:	6821      	ldr	r1, [r4, #0]
 80020e2:	680b      	ldr	r3, [r1, #0]
 80020e4:	075a      	lsls	r2, r3, #29
 80020e6:	d5e4      	bpl.n	80020b2 <UART_WaitOnFlagUntilTimeout+0x10>
 80020e8:	2d80      	cmp	r5, #128	@ 0x80
 80020ea:	d0e2      	beq.n	80020b2 <UART_WaitOnFlagUntilTimeout+0x10>
 80020ec:	2d40      	cmp	r5, #64	@ 0x40
 80020ee:	d0e0      	beq.n	80020b2 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80020f0:	69ce      	ldr	r6, [r1, #28]
 80020f2:	f016 0608 	ands.w	r6, r6, #8
 80020f6:	d00c      	beq.n	8002112 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80020f8:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 80020fa:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80020fc:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 80020fe:	f7ff fe54 	bl	8001daa <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8002102:	2300      	movs	r3, #0
          return HAL_ERROR;
 8002104:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002106:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 800210a:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 800210e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002112:	69cb      	ldr	r3, [r1, #28]
 8002114:	051b      	lsls	r3, r3, #20
 8002116:	d5cc      	bpl.n	80020b2 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002118:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 800211c:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800211e:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8002120:	f7ff fe43 	bl	8001daa <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002124:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8002126:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800212a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 800212e:	2003      	movs	r0, #3
 8002130:	e7ed      	b.n	800210e <UART_WaitOnFlagUntilTimeout+0x6c>

08002132 <HAL_UART_Transmit>:
{
 8002132:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002136:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002138:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 800213a:	4604      	mov	r4, r0
 800213c:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 800213e:	2b20      	cmp	r3, #32
{
 8002140:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002142:	d143      	bne.n	80021cc <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8002144:	2900      	cmp	r1, #0
 8002146:	d043      	beq.n	80021d0 <HAL_UART_Transmit+0x9e>
 8002148:	2a00      	cmp	r2, #0
 800214a:	d041      	beq.n	80021d0 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800214c:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800214e:	2500      	movs	r5, #0
 8002150:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002154:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8002156:	f7fe fdef 	bl	8000d38 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800215a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800215c:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 800215e:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8002166:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800216a:	d103      	bne.n	8002174 <HAL_UART_Transmit+0x42>
 800216c:	6923      	ldr	r3, [r4, #16]
 800216e:	b90b      	cbnz	r3, 8002174 <HAL_UART_Transmit+0x42>
      pdata16bits = (const uint16_t *) pData;
 8002170:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8002172:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8002174:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002178:	464b      	mov	r3, r9
 800217a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 800217e:	b292      	uxth	r2, r2
 8002180:	b93a      	cbnz	r2, 8002192 <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002182:	2140      	movs	r1, #64	@ 0x40
 8002184:	4620      	mov	r0, r4
 8002186:	f7ff ff8c 	bl	80020a2 <UART_WaitOnFlagUntilTimeout>
 800218a:	2320      	movs	r3, #32
 800218c:	b940      	cbnz	r0, 80021a0 <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 800218e:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8002190:	e008      	b.n	80021a4 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002192:	2200      	movs	r2, #0
 8002194:	2180      	movs	r1, #128	@ 0x80
 8002196:	4620      	mov	r0, r4
 8002198:	f7ff ff83 	bl	80020a2 <UART_WaitOnFlagUntilTimeout>
 800219c:	b128      	cbz	r0, 80021aa <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 800219e:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80021a0:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80021a2:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 80021a4:	b003      	add	sp, #12
 80021a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021aa:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80021ac:	b95e      	cbnz	r6, 80021c6 <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021ae:	f835 3b02 	ldrh.w	r3, [r5], #2
 80021b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80021b6:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80021b8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80021bc:	3a01      	subs	r2, #1
 80021be:	b292      	uxth	r2, r2
 80021c0:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 80021c4:	e7d6      	b.n	8002174 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80021c6:	f816 3b01 	ldrb.w	r3, [r6], #1
 80021ca:	e7f4      	b.n	80021b6 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80021cc:	2002      	movs	r0, #2
 80021ce:	e7e9      	b.n	80021a4 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80021d0:	2001      	movs	r0, #1
 80021d2:	e7e7      	b.n	80021a4 <HAL_UART_Transmit+0x72>

080021d4 <UART_CheckIdleState>:
{
 80021d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021d6:	2500      	movs	r5, #0
{
 80021d8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021da:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80021de:	f7fe fdab 	bl	8000d38 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021e2:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 80021e4:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	0712      	lsls	r2, r2, #28
 80021ea:	d51a      	bpl.n	8002222 <UART_CheckIdleState+0x4e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021ec:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 80021f0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80021f4:	4620      	mov	r0, r4
 80021f6:	9200      	str	r2, [sp, #0]
 80021f8:	462a      	mov	r2, r5
 80021fa:	f7ff ff52 	bl	80020a2 <UART_WaitOnFlagUntilTimeout>
 80021fe:	b180      	cbz	r0, 8002222 <UART_CheckIdleState+0x4e>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002200:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002202:	e852 3f00 	ldrex	r3, [r2]
 8002206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220a:	e842 3100 	strex	r1, r3, [r2]
 800220e:	2900      	cmp	r1, #0
 8002210:	d1f6      	bne.n	8002200 <UART_CheckIdleState+0x2c>
      huart->gState = HAL_UART_STATE_READY;
 8002212:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8002214:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8002216:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 8002218:	2300      	movs	r3, #0
 800221a:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 800221e:	b003      	add	sp, #12
 8002220:	bd30      	pop	{r4, r5, pc}
  huart->gState = HAL_UART_STATE_READY;
 8002222:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002224:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002226:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002228:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800222c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800222e:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8002230:	e7f2      	b.n	8002218 <UART_CheckIdleState+0x44>

08002232 <HAL_UART_Init>:
{
 8002232:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002234:	4604      	mov	r4, r0
 8002236:	b340      	cbz	r0, 800228a <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002238:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800223a:	b91b      	cbnz	r3, 8002244 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800223c:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8002240:	f7fe fc54 	bl	8000aec <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002244:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8002246:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002248:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f023 0301 	bic.w	r3, r3, #1
 8002250:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002252:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002254:	b113      	cbz	r3, 800225c <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8002256:	4620      	mov	r0, r4
 8002258:	f7ff fece 	bl	8001ff8 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800225c:	4620      	mov	r0, r4
 800225e:	f7ff fdcd 	bl	8001dfc <UART_SetConfig>
 8002262:	2801      	cmp	r0, #1
 8002264:	d011      	beq.n	800228a <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002266:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002268:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002270:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002278:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	f042 0201 	orr.w	r2, r2, #1
}
 8002280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002284:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002286:	f7ff bfa5 	b.w	80021d4 <UART_CheckIdleState>
}
 800228a:	2001      	movs	r0, #1
 800228c:	bd10      	pop	{r4, pc}
	...

08002290 <sbrk_aligned>:
 8002290:	b570      	push	{r4, r5, r6, lr}
 8002292:	4e0f      	ldr	r6, [pc, #60]	@ (80022d0 <sbrk_aligned+0x40>)
 8002294:	460c      	mov	r4, r1
 8002296:	6831      	ldr	r1, [r6, #0]
 8002298:	4605      	mov	r5, r0
 800229a:	b911      	cbnz	r1, 80022a2 <sbrk_aligned+0x12>
 800229c:	f000 faec 	bl	8002878 <_sbrk_r>
 80022a0:	6030      	str	r0, [r6, #0]
 80022a2:	4621      	mov	r1, r4
 80022a4:	4628      	mov	r0, r5
 80022a6:	f000 fae7 	bl	8002878 <_sbrk_r>
 80022aa:	1c43      	adds	r3, r0, #1
 80022ac:	d103      	bne.n	80022b6 <sbrk_aligned+0x26>
 80022ae:	f04f 34ff 	mov.w	r4, #4294967295
 80022b2:	4620      	mov	r0, r4
 80022b4:	bd70      	pop	{r4, r5, r6, pc}
 80022b6:	1cc4      	adds	r4, r0, #3
 80022b8:	f024 0403 	bic.w	r4, r4, #3
 80022bc:	42a0      	cmp	r0, r4
 80022be:	d0f8      	beq.n	80022b2 <sbrk_aligned+0x22>
 80022c0:	1a21      	subs	r1, r4, r0
 80022c2:	4628      	mov	r0, r5
 80022c4:	f000 fad8 	bl	8002878 <_sbrk_r>
 80022c8:	3001      	adds	r0, #1
 80022ca:	d1f2      	bne.n	80022b2 <sbrk_aligned+0x22>
 80022cc:	e7ef      	b.n	80022ae <sbrk_aligned+0x1e>
 80022ce:	bf00      	nop
 80022d0:	20000158 	.word	0x20000158

080022d4 <_malloc_r>:
 80022d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022d8:	1ccd      	adds	r5, r1, #3
 80022da:	f025 0503 	bic.w	r5, r5, #3
 80022de:	3508      	adds	r5, #8
 80022e0:	2d0c      	cmp	r5, #12
 80022e2:	bf38      	it	cc
 80022e4:	250c      	movcc	r5, #12
 80022e6:	2d00      	cmp	r5, #0
 80022e8:	4606      	mov	r6, r0
 80022ea:	db01      	blt.n	80022f0 <_malloc_r+0x1c>
 80022ec:	42a9      	cmp	r1, r5
 80022ee:	d904      	bls.n	80022fa <_malloc_r+0x26>
 80022f0:	230c      	movs	r3, #12
 80022f2:	6033      	str	r3, [r6, #0]
 80022f4:	2000      	movs	r0, #0
 80022f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80023d0 <_malloc_r+0xfc>
 80022fe:	f000 f869 	bl	80023d4 <__malloc_lock>
 8002302:	f8d8 3000 	ldr.w	r3, [r8]
 8002306:	461c      	mov	r4, r3
 8002308:	bb44      	cbnz	r4, 800235c <_malloc_r+0x88>
 800230a:	4629      	mov	r1, r5
 800230c:	4630      	mov	r0, r6
 800230e:	f7ff ffbf 	bl	8002290 <sbrk_aligned>
 8002312:	1c43      	adds	r3, r0, #1
 8002314:	4604      	mov	r4, r0
 8002316:	d158      	bne.n	80023ca <_malloc_r+0xf6>
 8002318:	f8d8 4000 	ldr.w	r4, [r8]
 800231c:	4627      	mov	r7, r4
 800231e:	2f00      	cmp	r7, #0
 8002320:	d143      	bne.n	80023aa <_malloc_r+0xd6>
 8002322:	2c00      	cmp	r4, #0
 8002324:	d04b      	beq.n	80023be <_malloc_r+0xea>
 8002326:	6823      	ldr	r3, [r4, #0]
 8002328:	4639      	mov	r1, r7
 800232a:	4630      	mov	r0, r6
 800232c:	eb04 0903 	add.w	r9, r4, r3
 8002330:	f000 faa2 	bl	8002878 <_sbrk_r>
 8002334:	4581      	cmp	r9, r0
 8002336:	d142      	bne.n	80023be <_malloc_r+0xea>
 8002338:	6821      	ldr	r1, [r4, #0]
 800233a:	1a6d      	subs	r5, r5, r1
 800233c:	4629      	mov	r1, r5
 800233e:	4630      	mov	r0, r6
 8002340:	f7ff ffa6 	bl	8002290 <sbrk_aligned>
 8002344:	3001      	adds	r0, #1
 8002346:	d03a      	beq.n	80023be <_malloc_r+0xea>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	442b      	add	r3, r5
 800234c:	6023      	str	r3, [r4, #0]
 800234e:	f8d8 3000 	ldr.w	r3, [r8]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	bb62      	cbnz	r2, 80023b0 <_malloc_r+0xdc>
 8002356:	f8c8 7000 	str.w	r7, [r8]
 800235a:	e00f      	b.n	800237c <_malloc_r+0xa8>
 800235c:	6822      	ldr	r2, [r4, #0]
 800235e:	1b52      	subs	r2, r2, r5
 8002360:	d420      	bmi.n	80023a4 <_malloc_r+0xd0>
 8002362:	2a0b      	cmp	r2, #11
 8002364:	d917      	bls.n	8002396 <_malloc_r+0xc2>
 8002366:	1961      	adds	r1, r4, r5
 8002368:	42a3      	cmp	r3, r4
 800236a:	6025      	str	r5, [r4, #0]
 800236c:	bf18      	it	ne
 800236e:	6059      	strne	r1, [r3, #4]
 8002370:	6863      	ldr	r3, [r4, #4]
 8002372:	bf08      	it	eq
 8002374:	f8c8 1000 	streq.w	r1, [r8]
 8002378:	5162      	str	r2, [r4, r5]
 800237a:	604b      	str	r3, [r1, #4]
 800237c:	4630      	mov	r0, r6
 800237e:	f000 f82f 	bl	80023e0 <__malloc_unlock>
 8002382:	f104 000b 	add.w	r0, r4, #11
 8002386:	1d23      	adds	r3, r4, #4
 8002388:	f020 0007 	bic.w	r0, r0, #7
 800238c:	1ac2      	subs	r2, r0, r3
 800238e:	bf1c      	itt	ne
 8002390:	1a1b      	subne	r3, r3, r0
 8002392:	50a3      	strne	r3, [r4, r2]
 8002394:	e7af      	b.n	80022f6 <_malloc_r+0x22>
 8002396:	6862      	ldr	r2, [r4, #4]
 8002398:	42a3      	cmp	r3, r4
 800239a:	bf0c      	ite	eq
 800239c:	f8c8 2000 	streq.w	r2, [r8]
 80023a0:	605a      	strne	r2, [r3, #4]
 80023a2:	e7eb      	b.n	800237c <_malloc_r+0xa8>
 80023a4:	4623      	mov	r3, r4
 80023a6:	6864      	ldr	r4, [r4, #4]
 80023a8:	e7ae      	b.n	8002308 <_malloc_r+0x34>
 80023aa:	463c      	mov	r4, r7
 80023ac:	687f      	ldr	r7, [r7, #4]
 80023ae:	e7b6      	b.n	800231e <_malloc_r+0x4a>
 80023b0:	461a      	mov	r2, r3
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	42a3      	cmp	r3, r4
 80023b6:	d1fb      	bne.n	80023b0 <_malloc_r+0xdc>
 80023b8:	2300      	movs	r3, #0
 80023ba:	6053      	str	r3, [r2, #4]
 80023bc:	e7de      	b.n	800237c <_malloc_r+0xa8>
 80023be:	230c      	movs	r3, #12
 80023c0:	6033      	str	r3, [r6, #0]
 80023c2:	4630      	mov	r0, r6
 80023c4:	f000 f80c 	bl	80023e0 <__malloc_unlock>
 80023c8:	e794      	b.n	80022f4 <_malloc_r+0x20>
 80023ca:	6005      	str	r5, [r0, #0]
 80023cc:	e7d6      	b.n	800237c <_malloc_r+0xa8>
 80023ce:	bf00      	nop
 80023d0:	2000015c 	.word	0x2000015c

080023d4 <__malloc_lock>:
 80023d4:	4801      	ldr	r0, [pc, #4]	@ (80023dc <__malloc_lock+0x8>)
 80023d6:	f000 ba9c 	b.w	8002912 <__retarget_lock_acquire_recursive>
 80023da:	bf00      	nop
 80023dc:	200002a0 	.word	0x200002a0

080023e0 <__malloc_unlock>:
 80023e0:	4801      	ldr	r0, [pc, #4]	@ (80023e8 <__malloc_unlock+0x8>)
 80023e2:	f000 ba97 	b.w	8002914 <__retarget_lock_release_recursive>
 80023e6:	bf00      	nop
 80023e8:	200002a0 	.word	0x200002a0

080023ec <std>:
 80023ec:	2300      	movs	r3, #0
 80023ee:	b510      	push	{r4, lr}
 80023f0:	4604      	mov	r4, r0
 80023f2:	e9c0 3300 	strd	r3, r3, [r0]
 80023f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80023fa:	6083      	str	r3, [r0, #8]
 80023fc:	8181      	strh	r1, [r0, #12]
 80023fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8002400:	81c2      	strh	r2, [r0, #14]
 8002402:	6183      	str	r3, [r0, #24]
 8002404:	4619      	mov	r1, r3
 8002406:	2208      	movs	r2, #8
 8002408:	305c      	adds	r0, #92	@ 0x5c
 800240a:	f000 f9f9 	bl	8002800 <memset>
 800240e:	4b0d      	ldr	r3, [pc, #52]	@ (8002444 <std+0x58>)
 8002410:	6263      	str	r3, [r4, #36]	@ 0x24
 8002412:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <std+0x5c>)
 8002414:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <std+0x60>)
 8002418:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <std+0x64>)
 800241c:	6323      	str	r3, [r4, #48]	@ 0x30
 800241e:	4b0d      	ldr	r3, [pc, #52]	@ (8002454 <std+0x68>)
 8002420:	6224      	str	r4, [r4, #32]
 8002422:	429c      	cmp	r4, r3
 8002424:	d006      	beq.n	8002434 <std+0x48>
 8002426:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800242a:	4294      	cmp	r4, r2
 800242c:	d002      	beq.n	8002434 <std+0x48>
 800242e:	33d0      	adds	r3, #208	@ 0xd0
 8002430:	429c      	cmp	r4, r3
 8002432:	d105      	bne.n	8002440 <std+0x54>
 8002434:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800243c:	f000 ba68 	b.w	8002910 <__retarget_lock_init_recursive>
 8002440:	bd10      	pop	{r4, pc}
 8002442:	bf00      	nop
 8002444:	08002651 	.word	0x08002651
 8002448:	08002673 	.word	0x08002673
 800244c:	080026ab 	.word	0x080026ab
 8002450:	080026cf 	.word	0x080026cf
 8002454:	20000160 	.word	0x20000160

08002458 <stdio_exit_handler>:
 8002458:	4a02      	ldr	r2, [pc, #8]	@ (8002464 <stdio_exit_handler+0xc>)
 800245a:	4903      	ldr	r1, [pc, #12]	@ (8002468 <stdio_exit_handler+0x10>)
 800245c:	4803      	ldr	r0, [pc, #12]	@ (800246c <stdio_exit_handler+0x14>)
 800245e:	f000 b869 	b.w	8002534 <_fwalk_sglue>
 8002462:	bf00      	nop
 8002464:	2000000c 	.word	0x2000000c
 8002468:	08003051 	.word	0x08003051
 800246c:	2000001c 	.word	0x2000001c

08002470 <cleanup_stdio>:
 8002470:	6841      	ldr	r1, [r0, #4]
 8002472:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <cleanup_stdio+0x34>)
 8002474:	4299      	cmp	r1, r3
 8002476:	b510      	push	{r4, lr}
 8002478:	4604      	mov	r4, r0
 800247a:	d001      	beq.n	8002480 <cleanup_stdio+0x10>
 800247c:	f000 fde8 	bl	8003050 <_fflush_r>
 8002480:	68a1      	ldr	r1, [r4, #8]
 8002482:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <cleanup_stdio+0x38>)
 8002484:	4299      	cmp	r1, r3
 8002486:	d002      	beq.n	800248e <cleanup_stdio+0x1e>
 8002488:	4620      	mov	r0, r4
 800248a:	f000 fde1 	bl	8003050 <_fflush_r>
 800248e:	68e1      	ldr	r1, [r4, #12]
 8002490:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <cleanup_stdio+0x3c>)
 8002492:	4299      	cmp	r1, r3
 8002494:	d004      	beq.n	80024a0 <cleanup_stdio+0x30>
 8002496:	4620      	mov	r0, r4
 8002498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800249c:	f000 bdd8 	b.w	8003050 <_fflush_r>
 80024a0:	bd10      	pop	{r4, pc}
 80024a2:	bf00      	nop
 80024a4:	20000160 	.word	0x20000160
 80024a8:	200001c8 	.word	0x200001c8
 80024ac:	20000230 	.word	0x20000230

080024b0 <global_stdio_init.part.0>:
 80024b0:	b510      	push	{r4, lr}
 80024b2:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <global_stdio_init.part.0+0x30>)
 80024b4:	4c0b      	ldr	r4, [pc, #44]	@ (80024e4 <global_stdio_init.part.0+0x34>)
 80024b6:	4a0c      	ldr	r2, [pc, #48]	@ (80024e8 <global_stdio_init.part.0+0x38>)
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	4620      	mov	r0, r4
 80024bc:	2200      	movs	r2, #0
 80024be:	2104      	movs	r1, #4
 80024c0:	f7ff ff94 	bl	80023ec <std>
 80024c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80024c8:	2201      	movs	r2, #1
 80024ca:	2109      	movs	r1, #9
 80024cc:	f7ff ff8e 	bl	80023ec <std>
 80024d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80024d4:	2202      	movs	r2, #2
 80024d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024da:	2112      	movs	r1, #18
 80024dc:	f7ff bf86 	b.w	80023ec <std>
 80024e0:	20000298 	.word	0x20000298
 80024e4:	20000160 	.word	0x20000160
 80024e8:	08002459 	.word	0x08002459

080024ec <__sfp_lock_acquire>:
 80024ec:	4801      	ldr	r0, [pc, #4]	@ (80024f4 <__sfp_lock_acquire+0x8>)
 80024ee:	f000 ba10 	b.w	8002912 <__retarget_lock_acquire_recursive>
 80024f2:	bf00      	nop
 80024f4:	200002a1 	.word	0x200002a1

080024f8 <__sfp_lock_release>:
 80024f8:	4801      	ldr	r0, [pc, #4]	@ (8002500 <__sfp_lock_release+0x8>)
 80024fa:	f000 ba0b 	b.w	8002914 <__retarget_lock_release_recursive>
 80024fe:	bf00      	nop
 8002500:	200002a1 	.word	0x200002a1

08002504 <__sinit>:
 8002504:	b510      	push	{r4, lr}
 8002506:	4604      	mov	r4, r0
 8002508:	f7ff fff0 	bl	80024ec <__sfp_lock_acquire>
 800250c:	6a23      	ldr	r3, [r4, #32]
 800250e:	b11b      	cbz	r3, 8002518 <__sinit+0x14>
 8002510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002514:	f7ff bff0 	b.w	80024f8 <__sfp_lock_release>
 8002518:	4b04      	ldr	r3, [pc, #16]	@ (800252c <__sinit+0x28>)
 800251a:	6223      	str	r3, [r4, #32]
 800251c:	4b04      	ldr	r3, [pc, #16]	@ (8002530 <__sinit+0x2c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1f5      	bne.n	8002510 <__sinit+0xc>
 8002524:	f7ff ffc4 	bl	80024b0 <global_stdio_init.part.0>
 8002528:	e7f2      	b.n	8002510 <__sinit+0xc>
 800252a:	bf00      	nop
 800252c:	08002471 	.word	0x08002471
 8002530:	20000298 	.word	0x20000298

08002534 <_fwalk_sglue>:
 8002534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002538:	4607      	mov	r7, r0
 800253a:	4688      	mov	r8, r1
 800253c:	4614      	mov	r4, r2
 800253e:	2600      	movs	r6, #0
 8002540:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002544:	f1b9 0901 	subs.w	r9, r9, #1
 8002548:	d505      	bpl.n	8002556 <_fwalk_sglue+0x22>
 800254a:	6824      	ldr	r4, [r4, #0]
 800254c:	2c00      	cmp	r4, #0
 800254e:	d1f7      	bne.n	8002540 <_fwalk_sglue+0xc>
 8002550:	4630      	mov	r0, r6
 8002552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002556:	89ab      	ldrh	r3, [r5, #12]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d907      	bls.n	800256c <_fwalk_sglue+0x38>
 800255c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002560:	3301      	adds	r3, #1
 8002562:	d003      	beq.n	800256c <_fwalk_sglue+0x38>
 8002564:	4629      	mov	r1, r5
 8002566:	4638      	mov	r0, r7
 8002568:	47c0      	blx	r8
 800256a:	4306      	orrs	r6, r0
 800256c:	3568      	adds	r5, #104	@ 0x68
 800256e:	e7e9      	b.n	8002544 <_fwalk_sglue+0x10>

08002570 <iprintf>:
 8002570:	b40f      	push	{r0, r1, r2, r3}
 8002572:	b507      	push	{r0, r1, r2, lr}
 8002574:	4906      	ldr	r1, [pc, #24]	@ (8002590 <iprintf+0x20>)
 8002576:	ab04      	add	r3, sp, #16
 8002578:	6808      	ldr	r0, [r1, #0]
 800257a:	f853 2b04 	ldr.w	r2, [r3], #4
 800257e:	6881      	ldr	r1, [r0, #8]
 8002580:	9301      	str	r3, [sp, #4]
 8002582:	f000 fa3d 	bl	8002a00 <_vfiprintf_r>
 8002586:	b003      	add	sp, #12
 8002588:	f85d eb04 	ldr.w	lr, [sp], #4
 800258c:	b004      	add	sp, #16
 800258e:	4770      	bx	lr
 8002590:	20000018 	.word	0x20000018

08002594 <_puts_r>:
 8002594:	6a03      	ldr	r3, [r0, #32]
 8002596:	b570      	push	{r4, r5, r6, lr}
 8002598:	6884      	ldr	r4, [r0, #8]
 800259a:	4605      	mov	r5, r0
 800259c:	460e      	mov	r6, r1
 800259e:	b90b      	cbnz	r3, 80025a4 <_puts_r+0x10>
 80025a0:	f7ff ffb0 	bl	8002504 <__sinit>
 80025a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025a6:	07db      	lsls	r3, r3, #31
 80025a8:	d405      	bmi.n	80025b6 <_puts_r+0x22>
 80025aa:	89a3      	ldrh	r3, [r4, #12]
 80025ac:	0598      	lsls	r0, r3, #22
 80025ae:	d402      	bmi.n	80025b6 <_puts_r+0x22>
 80025b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025b2:	f000 f9ae 	bl	8002912 <__retarget_lock_acquire_recursive>
 80025b6:	89a3      	ldrh	r3, [r4, #12]
 80025b8:	0719      	lsls	r1, r3, #28
 80025ba:	d502      	bpl.n	80025c2 <_puts_r+0x2e>
 80025bc:	6923      	ldr	r3, [r4, #16]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d135      	bne.n	800262e <_puts_r+0x9a>
 80025c2:	4621      	mov	r1, r4
 80025c4:	4628      	mov	r0, r5
 80025c6:	f000 f8c5 	bl	8002754 <__swsetup_r>
 80025ca:	b380      	cbz	r0, 800262e <_puts_r+0x9a>
 80025cc:	f04f 35ff 	mov.w	r5, #4294967295
 80025d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025d2:	07da      	lsls	r2, r3, #31
 80025d4:	d405      	bmi.n	80025e2 <_puts_r+0x4e>
 80025d6:	89a3      	ldrh	r3, [r4, #12]
 80025d8:	059b      	lsls	r3, r3, #22
 80025da:	d402      	bmi.n	80025e2 <_puts_r+0x4e>
 80025dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025de:	f000 f999 	bl	8002914 <__retarget_lock_release_recursive>
 80025e2:	4628      	mov	r0, r5
 80025e4:	bd70      	pop	{r4, r5, r6, pc}
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	da04      	bge.n	80025f4 <_puts_r+0x60>
 80025ea:	69a2      	ldr	r2, [r4, #24]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	dc17      	bgt.n	8002620 <_puts_r+0x8c>
 80025f0:	290a      	cmp	r1, #10
 80025f2:	d015      	beq.n	8002620 <_puts_r+0x8c>
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	6022      	str	r2, [r4, #0]
 80025fa:	7019      	strb	r1, [r3, #0]
 80025fc:	68a3      	ldr	r3, [r4, #8]
 80025fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002602:	3b01      	subs	r3, #1
 8002604:	60a3      	str	r3, [r4, #8]
 8002606:	2900      	cmp	r1, #0
 8002608:	d1ed      	bne.n	80025e6 <_puts_r+0x52>
 800260a:	2b00      	cmp	r3, #0
 800260c:	da11      	bge.n	8002632 <_puts_r+0x9e>
 800260e:	4622      	mov	r2, r4
 8002610:	210a      	movs	r1, #10
 8002612:	4628      	mov	r0, r5
 8002614:	f000 f85f 	bl	80026d6 <__swbuf_r>
 8002618:	3001      	adds	r0, #1
 800261a:	d0d7      	beq.n	80025cc <_puts_r+0x38>
 800261c:	250a      	movs	r5, #10
 800261e:	e7d7      	b.n	80025d0 <_puts_r+0x3c>
 8002620:	4622      	mov	r2, r4
 8002622:	4628      	mov	r0, r5
 8002624:	f000 f857 	bl	80026d6 <__swbuf_r>
 8002628:	3001      	adds	r0, #1
 800262a:	d1e7      	bne.n	80025fc <_puts_r+0x68>
 800262c:	e7ce      	b.n	80025cc <_puts_r+0x38>
 800262e:	3e01      	subs	r6, #1
 8002630:	e7e4      	b.n	80025fc <_puts_r+0x68>
 8002632:	6823      	ldr	r3, [r4, #0]
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	6022      	str	r2, [r4, #0]
 8002638:	220a      	movs	r2, #10
 800263a:	701a      	strb	r2, [r3, #0]
 800263c:	e7ee      	b.n	800261c <_puts_r+0x88>
	...

08002640 <puts>:
 8002640:	4b02      	ldr	r3, [pc, #8]	@ (800264c <puts+0xc>)
 8002642:	4601      	mov	r1, r0
 8002644:	6818      	ldr	r0, [r3, #0]
 8002646:	f7ff bfa5 	b.w	8002594 <_puts_r>
 800264a:	bf00      	nop
 800264c:	20000018 	.word	0x20000018

08002650 <__sread>:
 8002650:	b510      	push	{r4, lr}
 8002652:	460c      	mov	r4, r1
 8002654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002658:	f000 f8fc 	bl	8002854 <_read_r>
 800265c:	2800      	cmp	r0, #0
 800265e:	bfab      	itete	ge
 8002660:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002662:	89a3      	ldrhlt	r3, [r4, #12]
 8002664:	181b      	addge	r3, r3, r0
 8002666:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800266a:	bfac      	ite	ge
 800266c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800266e:	81a3      	strhlt	r3, [r4, #12]
 8002670:	bd10      	pop	{r4, pc}

08002672 <__swrite>:
 8002672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002676:	461f      	mov	r7, r3
 8002678:	898b      	ldrh	r3, [r1, #12]
 800267a:	05db      	lsls	r3, r3, #23
 800267c:	4605      	mov	r5, r0
 800267e:	460c      	mov	r4, r1
 8002680:	4616      	mov	r6, r2
 8002682:	d505      	bpl.n	8002690 <__swrite+0x1e>
 8002684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002688:	2302      	movs	r3, #2
 800268a:	2200      	movs	r2, #0
 800268c:	f000 f8d0 	bl	8002830 <_lseek_r>
 8002690:	89a3      	ldrh	r3, [r4, #12]
 8002692:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002696:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800269a:	81a3      	strh	r3, [r4, #12]
 800269c:	4632      	mov	r2, r6
 800269e:	463b      	mov	r3, r7
 80026a0:	4628      	mov	r0, r5
 80026a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026a6:	f000 b8f7 	b.w	8002898 <_write_r>

080026aa <__sseek>:
 80026aa:	b510      	push	{r4, lr}
 80026ac:	460c      	mov	r4, r1
 80026ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026b2:	f000 f8bd 	bl	8002830 <_lseek_r>
 80026b6:	1c43      	adds	r3, r0, #1
 80026b8:	89a3      	ldrh	r3, [r4, #12]
 80026ba:	bf15      	itete	ne
 80026bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80026be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80026c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80026c6:	81a3      	strheq	r3, [r4, #12]
 80026c8:	bf18      	it	ne
 80026ca:	81a3      	strhne	r3, [r4, #12]
 80026cc:	bd10      	pop	{r4, pc}

080026ce <__sclose>:
 80026ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026d2:	f000 b89d 	b.w	8002810 <_close_r>

080026d6 <__swbuf_r>:
 80026d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026d8:	460e      	mov	r6, r1
 80026da:	4614      	mov	r4, r2
 80026dc:	4605      	mov	r5, r0
 80026de:	b118      	cbz	r0, 80026e8 <__swbuf_r+0x12>
 80026e0:	6a03      	ldr	r3, [r0, #32]
 80026e2:	b90b      	cbnz	r3, 80026e8 <__swbuf_r+0x12>
 80026e4:	f7ff ff0e 	bl	8002504 <__sinit>
 80026e8:	69a3      	ldr	r3, [r4, #24]
 80026ea:	60a3      	str	r3, [r4, #8]
 80026ec:	89a3      	ldrh	r3, [r4, #12]
 80026ee:	071a      	lsls	r2, r3, #28
 80026f0:	d501      	bpl.n	80026f6 <__swbuf_r+0x20>
 80026f2:	6923      	ldr	r3, [r4, #16]
 80026f4:	b943      	cbnz	r3, 8002708 <__swbuf_r+0x32>
 80026f6:	4621      	mov	r1, r4
 80026f8:	4628      	mov	r0, r5
 80026fa:	f000 f82b 	bl	8002754 <__swsetup_r>
 80026fe:	b118      	cbz	r0, 8002708 <__swbuf_r+0x32>
 8002700:	f04f 37ff 	mov.w	r7, #4294967295
 8002704:	4638      	mov	r0, r7
 8002706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	6922      	ldr	r2, [r4, #16]
 800270c:	1a98      	subs	r0, r3, r2
 800270e:	6963      	ldr	r3, [r4, #20]
 8002710:	b2f6      	uxtb	r6, r6
 8002712:	4283      	cmp	r3, r0
 8002714:	4637      	mov	r7, r6
 8002716:	dc05      	bgt.n	8002724 <__swbuf_r+0x4e>
 8002718:	4621      	mov	r1, r4
 800271a:	4628      	mov	r0, r5
 800271c:	f000 fc98 	bl	8003050 <_fflush_r>
 8002720:	2800      	cmp	r0, #0
 8002722:	d1ed      	bne.n	8002700 <__swbuf_r+0x2a>
 8002724:	68a3      	ldr	r3, [r4, #8]
 8002726:	3b01      	subs	r3, #1
 8002728:	60a3      	str	r3, [r4, #8]
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	6022      	str	r2, [r4, #0]
 8002730:	701e      	strb	r6, [r3, #0]
 8002732:	6962      	ldr	r2, [r4, #20]
 8002734:	1c43      	adds	r3, r0, #1
 8002736:	429a      	cmp	r2, r3
 8002738:	d004      	beq.n	8002744 <__swbuf_r+0x6e>
 800273a:	89a3      	ldrh	r3, [r4, #12]
 800273c:	07db      	lsls	r3, r3, #31
 800273e:	d5e1      	bpl.n	8002704 <__swbuf_r+0x2e>
 8002740:	2e0a      	cmp	r6, #10
 8002742:	d1df      	bne.n	8002704 <__swbuf_r+0x2e>
 8002744:	4621      	mov	r1, r4
 8002746:	4628      	mov	r0, r5
 8002748:	f000 fc82 	bl	8003050 <_fflush_r>
 800274c:	2800      	cmp	r0, #0
 800274e:	d0d9      	beq.n	8002704 <__swbuf_r+0x2e>
 8002750:	e7d6      	b.n	8002700 <__swbuf_r+0x2a>
	...

08002754 <__swsetup_r>:
 8002754:	b538      	push	{r3, r4, r5, lr}
 8002756:	4b29      	ldr	r3, [pc, #164]	@ (80027fc <__swsetup_r+0xa8>)
 8002758:	4605      	mov	r5, r0
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	460c      	mov	r4, r1
 800275e:	b118      	cbz	r0, 8002768 <__swsetup_r+0x14>
 8002760:	6a03      	ldr	r3, [r0, #32]
 8002762:	b90b      	cbnz	r3, 8002768 <__swsetup_r+0x14>
 8002764:	f7ff fece 	bl	8002504 <__sinit>
 8002768:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800276c:	0719      	lsls	r1, r3, #28
 800276e:	d422      	bmi.n	80027b6 <__swsetup_r+0x62>
 8002770:	06da      	lsls	r2, r3, #27
 8002772:	d407      	bmi.n	8002784 <__swsetup_r+0x30>
 8002774:	2209      	movs	r2, #9
 8002776:	602a      	str	r2, [r5, #0]
 8002778:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800277c:	81a3      	strh	r3, [r4, #12]
 800277e:	f04f 30ff 	mov.w	r0, #4294967295
 8002782:	e033      	b.n	80027ec <__swsetup_r+0x98>
 8002784:	0758      	lsls	r0, r3, #29
 8002786:	d512      	bpl.n	80027ae <__swsetup_r+0x5a>
 8002788:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800278a:	b141      	cbz	r1, 800279e <__swsetup_r+0x4a>
 800278c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002790:	4299      	cmp	r1, r3
 8002792:	d002      	beq.n	800279a <__swsetup_r+0x46>
 8002794:	4628      	mov	r0, r5
 8002796:	f000 f8bf 	bl	8002918 <_free_r>
 800279a:	2300      	movs	r3, #0
 800279c:	6363      	str	r3, [r4, #52]	@ 0x34
 800279e:	89a3      	ldrh	r3, [r4, #12]
 80027a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80027a4:	81a3      	strh	r3, [r4, #12]
 80027a6:	2300      	movs	r3, #0
 80027a8:	6063      	str	r3, [r4, #4]
 80027aa:	6923      	ldr	r3, [r4, #16]
 80027ac:	6023      	str	r3, [r4, #0]
 80027ae:	89a3      	ldrh	r3, [r4, #12]
 80027b0:	f043 0308 	orr.w	r3, r3, #8
 80027b4:	81a3      	strh	r3, [r4, #12]
 80027b6:	6923      	ldr	r3, [r4, #16]
 80027b8:	b94b      	cbnz	r3, 80027ce <__swsetup_r+0x7a>
 80027ba:	89a3      	ldrh	r3, [r4, #12]
 80027bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80027c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027c4:	d003      	beq.n	80027ce <__swsetup_r+0x7a>
 80027c6:	4621      	mov	r1, r4
 80027c8:	4628      	mov	r0, r5
 80027ca:	f000 fc8f 	bl	80030ec <__smakebuf_r>
 80027ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027d2:	f013 0201 	ands.w	r2, r3, #1
 80027d6:	d00a      	beq.n	80027ee <__swsetup_r+0x9a>
 80027d8:	2200      	movs	r2, #0
 80027da:	60a2      	str	r2, [r4, #8]
 80027dc:	6962      	ldr	r2, [r4, #20]
 80027de:	4252      	negs	r2, r2
 80027e0:	61a2      	str	r2, [r4, #24]
 80027e2:	6922      	ldr	r2, [r4, #16]
 80027e4:	b942      	cbnz	r2, 80027f8 <__swsetup_r+0xa4>
 80027e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80027ea:	d1c5      	bne.n	8002778 <__swsetup_r+0x24>
 80027ec:	bd38      	pop	{r3, r4, r5, pc}
 80027ee:	0799      	lsls	r1, r3, #30
 80027f0:	bf58      	it	pl
 80027f2:	6962      	ldrpl	r2, [r4, #20]
 80027f4:	60a2      	str	r2, [r4, #8]
 80027f6:	e7f4      	b.n	80027e2 <__swsetup_r+0x8e>
 80027f8:	2000      	movs	r0, #0
 80027fa:	e7f7      	b.n	80027ec <__swsetup_r+0x98>
 80027fc:	20000018 	.word	0x20000018

08002800 <memset>:
 8002800:	4402      	add	r2, r0
 8002802:	4603      	mov	r3, r0
 8002804:	4293      	cmp	r3, r2
 8002806:	d100      	bne.n	800280a <memset+0xa>
 8002808:	4770      	bx	lr
 800280a:	f803 1b01 	strb.w	r1, [r3], #1
 800280e:	e7f9      	b.n	8002804 <memset+0x4>

08002810 <_close_r>:
 8002810:	b538      	push	{r3, r4, r5, lr}
 8002812:	4d06      	ldr	r5, [pc, #24]	@ (800282c <_close_r+0x1c>)
 8002814:	2300      	movs	r3, #0
 8002816:	4604      	mov	r4, r0
 8002818:	4608      	mov	r0, r1
 800281a:	602b      	str	r3, [r5, #0]
 800281c:	f7fe f9d9 	bl	8000bd2 <_close>
 8002820:	1c43      	adds	r3, r0, #1
 8002822:	d102      	bne.n	800282a <_close_r+0x1a>
 8002824:	682b      	ldr	r3, [r5, #0]
 8002826:	b103      	cbz	r3, 800282a <_close_r+0x1a>
 8002828:	6023      	str	r3, [r4, #0]
 800282a:	bd38      	pop	{r3, r4, r5, pc}
 800282c:	2000029c 	.word	0x2000029c

08002830 <_lseek_r>:
 8002830:	b538      	push	{r3, r4, r5, lr}
 8002832:	4d07      	ldr	r5, [pc, #28]	@ (8002850 <_lseek_r+0x20>)
 8002834:	4604      	mov	r4, r0
 8002836:	4608      	mov	r0, r1
 8002838:	4611      	mov	r1, r2
 800283a:	2200      	movs	r2, #0
 800283c:	602a      	str	r2, [r5, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	f7fe f9d1 	bl	8000be6 <_lseek>
 8002844:	1c43      	adds	r3, r0, #1
 8002846:	d102      	bne.n	800284e <_lseek_r+0x1e>
 8002848:	682b      	ldr	r3, [r5, #0]
 800284a:	b103      	cbz	r3, 800284e <_lseek_r+0x1e>
 800284c:	6023      	str	r3, [r4, #0]
 800284e:	bd38      	pop	{r3, r4, r5, pc}
 8002850:	2000029c 	.word	0x2000029c

08002854 <_read_r>:
 8002854:	b538      	push	{r3, r4, r5, lr}
 8002856:	4d07      	ldr	r5, [pc, #28]	@ (8002874 <_read_r+0x20>)
 8002858:	4604      	mov	r4, r0
 800285a:	4608      	mov	r0, r1
 800285c:	4611      	mov	r1, r2
 800285e:	2200      	movs	r2, #0
 8002860:	602a      	str	r2, [r5, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	f7fe f9a7 	bl	8000bb6 <_read>
 8002868:	1c43      	adds	r3, r0, #1
 800286a:	d102      	bne.n	8002872 <_read_r+0x1e>
 800286c:	682b      	ldr	r3, [r5, #0]
 800286e:	b103      	cbz	r3, 8002872 <_read_r+0x1e>
 8002870:	6023      	str	r3, [r4, #0]
 8002872:	bd38      	pop	{r3, r4, r5, pc}
 8002874:	2000029c 	.word	0x2000029c

08002878 <_sbrk_r>:
 8002878:	b538      	push	{r3, r4, r5, lr}
 800287a:	4d06      	ldr	r5, [pc, #24]	@ (8002894 <_sbrk_r+0x1c>)
 800287c:	2300      	movs	r3, #0
 800287e:	4604      	mov	r4, r0
 8002880:	4608      	mov	r0, r1
 8002882:	602b      	str	r3, [r5, #0]
 8002884:	f7fe f9b2 	bl	8000bec <_sbrk>
 8002888:	1c43      	adds	r3, r0, #1
 800288a:	d102      	bne.n	8002892 <_sbrk_r+0x1a>
 800288c:	682b      	ldr	r3, [r5, #0]
 800288e:	b103      	cbz	r3, 8002892 <_sbrk_r+0x1a>
 8002890:	6023      	str	r3, [r4, #0]
 8002892:	bd38      	pop	{r3, r4, r5, pc}
 8002894:	2000029c 	.word	0x2000029c

08002898 <_write_r>:
 8002898:	b538      	push	{r3, r4, r5, lr}
 800289a:	4d07      	ldr	r5, [pc, #28]	@ (80028b8 <_write_r+0x20>)
 800289c:	4604      	mov	r4, r0
 800289e:	4608      	mov	r0, r1
 80028a0:	4611      	mov	r1, r2
 80028a2:	2200      	movs	r2, #0
 80028a4:	602a      	str	r2, [r5, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	f7fe f832 	bl	8000910 <_write>
 80028ac:	1c43      	adds	r3, r0, #1
 80028ae:	d102      	bne.n	80028b6 <_write_r+0x1e>
 80028b0:	682b      	ldr	r3, [r5, #0]
 80028b2:	b103      	cbz	r3, 80028b6 <_write_r+0x1e>
 80028b4:	6023      	str	r3, [r4, #0]
 80028b6:	bd38      	pop	{r3, r4, r5, pc}
 80028b8:	2000029c 	.word	0x2000029c

080028bc <__errno>:
 80028bc:	4b01      	ldr	r3, [pc, #4]	@ (80028c4 <__errno+0x8>)
 80028be:	6818      	ldr	r0, [r3, #0]
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20000018 	.word	0x20000018

080028c8 <__libc_init_array>:
 80028c8:	b570      	push	{r4, r5, r6, lr}
 80028ca:	4d0d      	ldr	r5, [pc, #52]	@ (8002900 <__libc_init_array+0x38>)
 80028cc:	4c0d      	ldr	r4, [pc, #52]	@ (8002904 <__libc_init_array+0x3c>)
 80028ce:	1b64      	subs	r4, r4, r5
 80028d0:	10a4      	asrs	r4, r4, #2
 80028d2:	2600      	movs	r6, #0
 80028d4:	42a6      	cmp	r6, r4
 80028d6:	d109      	bne.n	80028ec <__libc_init_array+0x24>
 80028d8:	4d0b      	ldr	r5, [pc, #44]	@ (8002908 <__libc_init_array+0x40>)
 80028da:	4c0c      	ldr	r4, [pc, #48]	@ (800290c <__libc_init_array+0x44>)
 80028dc:	f000 fc64 	bl	80031a8 <_init>
 80028e0:	1b64      	subs	r4, r4, r5
 80028e2:	10a4      	asrs	r4, r4, #2
 80028e4:	2600      	movs	r6, #0
 80028e6:	42a6      	cmp	r6, r4
 80028e8:	d105      	bne.n	80028f6 <__libc_init_array+0x2e>
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
 80028ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80028f0:	4798      	blx	r3
 80028f2:	3601      	adds	r6, #1
 80028f4:	e7ee      	b.n	80028d4 <__libc_init_array+0xc>
 80028f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80028fa:	4798      	blx	r3
 80028fc:	3601      	adds	r6, #1
 80028fe:	e7f2      	b.n	80028e6 <__libc_init_array+0x1e>
 8002900:	08003424 	.word	0x08003424
 8002904:	08003424 	.word	0x08003424
 8002908:	08003424 	.word	0x08003424
 800290c:	08003428 	.word	0x08003428

08002910 <__retarget_lock_init_recursive>:
 8002910:	4770      	bx	lr

08002912 <__retarget_lock_acquire_recursive>:
 8002912:	4770      	bx	lr

08002914 <__retarget_lock_release_recursive>:
 8002914:	4770      	bx	lr
	...

08002918 <_free_r>:
 8002918:	b538      	push	{r3, r4, r5, lr}
 800291a:	4605      	mov	r5, r0
 800291c:	2900      	cmp	r1, #0
 800291e:	d041      	beq.n	80029a4 <_free_r+0x8c>
 8002920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002924:	1f0c      	subs	r4, r1, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	bfb8      	it	lt
 800292a:	18e4      	addlt	r4, r4, r3
 800292c:	f7ff fd52 	bl	80023d4 <__malloc_lock>
 8002930:	4a1d      	ldr	r2, [pc, #116]	@ (80029a8 <_free_r+0x90>)
 8002932:	6813      	ldr	r3, [r2, #0]
 8002934:	b933      	cbnz	r3, 8002944 <_free_r+0x2c>
 8002936:	6063      	str	r3, [r4, #4]
 8002938:	6014      	str	r4, [r2, #0]
 800293a:	4628      	mov	r0, r5
 800293c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002940:	f7ff bd4e 	b.w	80023e0 <__malloc_unlock>
 8002944:	42a3      	cmp	r3, r4
 8002946:	d908      	bls.n	800295a <_free_r+0x42>
 8002948:	6820      	ldr	r0, [r4, #0]
 800294a:	1821      	adds	r1, r4, r0
 800294c:	428b      	cmp	r3, r1
 800294e:	bf01      	itttt	eq
 8002950:	6819      	ldreq	r1, [r3, #0]
 8002952:	685b      	ldreq	r3, [r3, #4]
 8002954:	1809      	addeq	r1, r1, r0
 8002956:	6021      	streq	r1, [r4, #0]
 8002958:	e7ed      	b.n	8002936 <_free_r+0x1e>
 800295a:	461a      	mov	r2, r3
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	b10b      	cbz	r3, 8002964 <_free_r+0x4c>
 8002960:	42a3      	cmp	r3, r4
 8002962:	d9fa      	bls.n	800295a <_free_r+0x42>
 8002964:	6811      	ldr	r1, [r2, #0]
 8002966:	1850      	adds	r0, r2, r1
 8002968:	42a0      	cmp	r0, r4
 800296a:	d10b      	bne.n	8002984 <_free_r+0x6c>
 800296c:	6820      	ldr	r0, [r4, #0]
 800296e:	4401      	add	r1, r0
 8002970:	1850      	adds	r0, r2, r1
 8002972:	4283      	cmp	r3, r0
 8002974:	6011      	str	r1, [r2, #0]
 8002976:	d1e0      	bne.n	800293a <_free_r+0x22>
 8002978:	6818      	ldr	r0, [r3, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	6053      	str	r3, [r2, #4]
 800297e:	4408      	add	r0, r1
 8002980:	6010      	str	r0, [r2, #0]
 8002982:	e7da      	b.n	800293a <_free_r+0x22>
 8002984:	d902      	bls.n	800298c <_free_r+0x74>
 8002986:	230c      	movs	r3, #12
 8002988:	602b      	str	r3, [r5, #0]
 800298a:	e7d6      	b.n	800293a <_free_r+0x22>
 800298c:	6820      	ldr	r0, [r4, #0]
 800298e:	1821      	adds	r1, r4, r0
 8002990:	428b      	cmp	r3, r1
 8002992:	bf04      	itt	eq
 8002994:	6819      	ldreq	r1, [r3, #0]
 8002996:	685b      	ldreq	r3, [r3, #4]
 8002998:	6063      	str	r3, [r4, #4]
 800299a:	bf04      	itt	eq
 800299c:	1809      	addeq	r1, r1, r0
 800299e:	6021      	streq	r1, [r4, #0]
 80029a0:	6054      	str	r4, [r2, #4]
 80029a2:	e7ca      	b.n	800293a <_free_r+0x22>
 80029a4:	bd38      	pop	{r3, r4, r5, pc}
 80029a6:	bf00      	nop
 80029a8:	2000015c 	.word	0x2000015c

080029ac <__sfputc_r>:
 80029ac:	6893      	ldr	r3, [r2, #8]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	b410      	push	{r4}
 80029b4:	6093      	str	r3, [r2, #8]
 80029b6:	da08      	bge.n	80029ca <__sfputc_r+0x1e>
 80029b8:	6994      	ldr	r4, [r2, #24]
 80029ba:	42a3      	cmp	r3, r4
 80029bc:	db01      	blt.n	80029c2 <__sfputc_r+0x16>
 80029be:	290a      	cmp	r1, #10
 80029c0:	d103      	bne.n	80029ca <__sfputc_r+0x1e>
 80029c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029c6:	f7ff be86 	b.w	80026d6 <__swbuf_r>
 80029ca:	6813      	ldr	r3, [r2, #0]
 80029cc:	1c58      	adds	r0, r3, #1
 80029ce:	6010      	str	r0, [r2, #0]
 80029d0:	7019      	strb	r1, [r3, #0]
 80029d2:	4608      	mov	r0, r1
 80029d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029d8:	4770      	bx	lr

080029da <__sfputs_r>:
 80029da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029dc:	4606      	mov	r6, r0
 80029de:	460f      	mov	r7, r1
 80029e0:	4614      	mov	r4, r2
 80029e2:	18d5      	adds	r5, r2, r3
 80029e4:	42ac      	cmp	r4, r5
 80029e6:	d101      	bne.n	80029ec <__sfputs_r+0x12>
 80029e8:	2000      	movs	r0, #0
 80029ea:	e007      	b.n	80029fc <__sfputs_r+0x22>
 80029ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029f0:	463a      	mov	r2, r7
 80029f2:	4630      	mov	r0, r6
 80029f4:	f7ff ffda 	bl	80029ac <__sfputc_r>
 80029f8:	1c43      	adds	r3, r0, #1
 80029fa:	d1f3      	bne.n	80029e4 <__sfputs_r+0xa>
 80029fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a00 <_vfiprintf_r>:
 8002a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a04:	460d      	mov	r5, r1
 8002a06:	b09d      	sub	sp, #116	@ 0x74
 8002a08:	4614      	mov	r4, r2
 8002a0a:	4698      	mov	r8, r3
 8002a0c:	4606      	mov	r6, r0
 8002a0e:	b118      	cbz	r0, 8002a18 <_vfiprintf_r+0x18>
 8002a10:	6a03      	ldr	r3, [r0, #32]
 8002a12:	b90b      	cbnz	r3, 8002a18 <_vfiprintf_r+0x18>
 8002a14:	f7ff fd76 	bl	8002504 <__sinit>
 8002a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a1a:	07d9      	lsls	r1, r3, #31
 8002a1c:	d405      	bmi.n	8002a2a <_vfiprintf_r+0x2a>
 8002a1e:	89ab      	ldrh	r3, [r5, #12]
 8002a20:	059a      	lsls	r2, r3, #22
 8002a22:	d402      	bmi.n	8002a2a <_vfiprintf_r+0x2a>
 8002a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a26:	f7ff ff74 	bl	8002912 <__retarget_lock_acquire_recursive>
 8002a2a:	89ab      	ldrh	r3, [r5, #12]
 8002a2c:	071b      	lsls	r3, r3, #28
 8002a2e:	d501      	bpl.n	8002a34 <_vfiprintf_r+0x34>
 8002a30:	692b      	ldr	r3, [r5, #16]
 8002a32:	b99b      	cbnz	r3, 8002a5c <_vfiprintf_r+0x5c>
 8002a34:	4629      	mov	r1, r5
 8002a36:	4630      	mov	r0, r6
 8002a38:	f7ff fe8c 	bl	8002754 <__swsetup_r>
 8002a3c:	b170      	cbz	r0, 8002a5c <_vfiprintf_r+0x5c>
 8002a3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a40:	07dc      	lsls	r4, r3, #31
 8002a42:	d504      	bpl.n	8002a4e <_vfiprintf_r+0x4e>
 8002a44:	f04f 30ff 	mov.w	r0, #4294967295
 8002a48:	b01d      	add	sp, #116	@ 0x74
 8002a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a4e:	89ab      	ldrh	r3, [r5, #12]
 8002a50:	0598      	lsls	r0, r3, #22
 8002a52:	d4f7      	bmi.n	8002a44 <_vfiprintf_r+0x44>
 8002a54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a56:	f7ff ff5d 	bl	8002914 <__retarget_lock_release_recursive>
 8002a5a:	e7f3      	b.n	8002a44 <_vfiprintf_r+0x44>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a60:	2320      	movs	r3, #32
 8002a62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002a66:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a6a:	2330      	movs	r3, #48	@ 0x30
 8002a6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002c1c <_vfiprintf_r+0x21c>
 8002a70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002a74:	f04f 0901 	mov.w	r9, #1
 8002a78:	4623      	mov	r3, r4
 8002a7a:	469a      	mov	sl, r3
 8002a7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a80:	b10a      	cbz	r2, 8002a86 <_vfiprintf_r+0x86>
 8002a82:	2a25      	cmp	r2, #37	@ 0x25
 8002a84:	d1f9      	bne.n	8002a7a <_vfiprintf_r+0x7a>
 8002a86:	ebba 0b04 	subs.w	fp, sl, r4
 8002a8a:	d00b      	beq.n	8002aa4 <_vfiprintf_r+0xa4>
 8002a8c:	465b      	mov	r3, fp
 8002a8e:	4622      	mov	r2, r4
 8002a90:	4629      	mov	r1, r5
 8002a92:	4630      	mov	r0, r6
 8002a94:	f7ff ffa1 	bl	80029da <__sfputs_r>
 8002a98:	3001      	adds	r0, #1
 8002a9a:	f000 80a7 	beq.w	8002bec <_vfiprintf_r+0x1ec>
 8002a9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002aa0:	445a      	add	r2, fp
 8002aa2:	9209      	str	r2, [sp, #36]	@ 0x24
 8002aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 809f 	beq.w	8002bec <_vfiprintf_r+0x1ec>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ab8:	f10a 0a01 	add.w	sl, sl, #1
 8002abc:	9304      	str	r3, [sp, #16]
 8002abe:	9307      	str	r3, [sp, #28]
 8002ac0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ac4:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ac6:	4654      	mov	r4, sl
 8002ac8:	2205      	movs	r2, #5
 8002aca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ace:	4853      	ldr	r0, [pc, #332]	@ (8002c1c <_vfiprintf_r+0x21c>)
 8002ad0:	f7fd fb9e 	bl	8000210 <memchr>
 8002ad4:	9a04      	ldr	r2, [sp, #16]
 8002ad6:	b9d8      	cbnz	r0, 8002b10 <_vfiprintf_r+0x110>
 8002ad8:	06d1      	lsls	r1, r2, #27
 8002ada:	bf44      	itt	mi
 8002adc:	2320      	movmi	r3, #32
 8002ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ae2:	0713      	lsls	r3, r2, #28
 8002ae4:	bf44      	itt	mi
 8002ae6:	232b      	movmi	r3, #43	@ 0x2b
 8002ae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002aec:	f89a 3000 	ldrb.w	r3, [sl]
 8002af0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002af2:	d015      	beq.n	8002b20 <_vfiprintf_r+0x120>
 8002af4:	9a07      	ldr	r2, [sp, #28]
 8002af6:	4654      	mov	r4, sl
 8002af8:	2000      	movs	r0, #0
 8002afa:	f04f 0c0a 	mov.w	ip, #10
 8002afe:	4621      	mov	r1, r4
 8002b00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b04:	3b30      	subs	r3, #48	@ 0x30
 8002b06:	2b09      	cmp	r3, #9
 8002b08:	d94b      	bls.n	8002ba2 <_vfiprintf_r+0x1a2>
 8002b0a:	b1b0      	cbz	r0, 8002b3a <_vfiprintf_r+0x13a>
 8002b0c:	9207      	str	r2, [sp, #28]
 8002b0e:	e014      	b.n	8002b3a <_vfiprintf_r+0x13a>
 8002b10:	eba0 0308 	sub.w	r3, r0, r8
 8002b14:	fa09 f303 	lsl.w	r3, r9, r3
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	9304      	str	r3, [sp, #16]
 8002b1c:	46a2      	mov	sl, r4
 8002b1e:	e7d2      	b.n	8002ac6 <_vfiprintf_r+0xc6>
 8002b20:	9b03      	ldr	r3, [sp, #12]
 8002b22:	1d19      	adds	r1, r3, #4
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	9103      	str	r1, [sp, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	bfbb      	ittet	lt
 8002b2c:	425b      	neglt	r3, r3
 8002b2e:	f042 0202 	orrlt.w	r2, r2, #2
 8002b32:	9307      	strge	r3, [sp, #28]
 8002b34:	9307      	strlt	r3, [sp, #28]
 8002b36:	bfb8      	it	lt
 8002b38:	9204      	strlt	r2, [sp, #16]
 8002b3a:	7823      	ldrb	r3, [r4, #0]
 8002b3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b3e:	d10a      	bne.n	8002b56 <_vfiprintf_r+0x156>
 8002b40:	7863      	ldrb	r3, [r4, #1]
 8002b42:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b44:	d132      	bne.n	8002bac <_vfiprintf_r+0x1ac>
 8002b46:	9b03      	ldr	r3, [sp, #12]
 8002b48:	1d1a      	adds	r2, r3, #4
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	9203      	str	r2, [sp, #12]
 8002b4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002b52:	3402      	adds	r4, #2
 8002b54:	9305      	str	r3, [sp, #20]
 8002b56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002c2c <_vfiprintf_r+0x22c>
 8002b5a:	7821      	ldrb	r1, [r4, #0]
 8002b5c:	2203      	movs	r2, #3
 8002b5e:	4650      	mov	r0, sl
 8002b60:	f7fd fb56 	bl	8000210 <memchr>
 8002b64:	b138      	cbz	r0, 8002b76 <_vfiprintf_r+0x176>
 8002b66:	9b04      	ldr	r3, [sp, #16]
 8002b68:	eba0 000a 	sub.w	r0, r0, sl
 8002b6c:	2240      	movs	r2, #64	@ 0x40
 8002b6e:	4082      	lsls	r2, r0
 8002b70:	4313      	orrs	r3, r2
 8002b72:	3401      	adds	r4, #1
 8002b74:	9304      	str	r3, [sp, #16]
 8002b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b7a:	4829      	ldr	r0, [pc, #164]	@ (8002c20 <_vfiprintf_r+0x220>)
 8002b7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002b80:	2206      	movs	r2, #6
 8002b82:	f7fd fb45 	bl	8000210 <memchr>
 8002b86:	2800      	cmp	r0, #0
 8002b88:	d03f      	beq.n	8002c0a <_vfiprintf_r+0x20a>
 8002b8a:	4b26      	ldr	r3, [pc, #152]	@ (8002c24 <_vfiprintf_r+0x224>)
 8002b8c:	bb1b      	cbnz	r3, 8002bd6 <_vfiprintf_r+0x1d6>
 8002b8e:	9b03      	ldr	r3, [sp, #12]
 8002b90:	3307      	adds	r3, #7
 8002b92:	f023 0307 	bic.w	r3, r3, #7
 8002b96:	3308      	adds	r3, #8
 8002b98:	9303      	str	r3, [sp, #12]
 8002b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b9c:	443b      	add	r3, r7
 8002b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ba0:	e76a      	b.n	8002a78 <_vfiprintf_r+0x78>
 8002ba2:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ba6:	460c      	mov	r4, r1
 8002ba8:	2001      	movs	r0, #1
 8002baa:	e7a8      	b.n	8002afe <_vfiprintf_r+0xfe>
 8002bac:	2300      	movs	r3, #0
 8002bae:	3401      	adds	r4, #1
 8002bb0:	9305      	str	r3, [sp, #20]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	f04f 0c0a 	mov.w	ip, #10
 8002bb8:	4620      	mov	r0, r4
 8002bba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bbe:	3a30      	subs	r2, #48	@ 0x30
 8002bc0:	2a09      	cmp	r2, #9
 8002bc2:	d903      	bls.n	8002bcc <_vfiprintf_r+0x1cc>
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0c6      	beq.n	8002b56 <_vfiprintf_r+0x156>
 8002bc8:	9105      	str	r1, [sp, #20]
 8002bca:	e7c4      	b.n	8002b56 <_vfiprintf_r+0x156>
 8002bcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bd0:	4604      	mov	r4, r0
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e7f0      	b.n	8002bb8 <_vfiprintf_r+0x1b8>
 8002bd6:	ab03      	add	r3, sp, #12
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	462a      	mov	r2, r5
 8002bdc:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <_vfiprintf_r+0x228>)
 8002bde:	a904      	add	r1, sp, #16
 8002be0:	4630      	mov	r0, r6
 8002be2:	f3af 8000 	nop.w
 8002be6:	4607      	mov	r7, r0
 8002be8:	1c78      	adds	r0, r7, #1
 8002bea:	d1d6      	bne.n	8002b9a <_vfiprintf_r+0x19a>
 8002bec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002bee:	07d9      	lsls	r1, r3, #31
 8002bf0:	d405      	bmi.n	8002bfe <_vfiprintf_r+0x1fe>
 8002bf2:	89ab      	ldrh	r3, [r5, #12]
 8002bf4:	059a      	lsls	r2, r3, #22
 8002bf6:	d402      	bmi.n	8002bfe <_vfiprintf_r+0x1fe>
 8002bf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002bfa:	f7ff fe8b 	bl	8002914 <__retarget_lock_release_recursive>
 8002bfe:	89ab      	ldrh	r3, [r5, #12]
 8002c00:	065b      	lsls	r3, r3, #25
 8002c02:	f53f af1f 	bmi.w	8002a44 <_vfiprintf_r+0x44>
 8002c06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002c08:	e71e      	b.n	8002a48 <_vfiprintf_r+0x48>
 8002c0a:	ab03      	add	r3, sp, #12
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	462a      	mov	r2, r5
 8002c10:	4b05      	ldr	r3, [pc, #20]	@ (8002c28 <_vfiprintf_r+0x228>)
 8002c12:	a904      	add	r1, sp, #16
 8002c14:	4630      	mov	r0, r6
 8002c16:	f000 f879 	bl	8002d0c <_printf_i>
 8002c1a:	e7e4      	b.n	8002be6 <_vfiprintf_r+0x1e6>
 8002c1c:	080033d1 	.word	0x080033d1
 8002c20:	080033db 	.word	0x080033db
 8002c24:	00000000 	.word	0x00000000
 8002c28:	080029db 	.word	0x080029db
 8002c2c:	080033d7 	.word	0x080033d7

08002c30 <_printf_common>:
 8002c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c34:	4616      	mov	r6, r2
 8002c36:	4698      	mov	r8, r3
 8002c38:	688a      	ldr	r2, [r1, #8]
 8002c3a:	690b      	ldr	r3, [r1, #16]
 8002c3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c40:	4293      	cmp	r3, r2
 8002c42:	bfb8      	it	lt
 8002c44:	4613      	movlt	r3, r2
 8002c46:	6033      	str	r3, [r6, #0]
 8002c48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c4c:	4607      	mov	r7, r0
 8002c4e:	460c      	mov	r4, r1
 8002c50:	b10a      	cbz	r2, 8002c56 <_printf_common+0x26>
 8002c52:	3301      	adds	r3, #1
 8002c54:	6033      	str	r3, [r6, #0]
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	0699      	lsls	r1, r3, #26
 8002c5a:	bf42      	ittt	mi
 8002c5c:	6833      	ldrmi	r3, [r6, #0]
 8002c5e:	3302      	addmi	r3, #2
 8002c60:	6033      	strmi	r3, [r6, #0]
 8002c62:	6825      	ldr	r5, [r4, #0]
 8002c64:	f015 0506 	ands.w	r5, r5, #6
 8002c68:	d106      	bne.n	8002c78 <_printf_common+0x48>
 8002c6a:	f104 0a19 	add.w	sl, r4, #25
 8002c6e:	68e3      	ldr	r3, [r4, #12]
 8002c70:	6832      	ldr	r2, [r6, #0]
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	42ab      	cmp	r3, r5
 8002c76:	dc26      	bgt.n	8002cc6 <_printf_common+0x96>
 8002c78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002c7c:	6822      	ldr	r2, [r4, #0]
 8002c7e:	3b00      	subs	r3, #0
 8002c80:	bf18      	it	ne
 8002c82:	2301      	movne	r3, #1
 8002c84:	0692      	lsls	r2, r2, #26
 8002c86:	d42b      	bmi.n	8002ce0 <_printf_common+0xb0>
 8002c88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002c8c:	4641      	mov	r1, r8
 8002c8e:	4638      	mov	r0, r7
 8002c90:	47c8      	blx	r9
 8002c92:	3001      	adds	r0, #1
 8002c94:	d01e      	beq.n	8002cd4 <_printf_common+0xa4>
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	6922      	ldr	r2, [r4, #16]
 8002c9a:	f003 0306 	and.w	r3, r3, #6
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	bf02      	ittt	eq
 8002ca2:	68e5      	ldreq	r5, [r4, #12]
 8002ca4:	6833      	ldreq	r3, [r6, #0]
 8002ca6:	1aed      	subeq	r5, r5, r3
 8002ca8:	68a3      	ldr	r3, [r4, #8]
 8002caa:	bf0c      	ite	eq
 8002cac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cb0:	2500      	movne	r5, #0
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	bfc4      	itt	gt
 8002cb6:	1a9b      	subgt	r3, r3, r2
 8002cb8:	18ed      	addgt	r5, r5, r3
 8002cba:	2600      	movs	r6, #0
 8002cbc:	341a      	adds	r4, #26
 8002cbe:	42b5      	cmp	r5, r6
 8002cc0:	d11a      	bne.n	8002cf8 <_printf_common+0xc8>
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	e008      	b.n	8002cd8 <_printf_common+0xa8>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	4652      	mov	r2, sl
 8002cca:	4641      	mov	r1, r8
 8002ccc:	4638      	mov	r0, r7
 8002cce:	47c8      	blx	r9
 8002cd0:	3001      	adds	r0, #1
 8002cd2:	d103      	bne.n	8002cdc <_printf_common+0xac>
 8002cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cdc:	3501      	adds	r5, #1
 8002cde:	e7c6      	b.n	8002c6e <_printf_common+0x3e>
 8002ce0:	18e1      	adds	r1, r4, r3
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	2030      	movs	r0, #48	@ 0x30
 8002ce6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002cea:	4422      	add	r2, r4
 8002cec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002cf0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002cf4:	3302      	adds	r3, #2
 8002cf6:	e7c7      	b.n	8002c88 <_printf_common+0x58>
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	4622      	mov	r2, r4
 8002cfc:	4641      	mov	r1, r8
 8002cfe:	4638      	mov	r0, r7
 8002d00:	47c8      	blx	r9
 8002d02:	3001      	adds	r0, #1
 8002d04:	d0e6      	beq.n	8002cd4 <_printf_common+0xa4>
 8002d06:	3601      	adds	r6, #1
 8002d08:	e7d9      	b.n	8002cbe <_printf_common+0x8e>
	...

08002d0c <_printf_i>:
 8002d0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d10:	7e0f      	ldrb	r7, [r1, #24]
 8002d12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d14:	2f78      	cmp	r7, #120	@ 0x78
 8002d16:	4691      	mov	r9, r2
 8002d18:	4680      	mov	r8, r0
 8002d1a:	460c      	mov	r4, r1
 8002d1c:	469a      	mov	sl, r3
 8002d1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d22:	d807      	bhi.n	8002d34 <_printf_i+0x28>
 8002d24:	2f62      	cmp	r7, #98	@ 0x62
 8002d26:	d80a      	bhi.n	8002d3e <_printf_i+0x32>
 8002d28:	2f00      	cmp	r7, #0
 8002d2a:	f000 80d1 	beq.w	8002ed0 <_printf_i+0x1c4>
 8002d2e:	2f58      	cmp	r7, #88	@ 0x58
 8002d30:	f000 80b8 	beq.w	8002ea4 <_printf_i+0x198>
 8002d34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d3c:	e03a      	b.n	8002db4 <_printf_i+0xa8>
 8002d3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d42:	2b15      	cmp	r3, #21
 8002d44:	d8f6      	bhi.n	8002d34 <_printf_i+0x28>
 8002d46:	a101      	add	r1, pc, #4	@ (adr r1, 8002d4c <_printf_i+0x40>)
 8002d48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d4c:	08002da5 	.word	0x08002da5
 8002d50:	08002db9 	.word	0x08002db9
 8002d54:	08002d35 	.word	0x08002d35
 8002d58:	08002d35 	.word	0x08002d35
 8002d5c:	08002d35 	.word	0x08002d35
 8002d60:	08002d35 	.word	0x08002d35
 8002d64:	08002db9 	.word	0x08002db9
 8002d68:	08002d35 	.word	0x08002d35
 8002d6c:	08002d35 	.word	0x08002d35
 8002d70:	08002d35 	.word	0x08002d35
 8002d74:	08002d35 	.word	0x08002d35
 8002d78:	08002eb7 	.word	0x08002eb7
 8002d7c:	08002de3 	.word	0x08002de3
 8002d80:	08002e71 	.word	0x08002e71
 8002d84:	08002d35 	.word	0x08002d35
 8002d88:	08002d35 	.word	0x08002d35
 8002d8c:	08002ed9 	.word	0x08002ed9
 8002d90:	08002d35 	.word	0x08002d35
 8002d94:	08002de3 	.word	0x08002de3
 8002d98:	08002d35 	.word	0x08002d35
 8002d9c:	08002d35 	.word	0x08002d35
 8002da0:	08002e79 	.word	0x08002e79
 8002da4:	6833      	ldr	r3, [r6, #0]
 8002da6:	1d1a      	adds	r2, r3, #4
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6032      	str	r2, [r6, #0]
 8002dac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002db0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002db4:	2301      	movs	r3, #1
 8002db6:	e09c      	b.n	8002ef2 <_printf_i+0x1e6>
 8002db8:	6833      	ldr	r3, [r6, #0]
 8002dba:	6820      	ldr	r0, [r4, #0]
 8002dbc:	1d19      	adds	r1, r3, #4
 8002dbe:	6031      	str	r1, [r6, #0]
 8002dc0:	0606      	lsls	r6, r0, #24
 8002dc2:	d501      	bpl.n	8002dc8 <_printf_i+0xbc>
 8002dc4:	681d      	ldr	r5, [r3, #0]
 8002dc6:	e003      	b.n	8002dd0 <_printf_i+0xc4>
 8002dc8:	0645      	lsls	r5, r0, #25
 8002dca:	d5fb      	bpl.n	8002dc4 <_printf_i+0xb8>
 8002dcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002dd0:	2d00      	cmp	r5, #0
 8002dd2:	da03      	bge.n	8002ddc <_printf_i+0xd0>
 8002dd4:	232d      	movs	r3, #45	@ 0x2d
 8002dd6:	426d      	negs	r5, r5
 8002dd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ddc:	4858      	ldr	r0, [pc, #352]	@ (8002f40 <_printf_i+0x234>)
 8002dde:	230a      	movs	r3, #10
 8002de0:	e011      	b.n	8002e06 <_printf_i+0xfa>
 8002de2:	6821      	ldr	r1, [r4, #0]
 8002de4:	6833      	ldr	r3, [r6, #0]
 8002de6:	0608      	lsls	r0, r1, #24
 8002de8:	f853 5b04 	ldr.w	r5, [r3], #4
 8002dec:	d402      	bmi.n	8002df4 <_printf_i+0xe8>
 8002dee:	0649      	lsls	r1, r1, #25
 8002df0:	bf48      	it	mi
 8002df2:	b2ad      	uxthmi	r5, r5
 8002df4:	2f6f      	cmp	r7, #111	@ 0x6f
 8002df6:	4852      	ldr	r0, [pc, #328]	@ (8002f40 <_printf_i+0x234>)
 8002df8:	6033      	str	r3, [r6, #0]
 8002dfa:	bf14      	ite	ne
 8002dfc:	230a      	movne	r3, #10
 8002dfe:	2308      	moveq	r3, #8
 8002e00:	2100      	movs	r1, #0
 8002e02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e06:	6866      	ldr	r6, [r4, #4]
 8002e08:	60a6      	str	r6, [r4, #8]
 8002e0a:	2e00      	cmp	r6, #0
 8002e0c:	db05      	blt.n	8002e1a <_printf_i+0x10e>
 8002e0e:	6821      	ldr	r1, [r4, #0]
 8002e10:	432e      	orrs	r6, r5
 8002e12:	f021 0104 	bic.w	r1, r1, #4
 8002e16:	6021      	str	r1, [r4, #0]
 8002e18:	d04b      	beq.n	8002eb2 <_printf_i+0x1a6>
 8002e1a:	4616      	mov	r6, r2
 8002e1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e20:	fb03 5711 	mls	r7, r3, r1, r5
 8002e24:	5dc7      	ldrb	r7, [r0, r7]
 8002e26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e2a:	462f      	mov	r7, r5
 8002e2c:	42bb      	cmp	r3, r7
 8002e2e:	460d      	mov	r5, r1
 8002e30:	d9f4      	bls.n	8002e1c <_printf_i+0x110>
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d10b      	bne.n	8002e4e <_printf_i+0x142>
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	07df      	lsls	r7, r3, #31
 8002e3a:	d508      	bpl.n	8002e4e <_printf_i+0x142>
 8002e3c:	6923      	ldr	r3, [r4, #16]
 8002e3e:	6861      	ldr	r1, [r4, #4]
 8002e40:	4299      	cmp	r1, r3
 8002e42:	bfde      	ittt	le
 8002e44:	2330      	movle	r3, #48	@ 0x30
 8002e46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002e4e:	1b92      	subs	r2, r2, r6
 8002e50:	6122      	str	r2, [r4, #16]
 8002e52:	f8cd a000 	str.w	sl, [sp]
 8002e56:	464b      	mov	r3, r9
 8002e58:	aa03      	add	r2, sp, #12
 8002e5a:	4621      	mov	r1, r4
 8002e5c:	4640      	mov	r0, r8
 8002e5e:	f7ff fee7 	bl	8002c30 <_printf_common>
 8002e62:	3001      	adds	r0, #1
 8002e64:	d14a      	bne.n	8002efc <_printf_i+0x1f0>
 8002e66:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6a:	b004      	add	sp, #16
 8002e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	f043 0320 	orr.w	r3, r3, #32
 8002e76:	6023      	str	r3, [r4, #0]
 8002e78:	4832      	ldr	r0, [pc, #200]	@ (8002f44 <_printf_i+0x238>)
 8002e7a:	2778      	movs	r7, #120	@ 0x78
 8002e7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	6831      	ldr	r1, [r6, #0]
 8002e84:	061f      	lsls	r7, r3, #24
 8002e86:	f851 5b04 	ldr.w	r5, [r1], #4
 8002e8a:	d402      	bmi.n	8002e92 <_printf_i+0x186>
 8002e8c:	065f      	lsls	r7, r3, #25
 8002e8e:	bf48      	it	mi
 8002e90:	b2ad      	uxthmi	r5, r5
 8002e92:	6031      	str	r1, [r6, #0]
 8002e94:	07d9      	lsls	r1, r3, #31
 8002e96:	bf44      	itt	mi
 8002e98:	f043 0320 	orrmi.w	r3, r3, #32
 8002e9c:	6023      	strmi	r3, [r4, #0]
 8002e9e:	b11d      	cbz	r5, 8002ea8 <_printf_i+0x19c>
 8002ea0:	2310      	movs	r3, #16
 8002ea2:	e7ad      	b.n	8002e00 <_printf_i+0xf4>
 8002ea4:	4826      	ldr	r0, [pc, #152]	@ (8002f40 <_printf_i+0x234>)
 8002ea6:	e7e9      	b.n	8002e7c <_printf_i+0x170>
 8002ea8:	6823      	ldr	r3, [r4, #0]
 8002eaa:	f023 0320 	bic.w	r3, r3, #32
 8002eae:	6023      	str	r3, [r4, #0]
 8002eb0:	e7f6      	b.n	8002ea0 <_printf_i+0x194>
 8002eb2:	4616      	mov	r6, r2
 8002eb4:	e7bd      	b.n	8002e32 <_printf_i+0x126>
 8002eb6:	6833      	ldr	r3, [r6, #0]
 8002eb8:	6825      	ldr	r5, [r4, #0]
 8002eba:	6961      	ldr	r1, [r4, #20]
 8002ebc:	1d18      	adds	r0, r3, #4
 8002ebe:	6030      	str	r0, [r6, #0]
 8002ec0:	062e      	lsls	r6, r5, #24
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	d501      	bpl.n	8002eca <_printf_i+0x1be>
 8002ec6:	6019      	str	r1, [r3, #0]
 8002ec8:	e002      	b.n	8002ed0 <_printf_i+0x1c4>
 8002eca:	0668      	lsls	r0, r5, #25
 8002ecc:	d5fb      	bpl.n	8002ec6 <_printf_i+0x1ba>
 8002ece:	8019      	strh	r1, [r3, #0]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	6123      	str	r3, [r4, #16]
 8002ed4:	4616      	mov	r6, r2
 8002ed6:	e7bc      	b.n	8002e52 <_printf_i+0x146>
 8002ed8:	6833      	ldr	r3, [r6, #0]
 8002eda:	1d1a      	adds	r2, r3, #4
 8002edc:	6032      	str	r2, [r6, #0]
 8002ede:	681e      	ldr	r6, [r3, #0]
 8002ee0:	6862      	ldr	r2, [r4, #4]
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	f7fd f993 	bl	8000210 <memchr>
 8002eea:	b108      	cbz	r0, 8002ef0 <_printf_i+0x1e4>
 8002eec:	1b80      	subs	r0, r0, r6
 8002eee:	6060      	str	r0, [r4, #4]
 8002ef0:	6863      	ldr	r3, [r4, #4]
 8002ef2:	6123      	str	r3, [r4, #16]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002efa:	e7aa      	b.n	8002e52 <_printf_i+0x146>
 8002efc:	6923      	ldr	r3, [r4, #16]
 8002efe:	4632      	mov	r2, r6
 8002f00:	4649      	mov	r1, r9
 8002f02:	4640      	mov	r0, r8
 8002f04:	47d0      	blx	sl
 8002f06:	3001      	adds	r0, #1
 8002f08:	d0ad      	beq.n	8002e66 <_printf_i+0x15a>
 8002f0a:	6823      	ldr	r3, [r4, #0]
 8002f0c:	079b      	lsls	r3, r3, #30
 8002f0e:	d413      	bmi.n	8002f38 <_printf_i+0x22c>
 8002f10:	68e0      	ldr	r0, [r4, #12]
 8002f12:	9b03      	ldr	r3, [sp, #12]
 8002f14:	4298      	cmp	r0, r3
 8002f16:	bfb8      	it	lt
 8002f18:	4618      	movlt	r0, r3
 8002f1a:	e7a6      	b.n	8002e6a <_printf_i+0x15e>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	4632      	mov	r2, r6
 8002f20:	4649      	mov	r1, r9
 8002f22:	4640      	mov	r0, r8
 8002f24:	47d0      	blx	sl
 8002f26:	3001      	adds	r0, #1
 8002f28:	d09d      	beq.n	8002e66 <_printf_i+0x15a>
 8002f2a:	3501      	adds	r5, #1
 8002f2c:	68e3      	ldr	r3, [r4, #12]
 8002f2e:	9903      	ldr	r1, [sp, #12]
 8002f30:	1a5b      	subs	r3, r3, r1
 8002f32:	42ab      	cmp	r3, r5
 8002f34:	dcf2      	bgt.n	8002f1c <_printf_i+0x210>
 8002f36:	e7eb      	b.n	8002f10 <_printf_i+0x204>
 8002f38:	2500      	movs	r5, #0
 8002f3a:	f104 0619 	add.w	r6, r4, #25
 8002f3e:	e7f5      	b.n	8002f2c <_printf_i+0x220>
 8002f40:	080033e2 	.word	0x080033e2
 8002f44:	080033f3 	.word	0x080033f3

08002f48 <__sflush_r>:
 8002f48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f50:	0716      	lsls	r6, r2, #28
 8002f52:	4605      	mov	r5, r0
 8002f54:	460c      	mov	r4, r1
 8002f56:	d454      	bmi.n	8003002 <__sflush_r+0xba>
 8002f58:	684b      	ldr	r3, [r1, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	dc02      	bgt.n	8002f64 <__sflush_r+0x1c>
 8002f5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	dd48      	ble.n	8002ff6 <__sflush_r+0xae>
 8002f64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f66:	2e00      	cmp	r6, #0
 8002f68:	d045      	beq.n	8002ff6 <__sflush_r+0xae>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002f70:	682f      	ldr	r7, [r5, #0]
 8002f72:	6a21      	ldr	r1, [r4, #32]
 8002f74:	602b      	str	r3, [r5, #0]
 8002f76:	d030      	beq.n	8002fda <__sflush_r+0x92>
 8002f78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002f7a:	89a3      	ldrh	r3, [r4, #12]
 8002f7c:	0759      	lsls	r1, r3, #29
 8002f7e:	d505      	bpl.n	8002f8c <__sflush_r+0x44>
 8002f80:	6863      	ldr	r3, [r4, #4]
 8002f82:	1ad2      	subs	r2, r2, r3
 8002f84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f86:	b10b      	cbz	r3, 8002f8c <__sflush_r+0x44>
 8002f88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f8a:	1ad2      	subs	r2, r2, r3
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f90:	6a21      	ldr	r1, [r4, #32]
 8002f92:	4628      	mov	r0, r5
 8002f94:	47b0      	blx	r6
 8002f96:	1c43      	adds	r3, r0, #1
 8002f98:	89a3      	ldrh	r3, [r4, #12]
 8002f9a:	d106      	bne.n	8002faa <__sflush_r+0x62>
 8002f9c:	6829      	ldr	r1, [r5, #0]
 8002f9e:	291d      	cmp	r1, #29
 8002fa0:	d82b      	bhi.n	8002ffa <__sflush_r+0xb2>
 8002fa2:	4a2a      	ldr	r2, [pc, #168]	@ (800304c <__sflush_r+0x104>)
 8002fa4:	40ca      	lsrs	r2, r1
 8002fa6:	07d6      	lsls	r6, r2, #31
 8002fa8:	d527      	bpl.n	8002ffa <__sflush_r+0xb2>
 8002faa:	2200      	movs	r2, #0
 8002fac:	6062      	str	r2, [r4, #4]
 8002fae:	04d9      	lsls	r1, r3, #19
 8002fb0:	6922      	ldr	r2, [r4, #16]
 8002fb2:	6022      	str	r2, [r4, #0]
 8002fb4:	d504      	bpl.n	8002fc0 <__sflush_r+0x78>
 8002fb6:	1c42      	adds	r2, r0, #1
 8002fb8:	d101      	bne.n	8002fbe <__sflush_r+0x76>
 8002fba:	682b      	ldr	r3, [r5, #0]
 8002fbc:	b903      	cbnz	r3, 8002fc0 <__sflush_r+0x78>
 8002fbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8002fc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002fc2:	602f      	str	r7, [r5, #0]
 8002fc4:	b1b9      	cbz	r1, 8002ff6 <__sflush_r+0xae>
 8002fc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002fca:	4299      	cmp	r1, r3
 8002fcc:	d002      	beq.n	8002fd4 <__sflush_r+0x8c>
 8002fce:	4628      	mov	r0, r5
 8002fd0:	f7ff fca2 	bl	8002918 <_free_r>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8002fd8:	e00d      	b.n	8002ff6 <__sflush_r+0xae>
 8002fda:	2301      	movs	r3, #1
 8002fdc:	4628      	mov	r0, r5
 8002fde:	47b0      	blx	r6
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	1c50      	adds	r0, r2, #1
 8002fe4:	d1c9      	bne.n	8002f7a <__sflush_r+0x32>
 8002fe6:	682b      	ldr	r3, [r5, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0c6      	beq.n	8002f7a <__sflush_r+0x32>
 8002fec:	2b1d      	cmp	r3, #29
 8002fee:	d001      	beq.n	8002ff4 <__sflush_r+0xac>
 8002ff0:	2b16      	cmp	r3, #22
 8002ff2:	d11e      	bne.n	8003032 <__sflush_r+0xea>
 8002ff4:	602f      	str	r7, [r5, #0]
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	e022      	b.n	8003040 <__sflush_r+0xf8>
 8002ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ffe:	b21b      	sxth	r3, r3
 8003000:	e01b      	b.n	800303a <__sflush_r+0xf2>
 8003002:	690f      	ldr	r7, [r1, #16]
 8003004:	2f00      	cmp	r7, #0
 8003006:	d0f6      	beq.n	8002ff6 <__sflush_r+0xae>
 8003008:	0793      	lsls	r3, r2, #30
 800300a:	680e      	ldr	r6, [r1, #0]
 800300c:	bf08      	it	eq
 800300e:	694b      	ldreq	r3, [r1, #20]
 8003010:	600f      	str	r7, [r1, #0]
 8003012:	bf18      	it	ne
 8003014:	2300      	movne	r3, #0
 8003016:	eba6 0807 	sub.w	r8, r6, r7
 800301a:	608b      	str	r3, [r1, #8]
 800301c:	f1b8 0f00 	cmp.w	r8, #0
 8003020:	dde9      	ble.n	8002ff6 <__sflush_r+0xae>
 8003022:	6a21      	ldr	r1, [r4, #32]
 8003024:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003026:	4643      	mov	r3, r8
 8003028:	463a      	mov	r2, r7
 800302a:	4628      	mov	r0, r5
 800302c:	47b0      	blx	r6
 800302e:	2800      	cmp	r0, #0
 8003030:	dc08      	bgt.n	8003044 <__sflush_r+0xfc>
 8003032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003036:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800303a:	81a3      	strh	r3, [r4, #12]
 800303c:	f04f 30ff 	mov.w	r0, #4294967295
 8003040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003044:	4407      	add	r7, r0
 8003046:	eba8 0800 	sub.w	r8, r8, r0
 800304a:	e7e7      	b.n	800301c <__sflush_r+0xd4>
 800304c:	20400001 	.word	0x20400001

08003050 <_fflush_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	690b      	ldr	r3, [r1, #16]
 8003054:	4605      	mov	r5, r0
 8003056:	460c      	mov	r4, r1
 8003058:	b913      	cbnz	r3, 8003060 <_fflush_r+0x10>
 800305a:	2500      	movs	r5, #0
 800305c:	4628      	mov	r0, r5
 800305e:	bd38      	pop	{r3, r4, r5, pc}
 8003060:	b118      	cbz	r0, 800306a <_fflush_r+0x1a>
 8003062:	6a03      	ldr	r3, [r0, #32]
 8003064:	b90b      	cbnz	r3, 800306a <_fflush_r+0x1a>
 8003066:	f7ff fa4d 	bl	8002504 <__sinit>
 800306a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f3      	beq.n	800305a <_fflush_r+0xa>
 8003072:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003074:	07d0      	lsls	r0, r2, #31
 8003076:	d404      	bmi.n	8003082 <_fflush_r+0x32>
 8003078:	0599      	lsls	r1, r3, #22
 800307a:	d402      	bmi.n	8003082 <_fflush_r+0x32>
 800307c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800307e:	f7ff fc48 	bl	8002912 <__retarget_lock_acquire_recursive>
 8003082:	4628      	mov	r0, r5
 8003084:	4621      	mov	r1, r4
 8003086:	f7ff ff5f 	bl	8002f48 <__sflush_r>
 800308a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800308c:	07da      	lsls	r2, r3, #31
 800308e:	4605      	mov	r5, r0
 8003090:	d4e4      	bmi.n	800305c <_fflush_r+0xc>
 8003092:	89a3      	ldrh	r3, [r4, #12]
 8003094:	059b      	lsls	r3, r3, #22
 8003096:	d4e1      	bmi.n	800305c <_fflush_r+0xc>
 8003098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800309a:	f7ff fc3b 	bl	8002914 <__retarget_lock_release_recursive>
 800309e:	e7dd      	b.n	800305c <_fflush_r+0xc>

080030a0 <__swhatbuf_r>:
 80030a0:	b570      	push	{r4, r5, r6, lr}
 80030a2:	460c      	mov	r4, r1
 80030a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030a8:	2900      	cmp	r1, #0
 80030aa:	b096      	sub	sp, #88	@ 0x58
 80030ac:	4615      	mov	r5, r2
 80030ae:	461e      	mov	r6, r3
 80030b0:	da0d      	bge.n	80030ce <__swhatbuf_r+0x2e>
 80030b2:	89a3      	ldrh	r3, [r4, #12]
 80030b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80030b8:	f04f 0100 	mov.w	r1, #0
 80030bc:	bf14      	ite	ne
 80030be:	2340      	movne	r3, #64	@ 0x40
 80030c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80030c4:	2000      	movs	r0, #0
 80030c6:	6031      	str	r1, [r6, #0]
 80030c8:	602b      	str	r3, [r5, #0]
 80030ca:	b016      	add	sp, #88	@ 0x58
 80030cc:	bd70      	pop	{r4, r5, r6, pc}
 80030ce:	466a      	mov	r2, sp
 80030d0:	f000 f848 	bl	8003164 <_fstat_r>
 80030d4:	2800      	cmp	r0, #0
 80030d6:	dbec      	blt.n	80030b2 <__swhatbuf_r+0x12>
 80030d8:	9901      	ldr	r1, [sp, #4]
 80030da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80030de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80030e2:	4259      	negs	r1, r3
 80030e4:	4159      	adcs	r1, r3
 80030e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030ea:	e7eb      	b.n	80030c4 <__swhatbuf_r+0x24>

080030ec <__smakebuf_r>:
 80030ec:	898b      	ldrh	r3, [r1, #12]
 80030ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030f0:	079d      	lsls	r5, r3, #30
 80030f2:	4606      	mov	r6, r0
 80030f4:	460c      	mov	r4, r1
 80030f6:	d507      	bpl.n	8003108 <__smakebuf_r+0x1c>
 80030f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80030fc:	6023      	str	r3, [r4, #0]
 80030fe:	6123      	str	r3, [r4, #16]
 8003100:	2301      	movs	r3, #1
 8003102:	6163      	str	r3, [r4, #20]
 8003104:	b003      	add	sp, #12
 8003106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003108:	ab01      	add	r3, sp, #4
 800310a:	466a      	mov	r2, sp
 800310c:	f7ff ffc8 	bl	80030a0 <__swhatbuf_r>
 8003110:	9f00      	ldr	r7, [sp, #0]
 8003112:	4605      	mov	r5, r0
 8003114:	4639      	mov	r1, r7
 8003116:	4630      	mov	r0, r6
 8003118:	f7ff f8dc 	bl	80022d4 <_malloc_r>
 800311c:	b948      	cbnz	r0, 8003132 <__smakebuf_r+0x46>
 800311e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003122:	059a      	lsls	r2, r3, #22
 8003124:	d4ee      	bmi.n	8003104 <__smakebuf_r+0x18>
 8003126:	f023 0303 	bic.w	r3, r3, #3
 800312a:	f043 0302 	orr.w	r3, r3, #2
 800312e:	81a3      	strh	r3, [r4, #12]
 8003130:	e7e2      	b.n	80030f8 <__smakebuf_r+0xc>
 8003132:	89a3      	ldrh	r3, [r4, #12]
 8003134:	6020      	str	r0, [r4, #0]
 8003136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800313a:	81a3      	strh	r3, [r4, #12]
 800313c:	9b01      	ldr	r3, [sp, #4]
 800313e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003142:	b15b      	cbz	r3, 800315c <__smakebuf_r+0x70>
 8003144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003148:	4630      	mov	r0, r6
 800314a:	f000 f81d 	bl	8003188 <_isatty_r>
 800314e:	b128      	cbz	r0, 800315c <__smakebuf_r+0x70>
 8003150:	89a3      	ldrh	r3, [r4, #12]
 8003152:	f023 0303 	bic.w	r3, r3, #3
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	81a3      	strh	r3, [r4, #12]
 800315c:	89a3      	ldrh	r3, [r4, #12]
 800315e:	431d      	orrs	r5, r3
 8003160:	81a5      	strh	r5, [r4, #12]
 8003162:	e7cf      	b.n	8003104 <__smakebuf_r+0x18>

08003164 <_fstat_r>:
 8003164:	b538      	push	{r3, r4, r5, lr}
 8003166:	4d07      	ldr	r5, [pc, #28]	@ (8003184 <_fstat_r+0x20>)
 8003168:	2300      	movs	r3, #0
 800316a:	4604      	mov	r4, r0
 800316c:	4608      	mov	r0, r1
 800316e:	4611      	mov	r1, r2
 8003170:	602b      	str	r3, [r5, #0]
 8003172:	f7fd fd31 	bl	8000bd8 <_fstat>
 8003176:	1c43      	adds	r3, r0, #1
 8003178:	d102      	bne.n	8003180 <_fstat_r+0x1c>
 800317a:	682b      	ldr	r3, [r5, #0]
 800317c:	b103      	cbz	r3, 8003180 <_fstat_r+0x1c>
 800317e:	6023      	str	r3, [r4, #0]
 8003180:	bd38      	pop	{r3, r4, r5, pc}
 8003182:	bf00      	nop
 8003184:	2000029c 	.word	0x2000029c

08003188 <_isatty_r>:
 8003188:	b538      	push	{r3, r4, r5, lr}
 800318a:	4d06      	ldr	r5, [pc, #24]	@ (80031a4 <_isatty_r+0x1c>)
 800318c:	2300      	movs	r3, #0
 800318e:	4604      	mov	r4, r0
 8003190:	4608      	mov	r0, r1
 8003192:	602b      	str	r3, [r5, #0]
 8003194:	f7fd fd25 	bl	8000be2 <_isatty>
 8003198:	1c43      	adds	r3, r0, #1
 800319a:	d102      	bne.n	80031a2 <_isatty_r+0x1a>
 800319c:	682b      	ldr	r3, [r5, #0]
 800319e:	b103      	cbz	r3, 80031a2 <_isatty_r+0x1a>
 80031a0:	6023      	str	r3, [r4, #0]
 80031a2:	bd38      	pop	{r3, r4, r5, pc}
 80031a4:	2000029c 	.word	0x2000029c

080031a8 <_init>:
 80031a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031aa:	bf00      	nop
 80031ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ae:	bc08      	pop	{r3}
 80031b0:	469e      	mov	lr, r3
 80031b2:	4770      	bx	lr

080031b4 <_fini>:
 80031b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b6:	bf00      	nop
 80031b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ba:	bc08      	pop	{r3}
 80031bc:	469e      	mov	lr, r3
 80031be:	4770      	bx	lr
