Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Aug  4 20:10:10 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_lab7_timing_summary_routed.rpt -pb top_lab7_timing_summary_routed.pb -rpx top_lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (21)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clkdiv/clk_1kHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.825        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.825        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.463%)  route 2.858ns (77.537%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.614     8.914    clkdiv/p_0_in
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clkdiv/counter_1kHz_reg[5]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.463%)  route 2.858ns (77.537%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.614     8.914    clkdiv/p_0_in
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[6]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clkdiv/counter_1kHz_reg[6]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.463%)  route 2.858ns (77.537%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.614     8.914    clkdiv/p_0_in
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[7]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clkdiv/counter_1kHz_reg[7]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.463%)  route 2.858ns (77.537%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.614     8.914    clkdiv/p_0_in
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.927    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[8]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clkdiv/counter_1kHz_reg[8]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.616%)  route 2.833ns (77.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.589     8.889    clkdiv/p_0_in
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv/CLK
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv/counter_1kHz_reg[13]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.616%)  route 2.833ns (77.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.589     8.889    clkdiv/p_0_in
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv/CLK
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv/counter_1kHz_reg[14]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.828ns (22.616%)  route 2.833ns (77.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.589     8.889    clkdiv/p_0_in
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv/CLK
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[15]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv/counter_1kHz_reg[15]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.840%)  route 2.797ns (77.160%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.553     8.853    clkdiv/p_0_in
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv/counter_1kHz_reg[10]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.840%)  route 2.797ns (77.160%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.553     8.853    clkdiv/p_0_in
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[11]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv/counter_1kHz_reg[11]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 clkdiv/counter_1kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.840%)  route 2.797ns (77.160%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clkdiv/counter_1kHz_reg[4]/Q
                         net (fo=2, routed)           1.096     6.780    clkdiv/counter_1kHz[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.904 r  clkdiv/counter_1kHz[15]_i_3/O
                         net (fo=1, routed)           0.573     7.477    clkdiv/counter_1kHz[15]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  clkdiv/counter_1kHz[15]_i_2/O
                         net (fo=1, routed)           0.575     8.176    clkdiv/counter_1kHz[15]_i_2_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.300 r  clkdiv/counter_1kHz[15]_i_1/O
                         net (fo=17, routed)          0.553     8.853    clkdiv/p_0_in
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[12]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.429    14.739    clkdiv/counter_1kHz_reg[12]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv/clk_1kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_1kHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv/CLK
    SLICE_X53Y96         FDRE                                         r  clkdiv/clk_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv/clk_1kHz_reg/Q
                         net (fo=2, routed)           0.168     1.793    clkdiv/clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  clkdiv/clk_1kHz_i_1/O
                         net (fo=1, routed)           0.000     1.838    clkdiv/clk_1kHz_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clkdiv/clk_1kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv/CLK
    SLICE_X53Y96         FDRE                                         r  clkdiv/clk_1kHz_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkdiv/clk_1kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv/CLK
    SLICE_X53Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clkdiv/counter_1kHz_reg[0]/Q
                         net (fo=3, routed)           0.178     1.802    clkdiv/counter_1kHz[0]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  clkdiv/counter_1kHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    clkdiv/p_1_in[0]
    SLICE_X53Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv/CLK
    SLICE_X53Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091     1.574    clkdiv/counter_1kHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv/counter_1kHz_reg[11]/Q
                         net (fo=2, routed)           0.133     1.758    clkdiv/counter_1kHz[11]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  clkdiv/counter_1kHz0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.869    clkdiv/p_1_in[11]
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv/counter_1kHz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv/counter_1kHz_reg[7]/Q
                         net (fo=2, routed)           0.133     1.757    clkdiv/counter_1kHz[7]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  clkdiv/counter_1kHz0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.868    clkdiv/p_1_in[7]
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    clkdiv/counter_1kHz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv/CLK
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv/counter_1kHz_reg[15]/Q
                         net (fo=2, routed)           0.134     1.759    clkdiv/counter_1kHz[15]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  clkdiv/counter_1kHz0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.870    clkdiv/p_1_in[15]
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv/CLK
    SLICE_X52Y98         FDRE                                         r  clkdiv/counter_1kHz_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv/counter_1kHz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv/counter_1kHz_reg[11]/Q
                         net (fo=2, routed)           0.133     1.758    clkdiv/counter_1kHz[11]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.902 r  clkdiv/counter_1kHz0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.902    clkdiv/p_1_in[12]
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv/counter_1kHz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv/counter_1kHz_reg[7]/Q
                         net (fo=2, routed)           0.133     1.757    clkdiv/counter_1kHz[7]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.901 r  clkdiv/counter_1kHz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.901    clkdiv/p_1_in[8]
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkdiv/counter_1kHz_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    clkdiv/counter_1kHz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.288ns (66.631%)  route 0.144ns (33.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv/CLK
    SLICE_X53Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv/counter_1kHz_reg[0]/Q
                         net (fo=3, routed)           0.144     1.769    clkdiv/counter_1kHz[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.916 r  clkdiv/counter_1kHz0_carry/O[0]
                         net (fo=1, routed)           0.000     1.916    clkdiv/p_1_in[1]
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[1]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.601    clkdiv/counter_1kHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.308ns (68.106%)  route 0.144ns (31.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    clkdiv/CLK
    SLICE_X53Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkdiv/counter_1kHz_reg[0]/Q
                         net (fo=3, routed)           0.144     1.769    clkdiv/counter_1kHz[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.936 r  clkdiv/counter_1kHz0_carry/O[2]
                         net (fo=1, routed)           0.000     1.936    clkdiv/p_1_in[3]
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clkdiv/CLK
    SLICE_X52Y95         FDRE                                         r  clkdiv/counter_1kHz_reg[3]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.601    clkdiv/counter_1kHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkdiv/counter_1kHz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_1kHz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv/counter_1kHz_reg[10]/Q
                         net (fo=2, routed)           0.191     1.817    clkdiv/counter_1kHz[10]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  clkdiv/counter_1kHz0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.927    clkdiv/p_1_in[10]
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clkdiv/CLK
    SLICE_X52Y97         FDRE                                         r  clkdiv/counter_1kHz_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clkdiv/counter_1kHz_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clkdiv/clk_1kHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clkdiv/counter_1kHz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkdiv/counter_1kHz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkdiv/counter_1kHz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clkdiv/counter_1kHz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkdiv/counter_1kHz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkdiv/counter_1kHz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clkdiv/counter_1kHz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clkdiv/counter_1kHz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv/clk_1kHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv/clk_1kHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv/counter_1kHz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv/counter_1kHz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv/clk_1kHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkdiv/clk_1kHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv/counter_1kHz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv/counter_1kHz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clkdiv/counter_1kHz_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.284ns  (logic 2.703ns (22.006%)  route 9.580ns (77.994%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.508     6.006    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.130 r  db_s0/seg[6]_i_62/O
                         net (fo=3, routed)           0.981     7.111    db_s0/STAGES[1].current_data[7]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  db_s0/seg[6]_i_52/O
                         net (fo=3, routed)           0.965     8.200    db_s0/STAGES[2].current_data[9]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.324 r  db_s0/seg[6]_i_29/O
                         net (fo=2, routed)           0.848     9.172    db_s0/STAGES[3].current_data[13]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.153     9.325 r  db_s0/seg[6]_i_9/O
                         net (fo=7, routed)           1.587    10.912    db_s0/sel0[1]
    SLICE_X1Y79          LUT5 (Prop_lut5_I3_O)        0.355    11.267 r  db_s0/seg[4]_i_4/O
                         net (fo=1, routed)           0.691    11.958    db_s0/seg[4]_i_4_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.326    12.284 r  db_s0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.284    scanner/D[4]
    SLICE_X0Y79          FDRE                                         r  scanner/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.167ns  (logic 2.473ns (20.327%)  route 9.694ns (79.673%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.508     6.006    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.130 r  db_s0/seg[6]_i_62/O
                         net (fo=3, routed)           0.981     7.111    db_s0/STAGES[1].current_data[7]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  db_s0/seg[6]_i_52/O
                         net (fo=3, routed)           0.965     8.200    db_s0/STAGES[2].current_data[9]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.324 r  db_s0/seg[6]_i_29/O
                         net (fo=2, routed)           0.848     9.172    db_s0/STAGES[3].current_data[13]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.153     9.325 r  db_s0/seg[6]_i_9/O
                         net (fo=7, routed)           1.587    10.912    db_s0/sel0[1]
    SLICE_X1Y79          LUT5 (Prop_lut5_I1_O)        0.327    11.239 r  db_s0/seg[1]_i_4/O
                         net (fo=1, routed)           0.804    12.043    db_s0/seg[1]_i_4_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.167 r  db_s0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.167    scanner/D[1]
    SLICE_X0Y79          FDRE                                         r  scanner/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.819ns  (logic 2.473ns (20.924%)  route 9.346ns (79.076%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.508     6.006    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.130 r  db_s0/seg[6]_i_62/O
                         net (fo=3, routed)           0.981     7.111    db_s0/STAGES[1].current_data[7]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  db_s0/seg[6]_i_52/O
                         net (fo=3, routed)           0.965     8.200    db_s0/STAGES[2].current_data[9]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.324 r  db_s0/seg[6]_i_29/O
                         net (fo=2, routed)           0.848     9.172    db_s0/STAGES[3].current_data[13]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.153     9.325 r  db_s0/seg[6]_i_9/O
                         net (fo=7, routed)           1.592    10.916    db_s0/sel0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.327    11.243 r  db_s0/seg[5]_i_2/O
                         net (fo=1, routed)           0.452    11.695    db_s0/seg[5]_i_2_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I0_O)        0.124    11.819 r  db_s0/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.819    scanner/D[5]
    SLICE_X2Y79          FDRE                                         r  scanner/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.815ns  (logic 2.473ns (20.932%)  route 9.342ns (79.068%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.508     6.006    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.130 r  db_s0/seg[6]_i_62/O
                         net (fo=3, routed)           0.981     7.111    db_s0/STAGES[1].current_data[7]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  db_s0/seg[6]_i_52/O
                         net (fo=3, routed)           0.965     8.200    db_s0/STAGES[2].current_data[9]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.324 r  db_s0/seg[6]_i_29/O
                         net (fo=2, routed)           0.848     9.172    db_s0/STAGES[3].current_data[13]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.153     9.325 r  db_s0/seg[6]_i_9/O
                         net (fo=7, routed)           1.222    10.547    db_s0/sel0[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.327    10.874 r  db_s0/seg[6]_i_2/O
                         net (fo=1, routed)           0.817    11.691    db_s0/seg[6]_i_2_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124    11.815 r  db_s0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.815    scanner/D[6]
    SLICE_X1Y79          FDRE                                         r  scanner/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 2.473ns (20.962%)  route 9.325ns (79.038%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.508     6.006    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.130 r  db_s0/seg[6]_i_62/O
                         net (fo=3, routed)           0.981     7.111    db_s0/STAGES[1].current_data[7]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     7.235 r  db_s0/seg[6]_i_52/O
                         net (fo=3, routed)           0.965     8.200    db_s0/STAGES[2].current_data[9]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.324 r  db_s0/seg[6]_i_29/O
                         net (fo=2, routed)           0.848     9.172    db_s0/STAGES[3].current_data[13]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.153     9.325 r  db_s0/seg[6]_i_9/O
                         net (fo=7, routed)           1.224    10.549    db_s0/sel0[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.327    10.876 r  db_s0/seg[3]_i_2/O
                         net (fo=1, routed)           0.798    11.674    db_s0/seg[3]_i_2_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.798 r  db_s0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.798    scanner/D[3]
    SLICE_X0Y81          FDRE                                         r  scanner/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.538ns  (logic 2.471ns (21.416%)  route 9.067ns (78.584%))
  Logic Levels:           7  (IBUF=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.903     6.400    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     6.524 r  db_s0/seg[6]_i_56/O
                         net (fo=3, routed)           1.010     7.534    db_s0/STAGES[1].current_data[8]
    SLICE_X5Y80          LUT5 (Prop_lut5_I1_O)        0.124     7.658 r  db_s0/seg[6]_i_40/O
                         net (fo=3, routed)           0.820     8.478    db_s0/STAGES[2].current_data[10]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.124     8.602 r  db_s0/seg[6]_i_30/O
                         net (fo=2, routed)           0.656     9.258    db_s0/STAGES[3].current_data[10]
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.152     9.410 r  db_s0/seg[6]_i_14/O
                         net (fo=7, routed)           1.012    10.421    db_s0/seg[6]_i_14_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    10.747 r  db_s0/seg[0]_i_4/O
                         net (fo=1, routed)           0.667    11.414    db_s0/seg[0]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.124    11.538 r  db_s0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.538    scanner/D[0]
    SLICE_X0Y81          FDRE                                         r  scanner/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            scanner/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 2.473ns (21.742%)  route 8.902ns (78.258%))
  Logic Levels:           7  (IBUF=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.903     6.400    db_s0/SW_IBUF[8]
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     6.524 r  db_s0/seg[6]_i_56/O
                         net (fo=3, routed)           1.010     7.534    db_s0/STAGES[1].current_data[8]
    SLICE_X5Y80          LUT5 (Prop_lut5_I1_O)        0.124     7.658 r  db_s0/seg[6]_i_40/O
                         net (fo=3, routed)           0.620     8.278    db_s0/STAGES[2].current_data[10]
    SLICE_X6Y80          LUT5 (Prop_lut5_I2_O)        0.124     8.402 r  db_s0/seg[6]_i_22/O
                         net (fo=2, routed)           0.652     9.054    db_s0/STAGES[3].current_data[6]
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.153     9.207 r  db_s0/seg[6]_i_6/O
                         net (fo=7, routed)           1.265    10.472    db_s0/sel0[2]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.327    10.799 r  db_s0/seg[2]_i_2/O
                         net (fo=1, routed)           0.452    11.251    db_s0/seg[2]_i_2_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.375 r  db_s0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.375    scanner/D[2]
    SLICE_X2Y81          FDRE                                         r  scanner/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scanner/an_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 3.974ns (45.588%)  route 4.743ns (54.412%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE                         0.000     0.000 r  scanner/an_reg[6]/C
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  scanner/an_reg[6]/Q
                         net (fo=1, routed)           4.743     5.199    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.716 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.716    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scanner/seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.073ns (60.159%)  route 2.698ns (39.841%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  scanner/seg_reg[5]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  scanner/seg_reg[5]/Q
                         net (fo=1, routed)           2.698     3.216    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.771 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.771    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scanner/an_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.030ns (59.719%)  route 2.719ns (40.282%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDSE                         0.000     0.000 r  scanner/an_reg[2]/C
    SLICE_X0Y80          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  scanner/an_reg[2]/Q
                         net (fo=1, routed)           2.719     3.175    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.749 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.749    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_btnc/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_btnc/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.160%)  route 0.115ns (44.840%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  db_btnc/shift_reg_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db_btnc/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.115     0.256    db_btnc/shift_reg[0]
    SLICE_X2Y83          FDRE                                         r  db_btnc/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_rot/dt_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_rot/dt_inst/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.029%)  route 0.125ns (46.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  db_rot/dt_inst/shift_reg_reg[1]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db_rot/dt_inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.125     0.266    db_rot/dt_inst/shift_reg[1]
    SLICE_X1Y83          FDRE                                         r  db_rot/dt_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_s1/dt_inst/debounced_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_s1/dt_inst/prev_debounced_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE                         0.000     0.000 r  db_s1/dt_inst/debounced_state_reg/C
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db_s1/dt_inst/debounced_state_reg/Q
                         net (fo=3, routed)           0.127     0.268    db_s1/dt_inst/debounced_state
    SLICE_X6Y78          FDRE                                         r  db_s1/dt_inst/prev_debounced_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_dir/dt_inst/debounced_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_dir/dt_inst/prev_debounced_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  db_dir/dt_inst/debounced_state_reg/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db_dir/dt_inst/debounced_state_reg/Q
                         net (fo=3, routed)           0.129     0.270    db_dir/dt_inst/debounced_state
    SLICE_X1Y92          FDRE                                         r  db_dir/dt_inst/prev_debounced_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_dir/dt_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_dir/dt_inst/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  db_dir/dt_inst/shift_reg_reg[1]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db_dir/dt_inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.133     0.274    db_dir/dt_inst/shift_reg[1]
    SLICE_X0Y92          FDRE                                         r  db_dir/dt_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_btnc/prev_debounced_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_btnc/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  db_btnc/prev_debounced_state_reg/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  db_btnc/prev_debounced_state_reg/Q
                         net (fo=1, routed)           0.087     0.228    db_btnc/prev_debounced_state
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.048     0.276 r  db_btnc/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.276    db_btnc/tick_i_1__3_n_0
    SLICE_X2Y83          FDRE                                         r  db_btnc/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_s0/dt_inst/prev_debounced_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_s0/dt_inst/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  db_s0/dt_inst/prev_debounced_state_reg/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  db_s0/dt_inst/prev_debounced_state_reg/Q
                         net (fo=1, routed)           0.097     0.238    db_s0/dt_inst/prev_debounced_state
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.048     0.286 r  db_s0/dt_inst/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.286    db_s0/dt_inst/tick_i_1__1_n_0
    SLICE_X0Y76          FDRE                                         r  db_s0/dt_inst/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_dir/dt_inst/prev_debounced_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_dir/dt_inst/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  db_dir/dt_inst/prev_debounced_state_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  db_dir/dt_inst/prev_debounced_state_reg/Q
                         net (fo=1, routed)           0.098     0.239    db_dir/dt_inst/prev_debounced_state
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.049     0.288 r  db_dir/dt_inst/tick_i_1/O
                         net (fo=1, routed)           0.000     0.288    db_dir/dt_inst/tick_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  db_dir/dt_inst/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_dir/dt_inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_dir/dt_inst/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.981%)  route 0.180ns (56.019%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  db_dir/dt_inst/shift_reg_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db_dir/dt_inst/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.180     0.321    db_dir/dt_inst/shift_reg[0]
    SLICE_X1Y92          FDRE                                         r  db_dir/dt_inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_rot/dt_inst/prev_debounced_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_rot/dt_inst/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  db_rot/dt_inst/prev_debounced_state_reg/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  db_rot/dt_inst/prev_debounced_state_reg/Q
                         net (fo=1, routed)           0.137     0.278    db_rot/dt_inst/prev_debounced_state
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  db_rot/dt_inst/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.323    db_rot/dt_inst/tick_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  db_rot/dt_inst/tick_reg/D
  -------------------------------------------------------------------    -------------------





