$date
	Fri Feb 18 03:51:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ( inv_s0 $end
$var wire 1 ) inv_s1 $end
$var wire 1 ! out $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 - w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#1250
1!
1-
1%
#2500
0!
0-
0%
1$
#3750
1!
1-
1%
#5000
0!
0-
0%
0$
1#
#6250
1!
1-
1%
#7500
0!
0-
0%
1$
#8750
1!
1-
1%
#10000
0!
0-
0%
0$
0#
1"
#11250
1!
1-
1%
#12500
0!
0-
0%
1$
#13750
1!
1-
1%
#15000
0!
0-
0%
0$
1#
#16250
1!
1-
1%
#17500
0!
0-
0%
1$
#18750
1!
1-
1%
#20000
0!
0-
0)
0%
0$
0#
0"
1'
#21250
1%
#22500
0%
1$
#23750
1%
#25000
1!
1+
0%
0$
1#
#26250
1%
#27500
0%
1$
#28750
1%
#30000
0!
0+
0%
0$
0#
1"
#31250
1%
#32500
0%
1$
#33750
1%
#35000
1!
1+
0%
0$
1#
#36250
1%
#37500
0%
1$
#38750
1%
#40000
0!
1)
0+
0(
0%
0$
0#
0"
0'
1&
#41250
1%
#42500
1!
1,
0%
1$
#43750
1%
#45000
0!
0,
0%
0$
1#
#46250
1%
#47500
1!
1,
0%
1$
#48750
1%
#50000
0!
0,
0%
0$
0#
1"
