09:29:30.536000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
09:29:30.544000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
09:29:30.544000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
09:29:30.544000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
09:29:30.544000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
09:29:30.609000 INFO    : openta.testing.testenv :: Setup Ports
09:29:30.609000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
09:29:30.609000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
09:29:30.609000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
09:29:37.943000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
09:29:37.943000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
09:29:41.187000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
09:29:41.187000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
09:29:41.345000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state