verilog-ethernet:
  files: [
    lib/axis/rtl/sync_reset.v,
    rtl/ptp_clock.v,
    lib/axis/rtl/axis_fifo.v,
    rtl/ptp_clock_cdc.v,
    rtl/ptp_ts_extract.v,
    rtl/iddr.v,
    rtl/ssio_ddr_in.v,
    rtl/ve_lfsr.v,
    rtl/oddr.v,
    rtl/axis_gmii_rx.v,
    rtl/axis_gmii_tx.v,
    rtl/rgmii_phy_if.v,
    rtl/eth_mac_1g.v,
    rtl/eth_mac_1g_rgmii.v,
    lib/axis/rtl/axis_async_fifo.v,
    lib/axis/rtl/axis_async_fifo_adapter.v,
    rtl/eth_mac_1g_rgmii_fifo.v,
    rtl/eth_axis_tx.v,
    rtl/eth_axis_rx.v,
    rtl/ptp_perout.v,
    lib/axis/rtl/priority_encoder.v,
    lib/axis/rtl/arbiter.v,
    rtl/ip_arb_mux.v,
    rtl/arp_cache.v,
    rtl/arp_eth_rx.v,
    rtl/arp_eth_tx.v,
    rtl/eth_arb_mux.v,
    rtl/ip_eth_rx.v,
    rtl/ip_eth_tx.v,
    rtl/ip.v,
    rtl/arp.v,
    rtl/ip_complete.v,
    rtl/udp_ip_rx.v,
    rtl/udp_ip_tx.v,
    rtl/udp_checksum_gen.v,
    rtl/udp.v,
    rtl/udp_complete.v,
    example/UltraZed7ev/rtl/udp_complete_wrapper.v
  ]
