{"Source Block": ["zipcpu/rtl/core/pipemem.v@99:109@HdlIdDef", "\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@97:107", "`endif\n\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n"], ["zipcpu/rtl/core/pipemem.v@98:108", "\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n"], ["zipcpu/rtl/core/pipemem.v@98:108", "\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n"], ["zipcpu/rtl/core/pipemem.v@96:106", "\toutput\treg\tf_pc;\n`endif\n\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n"], ["zipcpu/rtl/core/pipemem.v@97:107", "`endif\n\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n"], ["zipcpu/rtl/core/pipemem.v@100:110", "\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n\talways\t@(*)\n"], ["zipcpu/rtl/core/pipemem.v@103:113", "\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n\talways\t@(*)\n\tif (OPT_ALIGNMENT_ERR)\n\tbegin\n\t\tcasez({ i_op[2:1], i_addr[1:0] })\n"], ["zipcpu/rtl/core/pipemem.v@96:106", "\toutput\treg\tf_pc;\n`endif\n\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n"], ["zipcpu/rtl/core/pipemem.v@100:110", "\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n\talways\t@(*)\n"], ["zipcpu/rtl/core/pipemem.v@95:105", "\toutput\twire\t[(F_LGDEPTH-1):0]\tf_nreqs, f_nacks, f_outstanding;\n\toutput\treg\tf_pc;\n`endif\n\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n"], ["zipcpu/rtl/core/pipemem.v@101:111", "\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n\talways\t@(*)\n\tif (OPT_ALIGNMENT_ERR)\n"], ["zipcpu/rtl/core/pipemem.v@101:111", "\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n\talways\t@(*)\n\tif (OPT_ALIGNMENT_ERR)\n"], ["zipcpu/rtl/core/pipemem.v@96:106", "\toutput\treg\tf_pc;\n`endif\n\n\n\treg\t\t\tcyc;\n\treg\t\t\tr_wb_cyc_gbl, r_wb_cyc_lcl, fifo_full;\n\treg\t[(FLN-1):0]\t\trdaddr, wraddr;\n\twire\t[(FLN-1):0]\t\tnxt_rdaddr, fifo_fill;\n\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n"]], "Diff Content": {"Delete": [[104, "\treg\t[(4+5-1):0]\tfifo_oreg [0:15];\n"]], "Add": [[104, "\treg\t[(3+5-1):0]\tfifo_oreg [0:15];\n"], [104, "\treg\t\t\tfifo_gie;\n"]]}}