 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  routed_wirelength	  avg_routed_wirelength	  routed_wiresegment	  avg_routed_wiresegment	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  num_rr_graph_nodes	  num_rr_graph_edges	  collapsed_nodes	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  create_rr_graph_time	  create_intra_cluster_rr_graph_time	  adding_internal_edges	  route_mem	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_mem	  tile_lookahead_computation_time	  router_lookahead_computation_time	 
 k6_frac_N10_40nm.xml	  apex4.pre-vpr.blif	  common	  2.48	  vpr	  77.64 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  83	  9	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  79500	  9	  19	  896	  28	  0	  613	  111	  16	  16	  256	  -1	  mcnc_medium	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  77.6 MiB	  1.87	  -1	  -1	  -1	  -1	  -1	  -1	  0.05	  -1	  -1	  -1	  -1	  77.6 MiB	  1.87	  77.6 MiB	  1.33	  10330	  16.8791	  2699	  4.41013	  4283	  18981	  638055	  105819	  1.05632e+07	  4.4732e+06	  1.26944e+06	  4958.75	  18	  28900	  206586	  -1	  5.41479	  nan	  -89.8441	  -5.41479	  0	  0	  0.18	  -1	  -1	  77.6 MiB	  0.26	  0.224331	  0.197385	  33.7 MiB	  -1	  0.05	 
 k6_frac_N10_40nm.xml	  des.pre-vpr.blif	  common	  1.24	  vpr	  78.54 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  63	  256	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  80428	  256	  245	  954	  501	  0	  609	  564	  22	  22	  484	  -1	  mcnc_large	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  78.5 MiB	  0.74	  -1	  -1	  -1	  -1	  -1	  -1	  0.07	  -1	  -1	  -1	  -1	  78.5 MiB	  0.74	  78.5 MiB	  0.35	  10835	  17.7915	  3000	  4.92611	  2500	  5671	  313459	  68652	  2.15576e+07	  3.39532e+06	  1.49107e+06	  3080.73	  13	  47664	  245996	  -1	  4.80156	  nan	  -894.294	  -4.80156	  0	  0	  0.21	  -1	  -1	  78.5 MiB	  0.16	  0.179822	  0.166138	  35.8 MiB	  -1	  0.07	 
 k6_frac_N10_40nm.xml	  seq.pre-vpr.blif	  common	  2.42	  vpr	  78.84 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  88	  41	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  80732	  41	  35	  1006	  76	  0	  651	  164	  16	  16	  256	  -1	  mcnc_medium	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  78.8 MiB	  1.83	  -1	  -1	  -1	  -1	  -1	  -1	  0.05	  -1	  -1	  -1	  -1	  78.8 MiB	  1.83	  78.8 MiB	  1.23	  10731	  16.4839	  2823	  4.33641	  3995	  17889	  557187	  98209	  1.05632e+07	  4.74267e+06	  1.26944e+06	  4958.75	  15	  28900	  206586	  -1	  5.56394	  nan	  -155.593	  -5.56394	  0	  0	  0.19	  -1	  -1	  78.8 MiB	  0.23	  0.225148	  0.198588	  33.7 MiB	  -1	  0.05	 
