TimeQuest Timing Analyzer report for Receiver
Mon May 27 21:33:02 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 100C Model Setup Summary
  8. Slow 1100mV 100C Model Hold Summary
  9. Slow 1100mV 100C Model Recovery Summary
 10. Slow 1100mV 100C Model Removal Summary
 11. Slow 1100mV 100C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Slow 1100mV 100C Model Metastability Report
 19. Slow 1100mV -40C Model Fmax Summary
 20. Slow 1100mV -40C Model Setup Summary
 21. Slow 1100mV -40C Model Hold Summary
 22. Slow 1100mV -40C Model Recovery Summary
 23. Slow 1100mV -40C Model Removal Summary
 24. Slow 1100mV -40C Model Minimum Pulse Width Summary
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Slow 1100mV -40C Model Metastability Report
 32. Fast 1100mV -40C Model Setup Summary
 33. Fast 1100mV -40C Model Hold Summary
 34. Fast 1100mV -40C Model Recovery Summary
 35. Fast 1100mV -40C Model Removal Summary
 36. Fast 1100mV -40C Model Minimum Pulse Width Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Fast 1100mV -40C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Slow Corner Signal Integrity Metrics
 54. Fast Corner Signal Integrity Metrics
 55. Setup Transfers
 56. Hold Transfers
 57. Recovery Transfers
 58. Removal Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Receiver                                                           ;
; Device Family      ; Stratix III                                                        ;
; Device Name        ; EP3SE110F1152I4                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1100mV 100C Model Fmax Summary                       ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 112.79 MHz ; 112.79 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 100C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.567 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 100C Model Hold Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.423 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 100C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.170 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 100C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.025 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1100mV 100C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; altera_reserved_tck ; 48.895 ; 0.000               ;
+---------------------+--------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.470 ; -0.023 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.981 ; -0.664 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.172 ; 3.916 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.641 ; 4.455 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 18.107 ; 17.765 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.337 ; 14.911 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 2.415 ;    ;    ; 2.173 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 1.868 ;    ;    ; 1.629 ;
+------------+-------------+-------+----+----+-------+


-----------------------------------------------
; Slow 1100mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1100mV -40C Model Fmax Summary                       ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 121.12 MHz ; 121.12 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV -40C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.872 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV -40C Model Hold Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.378 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV -40C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.324 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV -40C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.935 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1100mV -40C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; altera_reserved_tck ; 48.860 ; 0.000               ;
+---------------------+--------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.442 ; -0.006 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.948 ; -0.660 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.593 ; 3.299 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.016 ; 3.828 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 16.539 ; 16.063 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.308 ; 13.777 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 2.234 ;    ;    ; 1.969 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 1.762 ;    ;    ; 1.501 ;
+------------+-------------+-------+----+----+-------+


-----------------------------------------------
; Slow 1100mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1100mV -40C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.246 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV -40C Model Hold Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.173 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV -40C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.342 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV -40C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.389 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1100mV -40C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; altera_reserved_tck ; 49.288 ; 0.000               ;
+---------------------+--------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.077  ; 0.328  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.262 ; -0.062 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.876 ; 1.714 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.135 ; 2.025 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.567 ; 9.721 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.957 ; 8.005 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 1.407 ;    ;    ; 1.403 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 1.128 ;    ;    ; 1.124 ;
+------------+-------------+-------+----+----+-------+


-----------------------------------------------
; Fast 1100mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.567 ; 0.173 ; 48.170   ; 0.389   ; 48.860              ;
;  altera_reserved_tck ; 45.567 ; 0.173 ; 48.170   ; 0.389   ; 48.860              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.077  ; 0.328  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.262 ; -0.062 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.172 ; 3.916 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.641 ; 4.455 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 18.107 ; 17.765 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.957 ; 8.005 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 2.415 ;    ;    ; 2.173 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; clk        ; da_clk      ; 1.128 ;    ;    ; 1.124 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; da_clk              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_in[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_14_15[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_14_15[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sleep_dac           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad_clk              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwdn_adc            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; ad_out[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_out[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_13_14[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad_13_14[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_ntrst ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.00197 V          ; 0.076 V                              ; 0.02 V                               ; 5.49e-10 s                  ; 5e-10 s                     ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.00197 V         ; 0.076 V                             ; 0.02 V                              ; 5.49e-10 s                 ; 5e-10 s                    ; Yes                       ; Yes                       ;
; dac_in[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.00197 V          ; 0.076 V                              ; 0.02 V                               ; 5.49e-10 s                  ; 5e-10 s                     ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.00197 V         ; 0.076 V                             ; 0.02 V                              ; 5.49e-10 s                 ; 5e-10 s                    ; Yes                       ; Yes                       ;
; dac_in[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_in[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_14_15[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; dac_14_15[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-06 V                   ; 2.38 V              ; -0.0018 V           ; 0.075 V                              ; 0.02 V                               ; 5.48e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-06 V                  ; 2.38 V             ; -0.0018 V          ; 0.075 V                             ; 0.02 V                              ; 5.48e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; sleep_dac           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-06 V                   ; 2.38 V              ; -0.00212 V          ; 0.072 V                              ; 0.022 V                              ; 5.45e-10 s                  ; 5.01e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-06 V                  ; 2.38 V             ; -0.00212 V         ; 0.072 V                             ; 0.022 V                             ; 5.45e-10 s                 ; 5.01e-10 s                 ; Yes                       ; Yes                       ;
; ad_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-06 V                   ; 2.38 V              ; -0.00286 V          ; 0.161 V                              ; 0.029 V                              ; 7.05e-10 s                  ; 6.38e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-06 V                  ; 2.38 V             ; -0.00286 V         ; 0.161 V                             ; 0.029 V                             ; 7.05e-10 s                 ; 6.38e-10 s                 ; Yes                       ; Yes                       ;
; pwdn_adc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-06 V                   ; 2.38 V              ; -0.00286 V          ; 0.161 V                              ; 0.029 V                              ; 7.05e-10 s                  ; 6.38e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-06 V                  ; 2.38 V             ; -0.00286 V         ; 0.161 V                             ; 0.029 V                             ; 7.05e-10 s                 ; 6.38e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 8.54e-07 V                   ; 2.38 V              ; -0.00537 V          ; 0.109 V                              ; 0.048 V                              ; 5.12e-10 s                  ; 5.24e-10 s                  ; Yes                        ; Yes                        ; 2.37 V                      ; 8.54e-07 V                  ; 2.38 V             ; -0.00537 V         ; 0.109 V                             ; 0.048 V                             ; 5.12e-10 s                 ; 5.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0281 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0281 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0281 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0281 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_in[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_14_15[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; dac_14_15[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-07 V                   ; 2.65 V              ; -0.0288 V           ; 0.255 V                              ; 0.186 V                              ; 2.62e-10 s                  ; 2.5e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-07 V                  ; 2.65 V             ; -0.0288 V          ; 0.255 V                             ; 0.186 V                             ; 2.62e-10 s                 ; 2.5e-10 s                  ; No                        ; Yes                       ;
; sleep_dac           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.03e-07 V                   ; 2.65 V              ; -0.0291 V           ; 0.258 V                              ; 0.195 V                              ; 2.63e-10 s                  ; 2.51e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.03e-07 V                  ; 2.65 V             ; -0.0291 V          ; 0.258 V                             ; 0.195 V                             ; 2.63e-10 s                 ; 2.51e-10 s                 ; No                        ; Yes                       ;
; ad_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.04e-07 V                   ; 2.67 V              ; -0.0339 V           ; 0.219 V                              ; 0.142 V                              ; 3.76e-10 s                  ; 3.58e-10 s                  ; No                         ; No                         ; 2.62 V                      ; 1.04e-07 V                  ; 2.67 V             ; -0.0339 V          ; 0.219 V                             ; 0.142 V                             ; 3.76e-10 s                 ; 3.58e-10 s                 ; No                        ; No                        ;
; pwdn_adc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.04e-07 V                   ; 2.67 V              ; -0.0339 V           ; 0.219 V                              ; 0.142 V                              ; 3.76e-10 s                  ; 3.58e-10 s                  ; No                         ; No                         ; 2.62 V                      ; 1.04e-07 V                  ; 2.67 V             ; -0.0339 V          ; 0.219 V                             ; 0.142 V                             ; 3.76e-10 s                 ; 3.58e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.4e-08 V                    ; 2.68 V              ; -0.0506 V           ; 0.251 V                              ; 0.212 V                              ; 2.66e-10 s                  ; 2.61e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.4e-08 V                   ; 2.68 V             ; -0.0506 V          ; 0.251 V                             ; 0.212 V                             ; 2.66e-10 s                 ; 2.61e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3282     ; 0        ; 43       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3282     ; 0        ; 43       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 289      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 289      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 27 21:32:56 2019
Info: Command: quartus_sta Receiver -c Receiver
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Receiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: Clock_management_1|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 100C Model
Info (332146): Worst-case setup slack is 45.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.567         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.423         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.170
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.170         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.025         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 48.895
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.895         0.000 altera_reserved_tck 
Info: Analyzing Slow 1100mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: Clock_management_1|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.872         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.378         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.324         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.935         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 48.860
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.860         0.000 altera_reserved_tck 
Info: Analyzing Fast 1100mV -40C Model
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: Clock_management_1|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.246
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.246         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.173         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.342         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.389         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.288         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Mon May 27 21:33:02 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


