Design Rule Check Report
------------------------

Report Written:     Sunday, June 05, 2022
Design Path:        C:\OneDrive - personal\OneDrive\Electrónica\DesignSpark Proyectos\ESP32 RPLIDAR DRIVER\ESP32_RPLIDAR_DRV_V0.2.pcb
Design Title:       
Created:            03/06/2020 17:58:57
Last Saved:         05/06/2022 18:29:33
Editing Time:       619 min
Units:              thou (precision 0)


Results
=======


No errors found


Settings
========


Spacings

=========

Tracks        Yes
Pads and Vias Yes
Shapes        Yes
Text          Yes
Board         Yes
Drills        Yes
Components    No


Manufacturing

==============

Drill Breakout                  No
Drill Backoff                   No
Silkscreen Overlap              No
Copper Text In Board            No
Min Track Width                 No
Min Annular Ring                No
Min Paste Size                  No
Vias In Pads                    No
Unplated Vias                   No
Unplated Pads With Inner Tracks No


Nets

=====

Net Completion               Yes
Dangling Tracks              Yes
Net Track Length Differences No
Nets without Components      No
Nets on No Connect pins      No
Nets on No Connect pins      No



End Of Report.
