// Seed: 1092353462
module module_0 ();
  wire id_2, id_3;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2
);
  tri0 id_4 = -1;
  always begin : LABEL_0
    @(-1) @(negedge id_0) id_2 = id_0;
  end
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 void id_1,
    input uwire id_2,
    output wire id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    output supply1 id_10,
    input logic id_11,
    output tri1 id_12,
    input wor id_13,
    input wor id_14,
    output wor id_15,
    input logic id_16,
    input wor id_17,
    output supply0 id_18,
    output logic id_19,
    output supply0 id_20,
    output wor id_21,
    output supply0 id_22,
    output supply0 id_23,
    output wire id_24,
    input uwire id_25,
    output tri id_26
);
  wire id_28, id_29;
  xor primCall (
      id_0,
      id_1,
      id_11,
      id_13,
      id_14,
      id_16,
      id_17,
      id_2,
      id_25,
      id_28,
      id_29,
      id_6,
      id_7,
      id_8,
      id_9
  );
  always if (id_2) id_19 <= id_11;
  module_0 modCall_1 ();
  assign id_26 = id_6;
  wire id_30, id_31;
  rtran (id_5);
  assign id_19 = id_16;
  wand id_32 = -1;
endmodule
