<p> </p><p><u>Executive Summary</u></p><p>Symphony RTL development is underway as TACHL coding for Ncore3 required transport components (Legato) has started.  The initial simulation speedup of the Ncore Fast SystemC models is very encouraging (&gt;70X) with 1000s of read transactions passing and write/snoop transactions under debug.  Jama implementation is complete and is being piloted now for Ncore2.5 and CodaCache.  Engineering kicked off our January time-box (deliverables attached) and Integrating Event plans starting with IE0 in February focused on the Maestro server.  Completed testing Toshiba SW based work-around for AxProt recall issue and identified additional requirement for complete solution.</p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Initial Ncore Fast SystemC models passing 1000’s of read transactions and demonstrating &gt;70X speedup.</li><li>Federico Angiolini joining SW Team full-time starting end of January.</li></ul><p><u>Lowlights</u></p><ul><li>Ncore is working on SuSE 12.1 now but Intel on very old 11.4 version with many compatibility issues to mitigate.</li></ul><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Completed microarchitecture for wide-to-narrow and narrow-to-wide unidirectional adapters. </li><li>Update the Routing chapter in the Architecture document, specifically deadlock avoidance.</li><li>Continued to work on mitigating performance issue seen with VC aware switches.</li><li>HW/SW alignment and collaboration planning and discussions.</li></ul><li>Ncore / Concerto RevC (CHI + ACE)</li><ul><li>Oski Formal Verification:</li><ul><li>Continued discussing FV work for 2018 including Ncore3 ACE, ACE+CHI Interoperability and CCIX.</li><li>Need permission from Arm to discuss CSX spec with Oski</li></ul><li>Continued Ncore3 Architecture discussions with CAE.</li></ul></ul><li>Software</li><ul><li>Ncore2.x</li><ul><li>Ncore 2.2.1 on openSUSE 12.1 (for Intel) now working.  However, Intel is on version 11.4 which has very multiple issues.  Working to mitigate and see if Intel can update to newer version of SuSE.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Passing thousands of Non-Blocking read transactions</li><li>Reaching around 23Kcycles/S (70+ x improvement on older model).</li><li>Working on write and snoop transactions.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Made DB Api wrapper thread safe.</li><li>Working with Qt commercial version: figure out how to run build and regression with single license for both development and regression.</li></ul><li>Maestro Kernel</li><ul><li>Converted ID-types to structs, and created typed TCL wrapper around ID types.</li><li>Created new in-memory key-value datastore to store parameters</li></ul></ul><li>Maestro Back-end (Server)</li><li>Topology Synthesis</li><ul><li>Defining the format of the data (signal classification) for Maestro timing engine</li></ul><li>Infrastructure</li><ul><li>Generating default json schema with $ref from a designer (single point parameter and register acquisition)</li></ul></ul></ul><ul><li>Piano / Physical Optimization</li><ul><li>Documentation</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Engineering flow testing</li><ul><li>Continued to evolve methodology for prediction of gate and space delay</li></ul><li>iNoCs based pipeline insertion flow</li></ul></ul><ul><li>Reviewed and finalized Initial Spec for prototype which will use iNoCs engine for basis of repeater insertion flow.</li></ul><ul><ul><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Ncore v1.6.3</li><ul><li>1.6.3 – Errata ready for Toshiba, waiting on Sumie for confirmation on JIRA #CONC-3759</li><li>Completed “no-harm” verification of SW work-around and sourced one additional requirement for W/A to work.  Ran lots of system level regressions with the complete W/A and found no issues.</li><li>Toshiba regressions with bug fix looking good. Ran all units and system level.  Toshiba is trending to use SW W/A but we still will ensure RTL fix is robust.</li></ul><li>Ncore v2.2.1</li><ul><li>Plan to release Ncore2.2.1 maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li></ul></ul><p><u> </u></p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>HW is complete and RTL in freeze mode. </li><li>Created 2.5 eval configs; Synthesis results look good.</li><li>DMI regressions with read allocated look good.  Few System-level C++ checker failures under debug.</li><li>Customer TB: All RAL integration complete. One issue that requires an IP-Xact fix has been surfaced.</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">31-Dec</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">91</p></td><td class="confluenceTd"><p align="right">95</p></td></tr><tr><td class="confluenceTd"><p align="right">1-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"><p align="right">94</p></td></tr><tr><td class="confluenceTd"><p align="right">2-Jan</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"><p align="right">95</p></td></tr><tr><td class="confluenceTd"><p align="right">3-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"><p align="right">94</p></td></tr><tr><td class="confluenceTd"><p align="right">4-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"><p align="right">91</p></td></tr></tbody></table></div><ul><ul><li>Release gated by readiness of Ncore Fast SystemC Models.</li></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation</li><ul><li>Created documentation timeline for Sanjay, will add to his architecture time box for documentation deliverables</li><li>All customer documentation is under review</li><li>Working on documentation input for JAMA: cross-referencing maybe an issue from JAMA to Word/FrameMaker</li></ul><li>Design</li><ul><li>Created 3.0 sprints with initial tasks for January time box  (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à coding in progress, Rx path will be ready by 01/19/2018</li><li>IO-AIU à AXI with cache done.</li><li>CHI-AIU à RTL coding in progress, worked on micro arch update</li><li>DMI à working on uArch</li><li>DCE à Made progress on uArch</li><li>CCP à library port done  </li></ul><li>Verification</li><ul><li>Transitioning Performance modeling work back to SW team</li><li>SMI agent work in progress.</li></ul></ul></ul><p> </p><ul><li>Key Deliverables</li><ul><li>Ncore v2.5 - JIRA Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11402" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11402</a></li><li>Ncore v3.0<u>- </u>JIRA Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11403" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11403</a></li><li>LLC (JIRA Dashboard will be set up next week once Oski is able to access JIRA)</li></ul></ul><p> </p><ul><li>Infrastructure</li></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Will create a updated schedule by end of next week.</li><li>Worked on parameter specification document</li></ul><li>Verification</li><ul><li>TB ready for bring-up: read and write, scratchpad and initial set of registers</li><li>TB integrated APB VIP for register accesses; adding support for Q channel</li></ul></ul></ul><p>.</p><ul><li>Audit</li><ul><li>Nothing to report.  CMMI-DEV based Internal Audit initial reports are in. Will schedule detailed reviews by end of the month</li></ul></ul><p> </p><ul><li>Symphony HW Design</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>Complete microarchitecture for wide-to-narrow and narrow-to-wide unidirectional adapters</li><li>Started TACH coding!  Modules arb_rr1, arb_rr2, SMI packetizer and de-packetizer first pass completed.</li><li>Added a JavaScript functions library for share symphony functions.</li><li>Integrated SMI packetizer and de-packetizer manually into a DV testbench.</li><li>Discussed Ncore’s VC requirements and incorporated changes into plan for Legato.</li><li>Put together a first pass directory structure for the Symphony Library and Blocks</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Working with Architects to study credit management and memory scheduler QoS.</li><li>Modeling needs for pressure/hurry mechanism</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Developed a scalable bench to support N number of Packetizers (and DePacketizers) work in parallel with virtual sequence + sequencers.</li><li>Enhanced SMI VIP with more constraints based upon defined configuration and support for clocking blocks for zero delay RTLs.</li><li>Developed top level Switch test bench with 2 ATP master VIPs and 2 ATP slave VIPs</li></ul><li>Key Deliverables</li><ul><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li><li>Hiring – 1 Logic, 1 Physical Design. </li></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Vacation from 1/04 – 1/05.</li><li>Kicked off January time-box and Integrating Event plans with Engineering All-Hands on 1/03.</li></ul><p> </p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Austin 1/17 – 1/19.</p>