***************************************************************************
                               Status Report
                          Wed Feb 24 19:57:08 2016 ***************************************************************************

Product: Designer
Release: v11.6
Version: 11.6.0.34
File Name: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\designer\impl1\geiger_integration.adb
Design Name: geiger_integration  Design State: layout
Last Saved: Wed Feb 24 19:56:07 2016

***** Device Data **************************************************

Family: ProASIC3L  Die: M1A3P1000L  Package: 484 FBGA
Speed: STD  Voltage: 1.5

Restrict JTAG Pins: YES
Restrict Probe Pins: YES

Junction Temperature Range:   COM
Voltage Range:   COM

***** Import Variables *********************************************

Source File(s) Imported on Wed Feb 24 19:46:43 2016:
        C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_integration.edn


***** CAE Variables ************************************************

Back Annotation File: N/A


***** Bitstream Variables ******************************************

Bitstream File: N/A
     Lock Mode: off


***** Compile Variables ********************************************

Netlist PIN properties overwrite existing properties: 0

Compile Output:
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3L
Device      : M1A3P1000L
Package     : 484 FBGA
Source      :
C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\geiger_inte\
gration.edn
Format      : EDIF
Topcell     : geiger_integration
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Info: BLK007: No CoreConsole Database file imported for an M1 device.
Warning: CMP201: Net CLK_1MHZ_0/Core_GLB drives no load.
Warning: CMP201: Net CLK_1MHZ_0/Core_GLC drives no load.
Warning: CMP201: Net CLK_1MHZ_0/LOCK drives no load.
Warning: CMP201: Net CLK_1MHZ_0/Core_YB drives no load.
Warning: CMP201: Net CLK_1MHZ_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        17

    Total macros optimized  17

Warning: CMP503: Remapped 67 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 6 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    650  Total:  24576   (2.64%)
    IO (W/ clocks)             Used:     11  Total:    300   (3.67%)
    Differential IO            Used:      0  Total:     74   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 416          | 416
    SEQ     | 234          | 234

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 8             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 3     | 8      | 0

I/O Placement:

    Locked  :  11 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    23      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    20      SET/RESET_NET Net   : reset_pulse_0_RESET_2
                          Driver: reset_pulse_0/RESET_2

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    142     CLK_NET       Net   : GLA
                          Driver: CLK_1MHZ_0/Core
                          Source: ESSENTIAL
    75      CLK_NET       Net   : clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
                          Driver: clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7
                          Source: NETLIST
    17      CLK_NET       Net   : clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
                          Driver: clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_2
                          Driver: reset_pulse_0/RESET_2
    24      INT_NET       Net   : reset_pulse_0_RESET_3
                          Driver: reset_pulse_0/RESET_3
    24      INT_NET       Net   : reset_pulse_0_RESET_4
                          Driver: reset_pulse_0/RESET_4
    24      INT_NET       Net   : reset_pulse_0_RESET_5
                          Driver: reset_pulse_0/RESET_5
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_6
                          Driver: reset_pulse_0/RESET_6
    24      INT_NET       Net   : test_harness_geiger_stack_0/un1_counter18_0
                          Driver: test_harness_geiger_stack_0/set_0_RNI4LFF9
    24      INT_NET       Net   : test_harness_geiger_stack_0/set_0_RNI4LFF9_0
                          Driver: test_harness_geiger_stack_0/set_0_RNI4LFF9_0
    22      INT_NET       Net   : geig_data_handling_0/geig_counts19
                          Driver: geig_data_handling_0/min_counter_RNIMHVQ2[2]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_0
                          Driver: reset_pulse_0/RESET_0
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_1
                          Driver: reset_pulse_0/RESET_1
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_2
                          Driver: reset_pulse_0/RESET_2
    24      INT_NET       Net   : reset_pulse_0_RESET_3
                          Driver: reset_pulse_0/RESET_3
    24      INT_NET       Net   : reset_pulse_0_RESET_4
                          Driver: reset_pulse_0/RESET_4
    24      INT_NET       Net   : reset_pulse_0_RESET_5
                          Driver: reset_pulse_0/RESET_5
    24      SET/RESET_NET Net   : reset_pulse_0_RESET_6
                          Driver: reset_pulse_0/RESET_6
    24      INT_NET       Net   : test_harness_geiger_stack_0/un1_counter18_0
                          Driver: test_harness_geiger_stack_0/set_0_RNI4LFF9
    24      INT_NET       Net   : test_harness_geiger_stack_0/set_0_RNI4LFF9_0
                          Driver: test_harness_geiger_stack_0/set_0_RNI4LFF9_0
    22      INT_NET       Net   : geig_data_handling_0/geig_counts19
                          Driver: geig_data_handling_0/min_counter_RNIMHVQ2[2]
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================


Layout Output:
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.


Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Wed Feb 24 19:56:26 2016

Placer Finished: Wed Feb 24 19:56:33 2016
Total Placer CPU Time:     00:00:07

                        o - o - o - o - o - o


Timing-driven Router 
Design: geiger_integration              Started: Wed Feb 24 19:56:39 2016

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: geiger_integration              
Finished: Wed Feb 24 19:57:02 2016
Total CPU Time:     00:00:22            Total Elapsed Time: 00:00:23
Total Memory Usage: 370.3 Mbytes
                        o - o - o - o - o - o



