{
  "name":"test_top",
  "description":"Top level IP for testing",
  "version":"0.0.0",
  "company_name":"Geon Technologies",
  "company_url":"geon.tech",
  "company_logo":"docs/geontech_logo.png",
  "license_file":"../../COPYRIGHT",
  "library":"user",
  "top_source":"test_top",
  "top_sim":"test_top_tb",
  "params" : [
    { "name":"TEST_PARAM_BOOLEAN",         "value":true,        "description":"This is a test parameter excercising a boolean type" },
    { "name":"TEST_PARAM_INTEGER",         "value":4,           "description":"This is a test parameter excercising an integer type" },
    { "name":"TEST_PARAM_STRING",          "value":"my_string", "description":"This is a test parameter excercising a string type" },
    { "name":"TEST_PARAM_INTEGER_LIST",    "value":[0,1,2,3],   "description":"This is a test parameter excercising an integer list type" },
    { "name":"TEST_FIFO_DEPTH",            "value":16,          "description":"This is a parameter to set the depth of the test FIFO" },
    { "name":"TEST_RAM_DEPTH",             "value":16,          "description":"This is a parameter to set the depth of the test RAM" },
    { "name":"PORTS_WIDTH",                "value":16,          "description":"The data width of the input and output ports" },
    { "name":"PORTS_IS_COMPLEX",           "value":false,       "description":"A flag indicating if the data is complex" },
    { "name":"PORTS_IS_SIGNED",            "value":false,       "description":"A flag indicating if the data is signed" },
    { "name":"PORTS_PACKET_SIZE",          "value":8,           "description":"The packet size of the data inputs and outputs" },
    { "name":"PROPS_DATA_WIDTH",           "value":32,          "description":"The data width of the properties bus" },
    { "name":"PROPS_ADDR_WIDTH",           "value":16,          "description":"The address width of the properties bus" },
    { "name":"PROPS_IS_ADDR_BYTE_INDEXED", "value":true,        "description":"A flag indicating if the address of the properties bus is byte indexed" }
  ],
  "ports":{
    "ports":[
      {
        "name":"myinput",
        "direction":"in",
        "supports_backpressure":false,
        "data":{
          "bit_width":"PORTS_WIDTH",
          "is_complex":"PORTS_IS_COMPLEX",
          "is_signed":"PORTS_IS_SIGNED",
          "num_samples":1,
          "num_channels":1
        },
        "metadata":[
          { "name":"timestamp", "bit_width":64 },
          { "name":"sample_period", "bit_width":64 }
        ]
      },
      {
        "name":"myoutput",
        "direction":"out",
        "data":{
          "bit_width":"PORTS_WIDTH",
          "is_complex":"PORTS_IS_COMPLEX",
          "is_signed":"PORTS_IS_SIGNED"
        },
        "metadata":[
          { "name":"timestamp", "bit_width":64 },
          { "name":"sample_period", "bit_width":64 }
        ]
      },
      {
        "name":"test_in",
        "direction":"in",
        "supports_backpressure":true,
        "num_instances":2,
        "use_pipeline":false,
        "data":{
          "bit_width":8,
          "is_complex":true,
          "is_signed":true,
          "num_samples":4,
          "num_channels":5
        },
        "metadata":[
          { "name":"timestamp",        "bit_width":64 },
          { "name":"sample_step_size", "bit_width":64, "is_complex":false, "is_signed":true }
        ]
      },
      {
        "name":"test_out",
        "direction":"out",
        "supports_backpressure":true,
        "num_instances":2,
        "use_pipeline":false,
        "data":{
          "bit_width":8,
          "is_complex":true,
          "is_signed":true,
          "num_samples":4,
          "num_channels":5
        },
        "metadata":[
          { "name":"timestamp",        "bit_width":64 },
          { "name":"sample_step_size", "bit_width":64, "is_complex":false, "is_signed":true }
        ]
      },
      {
        "name":"sfix_cpx_in",
        "direction":"in",
        "supports_backpressure":true,
        "supports_byte_enable":true,
        "data":{
          "bit_width":32,
          "is_complex":true,
          "is_signed":true,
          "num_samples":1,
          "num_channels":1
        },
        "metadata":[
          { "name":"flag",   "bit_width":1 },
          { "name":"sfix8",  "is_signed":true, "bit_width":8 },
          { "name":"sfix16", "is_signed":true, "bit_width":16 },
          { "name":"sfix32", "is_signed":true, "bit_width":32 },
          { "name":"sfix64", "is_signed":true, "bit_width":64 }
        ]
      },
      {
        "name":"sfix_cpx_out",
        "direction":"out",
        "supports_backpressure":true,
        "supports_byte_enable":true,
        "data":{
          "bit_width":32,
          "is_complex":true,
          "is_signed":true,
          "num_samples":1,
          "num_channels":1
        },
        "metadata":[
          { "name":"flag",   "bit_width":1 },
          { "name":"sfix8",  "is_signed":true, "bit_width":8 },
          { "name":"sfix16", "is_signed":true, "bit_width":16 },
          { "name":"sfix32", "is_signed":true, "bit_width":32 },
          { "name":"sfix64", "is_signed":true, "bit_width":64 }
        ]
      }
    ],
    "hdl":[
      { "name":"test_hdl_clk", "direction":"in", "bit_width":1 },
      { "name":"test_hdl_std_logic_vector_in", "direction":"in", "bit_width":16 },
      { "name":"test_hdl_std_logic_vector_out", "direction":"out", "bit_width":16 },
      { "name":"test_hdl_std_logic_in", "direction":"in", "bit_width":1 },
      { "name":"test_hdl_std_logic_out", "direction":"out", "bit_width":1 }
    ]
  },
  "properties": {
    "addr_width":"PROPS_ADDR_WIDTH",
    "data_width":"PROPS_DATA_WIDTH",
    "is_addr_byte_indexed":"PROPS_IS_ADDR_BYTE_INDEXED",
    "properties": [
      {
        "name":"test_prop_read_only",
        "type":"read-only-constant",
        "default_values":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_read_only_data",
        "type":"read-only-data",
        "length":"TEST_PARAM_INTEGER",
        "default_values":[0,1,2,3]
      },
      {
        "name":"test_prop_read_only_external",
        "type":"read-only-external",
        "width":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_read_only_memmap",
        "description":"Test property for a read only memory-mapped property",
        "type":"read-only-memmap"
      },
      {
        "name":"test_prop_write_only_external",
        "type":"write-only-external",
        "width":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_write_only_memmap",
        "type":"write-only-memmap"
      },
      {
        "name":"test_prop_read_write",
        "type":"read-write-internal",
        "default_values":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_read_write_data",
        "type":"read-write-data",
        "default_values":8
      },
      {
        "name":"test_prop_read_write_external",
        "type":"read-write-external"
      },
      {
        "name":"test_prop_read_write_memmap",
        "type":"read-write-memmap",
        "length":"TEST_RAM_DEPTH"
      }
    ]
  },
  "filesets":{
    "source":[
      { "path":"hdl/mif_file.mif" },
      { "path":"hdl/text_file.txt" },
      { "path":"gen/core/test_top_pkg.vhd", "type":"vhdl"    },
      { "path":"gen/core/test_top_axis.vhd"                  },
      { "path":"gen/core/test_top_axilite.vhd"               },
      { "path":"hdl/axilite_to_swconfig.vhd"                 },
      { "path":"hdl/test_top.vhd",          "type":"VHDL"    }
    ],
    "sim":[
      { "path":"./ip/test_middle/ip/test_bottom/gen/core/test_bottom_axilite_verify.vhd" },
      { "path":"./ip/test_middle/gen/core/test_middle_axilite_verify.vhd" },
      { "path":"./gen/core/test_top_axilite_verify.vhd", "type":"Vhdl" },
      { "path":"./gen/core/test_top_axis_verify.vhd", "type":"VHDL" },
      { "path":"./hdl/test_top_tb.vhd" }
    ],
    "constraints":[
      { "path":"constraints/test_top.xdc", "type":"XDC" },
      { "path":"constraints/test_top.sdc", "type":"sdc" },
      { "path":"constraints/test_top.xdc"               }
    ],
    "scripts":{
      "presim":[
        { "path":"./scripts/print.m",   "type":"matlab" },
        { "path":"./scripts/print.m",   "type":"Octave" },
        { "path":"./scripts/print.py", "type":"PYTHON" },
        { "path":"./scripts/print.py", "type":"PYTHON3" },
        { "path":"./scripts/print.sh", "type":"cmdline" },
        { "path":"./scripts/print.tcl",   "type":"tcl"    }
      ],
      "postsim":[
        { "path":"scripts/print.m"   },
        { "path":"scripts/print.m"   },
        { "path":"scripts/verify_sim.py" },
        { "path":"./scripts/print.py" },
        { "path":"./scripts/print.sh" },
        { "path":"scripts/simulation_done.tcl" }
      ],
      "vendor_ip":[
        { "path":"scripts/external_property_fifo.tcl",   "type":"tcl"    },
        { "path":"scripts/memmap_property_ram.tcl"                       }
      ],
      "prebuild":[
        { "path":"scripts/print.m",   "type":"matlab" },
        { "path":"scripts/print.m",   "type":"Octave" },
        { "path":"scripts/print.py", "type":"PYTHON" },
        { "path":"./scripts/print.py", "type":"PYTHON3" },
        { "path":"./scripts/print.sh", "type":"cmdline" },
        { "path":"scripts/print.tcl",   "type":"tcl"    }
      ],
      "postbuild":[
        { "path":"scripts/print.m",   "type":"matlab" },
        { "path":"scripts/print.m",   "type":"Octave" },
        { "path":"scripts/print.py", "type":"PYTHON" },
        { "path":"./scripts/print.py", "type":"PYTHON3" },
        { "path":"./scripts/print.sh", "type":"cmdline" },
        { "path":"scripts/print.tcl",   "type":"tcl"    }
      ]
    }
  },
  "ip":[
    {
      "fins_path":"ip/test_middle/fins.json",
      "params":[
        { "name":"TEST_PARAM_BOOLEAN",         "parent":"TEST_PARAM_BOOLEAN"         },
        { "name":"TEST_PARAM_INTEGER",         "parent":"TEST_PARAM_INTEGER"         },
        { "name":"TEST_PARAM_STRING",          "parent":"TEST_PARAM_STRING"          },
        { "name":"TEST_PARAM_INTEGER_LIST",    "parent":"TEST_PARAM_INTEGER_LIST"    },
        { "name":"TEST_FIFO_DEPTH",            "parent":"TEST_FIFO_DEPTH"            },
        { "name":"TEST_RAM_DEPTH",             "parent":"TEST_RAM_DEPTH"             },
        { "name":"PORTS_WIDTH",                "parent":"PORTS_WIDTH"                },
        { "name":"PORTS_IS_COMPLEX",           "parent":"PORTS_IS_COMPLEX"           },
        { "name":"PORTS_IS_SIGNED",            "parent":"PORTS_IS_SIGNED"            },
        { "name":"PORTS_PACKET_SIZE",          "parent":"PORTS_PACKET_SIZE"          },
        { "name":"PROPS_DATA_WIDTH",           "parent":"PROPS_DATA_WIDTH"           },
        { "name":"PROPS_ADDR_WIDTH",           "parent":"PROPS_ADDR_WIDTH"           },
        { "name":"PROPS_IS_ADDR_BYTE_INDEXED", "parent":"PROPS_IS_ADDR_BYTE_INDEXED" }
      ],
      "instances":[
        {
          "module_name":"test_middle_0",
          "generics":[
            { "name":"G_TEST_GENERIC_POSITIVE", "value":100 }
          ]
        }
      ]
    }
  ]
}
