$date
	Sun Sep 18 18:16:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Universal_Shift_Reg_TB $end
$var wire 1 ! msb_out $end
$var wire 1 " lsb_out $end
$var wire 4 # data_out [3:0] $end
$var reg 1 $ clk $end
$var reg 4 % data_in [3:0] $end
$var reg 1 & lsb_in $end
$var reg 1 ' msb_in $end
$var reg 1 ( rst $end
$var reg 1 ) s0 $end
$var reg 1 * s1 $end
$scope module usr $end
$var wire 1 $ clk $end
$var wire 4 + data_in [3:0] $end
$var wire 1 & lsb_in $end
$var wire 1 ' msb_in $end
$var wire 1 ( rst $end
$var wire 1 ) s0 $end
$var wire 1 * s1 $end
$var wire 1 ! msb_out $end
$var wire 1 " lsb_out $end
$var reg 4 , data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
b1111 +
0*
0)
1(
1'
1&
b1111 %
0$
bx #
x"
x!
$end
#11
0!
0"
b0 #
b0 ,
1$
#22
0$
0(
#33
1$
#44
0$
1)
#55
1!
b1000 #
b1000 ,
1$
#66
0$
#77
b1100 #
b1100 ,
1$
#88
0$
#99
b1110 #
b1110 ,
1$
#110
0$
#121
1"
b1111 #
b1111 ,
1$
#132
0$
0)
#143
0!
0"
b0 #
b0 ,
1$
1(
#154
0$
1*
#165
1"
b1 #
b1 ,
1$
0(
#176
0$
#187
b11 #
b11 ,
1$
#198
0$
#209
b111 #
b111 ,
1$
#220
0$
#231
1!
b1111 #
b1111 ,
1$
#242
0$
0*
#253
1$
1)
#264
0$
1*
1(
#275
0!
0"
b0 #
b0 ,
1$
#286
0$
0(
#297
1!
1"
b1111 #
b1111 ,
1$
#308
0$
#319
1$
#330
0$
#341
1$
#352
0$
#363
1$
#374
0$
#385
1$
#396
0$
#407
1$
#418
0$
#429
1$
#440
0$
#451
1$
#462
0$
0*
0)
#473
1$
#484
0$
#495
1$
#506
0$
#517
1$
#528
0$
#539
1$
#550
0$
#561
1$
#572
0$
#583
1$
#594
0$
#605
1$
#616
0$
1(
#627
0!
0"
b0 #
b0 ,
1$
#638
0$
0(
#649
1$
#660
0$
#671
1$
#682
0$
#693
1$
#704
0$
#715
1$
#726
0$
#737
1$
#748
0$
#759
1$
#770
0$
#781
1$
#792
0$
#803
1$
#814
0$
#825
1$
#836
0$
#847
1$
#858
0$
