#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Aug 30 16:50:16 2015
# Process ID: 15192
# Log file: D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/planAhead_run_2/planAhead.log
# Journal file: D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/pa.fromHdl.tcl
# create_project -name P03_Decoder_Binary_7seg -dir "D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/planAhead_run_3" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 391.961 ; gain = 20.102
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Decoder_Binary_7Seg.ucf" [current_fileset -constrset]
Adding file 'D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/Decoder_Binary_7Seg.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Decoder_Binary_7Seg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Decoder_Binary_7Seg $srcset
# add_files [list {Decoder_Binary_7Seg.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/Decoder_Binary_7Seg.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/Decoder_Binary_7Seg.ucf]
Finished Parsing UCF File [D:/ProySisDigAva/Levi/P03_Decoder_Binary_7seg/Decoder_Binary_7Seg.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 35514141
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 520.879 ; gain = 119.824
update_compile_order -fileset sim_1
