# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/02c8/hdl/verilog" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/0ab1/hdl" --include "../../../../DMA_simulation.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "D:/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/df43/hdl/myip_v1_0_M00_AXI.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/df43/hdl/myip_v1_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_myip_0_0/sim/myip_v1_0_bfm_1_myip_0_0.v" \

sv xil_defaultlib  --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/02c8/hdl/verilog" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/0ab1/hdl" --include "../../../../DMA_simulation.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "D:/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_slave_0_0/sim/myip_v1_0_bfm_1_slave_0_0_pkg.sv" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_slave_0_0/sim/myip_v1_0_bfm_1_slave_0_0.sv" \

verilog xil_defaultlib  --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/02c8/hdl/verilog" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/0ab1/hdl" --include "../../../../DMA_simulation.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "D:/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/sim/myip_v1_0_bfm_1.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/hdl/User_DMA_v1_0_S_AXI_LITE.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/hdl/User_DMA_v1_0_S_AXIS_S2MM.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/hdl/User_DMA_v1_0_M_AXIS_MM2S.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/src/fifo.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/c239/hdl/User_DMA_v1_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_User_DMA_0_1/sim/myip_v1_0_bfm_1_User_DMA_0_1.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_axis_data_fifo_0_0/sim/myip_v1_0_bfm_1_axis_data_fifo_0_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_xbar_0/sim/myip_v1_0_bfm_1_xbar_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0_M00_AXI.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ipshared/8e38/hdl/AXI_LITE_master_IP_v1_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0/sim/myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0/sim/myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0.v" \
"../../../../DMA_simulation.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_xbar_1/sim/myip_v1_0_bfm_1_xbar_1.v" \
"../../../../DMA_simulation.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/02c8/hdl/verilog" --include "../../../../DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ipshared/0ab1/hdl" --include "../../../../DMA_simulation.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "D:/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../DMA_simulation.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
