// Seed: 3731112355
module module_0 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input wor id_10
    , id_26,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    input wor id_15,
    output uwire id_16,
    input wire id_17,
    output wor id_18,
    output tri0 id_19,
    input wire id_20,
    input wire id_21,
    input wire id_22
    , id_27,
    output wire id_23,
    input tri0 id_24
);
  wire id_28;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wire id_2,
    output wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    inout tri id_7,
    input tri id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    output supply0 id_12
);
  wire id_14, id_15;
  module_0(
      id_8,
      id_3,
      id_12,
      id_4,
      id_9,
      id_4,
      id_7,
      id_5,
      id_4,
      id_9,
      id_9,
      id_7,
      id_7,
      id_8,
      id_8,
      id_11,
      id_0,
      id_7,
      id_3,
      id_7,
      id_9,
      id_2,
      id_7,
      id_12,
      id_8
  );
  wire id_16;
  assign id_10 = id_9;
  wire id_17;
endmodule
