-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Tue Nov 27 16:45:27 2018
-- Host        : L3712-17 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_filter_0_0_sim_netlist.vhdl
-- Design      : design_1_sobel_filter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_RREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CEA2 : out STD_LOGIC;
    gmem0_ARVALID : out STD_LOGIC;
    grp_getVal_fu_484_ap_start_reg_reg : out STD_LOGIC;
    \data_p2_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gmem0_ARREADY : in STD_LOGIC;
    tmp_cast_fu_126_p1 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \inter_pix_read_reg_1106_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_getVal_fu_484_ap_start_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal is
  signal \Y_addr_reg_150[11]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_7_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[27]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[27]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[27]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[27]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[31]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[31]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[31]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[31]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_3_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_4_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_5_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_6_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal grp_getVal_fu_484_ap_done : STD_LOGIC;
  signal grp_getVal_fu_484_m_axi_Y_ARVALID : STD_LOGIC;
  signal sum_fu_134_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Y_addr_reg_150_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
begin
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \state_reg[0]\(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => gmem0_RREADY
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => grp_getVal_fu_484_m_axi_Y_ARVALID,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      O => gmem0_ARVALID
    );
\Y_addr_reg_150[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(11),
      I1 => \inter_pix_read_reg_1106_reg[31]\(11),
      O => \Y_addr_reg_150[11]_i_3_n_8\
    );
\Y_addr_reg_150[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(10),
      I1 => \inter_pix_read_reg_1106_reg[31]\(10),
      O => \Y_addr_reg_150[11]_i_4_n_8\
    );
\Y_addr_reg_150[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(9),
      I1 => \inter_pix_read_reg_1106_reg[31]\(9),
      O => \Y_addr_reg_150[11]_i_5_n_8\
    );
\Y_addr_reg_150[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(8),
      I1 => \inter_pix_read_reg_1106_reg[31]\(8),
      O => \Y_addr_reg_150[11]_i_6_n_8\
    );
\Y_addr_reg_150[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(15),
      I1 => \inter_pix_read_reg_1106_reg[31]\(15),
      O => \Y_addr_reg_150[15]_i_3_n_8\
    );
\Y_addr_reg_150[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(14),
      I1 => \inter_pix_read_reg_1106_reg[31]\(14),
      O => \Y_addr_reg_150[15]_i_4_n_8\
    );
\Y_addr_reg_150[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(13),
      I1 => \inter_pix_read_reg_1106_reg[31]\(13),
      O => \Y_addr_reg_150[15]_i_5_n_8\
    );
\Y_addr_reg_150[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(12),
      I1 => \inter_pix_read_reg_1106_reg[31]\(12),
      O => \Y_addr_reg_150[15]_i_6_n_8\
    );
\Y_addr_reg_150[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(19),
      I1 => \inter_pix_read_reg_1106_reg[31]\(19),
      O => \Y_addr_reg_150[19]_i_3_n_8\
    );
\Y_addr_reg_150[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(18),
      I1 => \inter_pix_read_reg_1106_reg[31]\(18),
      O => \Y_addr_reg_150[19]_i_4_n_8\
    );
\Y_addr_reg_150[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(17),
      I1 => \inter_pix_read_reg_1106_reg[31]\(17),
      O => \Y_addr_reg_150[19]_i_5_n_8\
    );
\Y_addr_reg_150[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(16),
      I1 => \inter_pix_read_reg_1106_reg[31]\(16),
      O => \Y_addr_reg_150[19]_i_6_n_8\
    );
\Y_addr_reg_150[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(22),
      O => \Y_addr_reg_150[23]_i_2_n_8\
    );
\Y_addr_reg_150[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(22),
      I1 => \inter_pix_read_reg_1106_reg[31]\(23),
      O => \Y_addr_reg_150[23]_i_4_n_8\
    );
\Y_addr_reg_150[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(22),
      I1 => tmp_cast_fu_126_p1(22),
      O => \Y_addr_reg_150[23]_i_5_n_8\
    );
\Y_addr_reg_150[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(21),
      I1 => \inter_pix_read_reg_1106_reg[31]\(21),
      O => \Y_addr_reg_150[23]_i_6_n_8\
    );
\Y_addr_reg_150[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(20),
      I1 => \inter_pix_read_reg_1106_reg[31]\(20),
      O => \Y_addr_reg_150[23]_i_7_n_8\
    );
\Y_addr_reg_150[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(26),
      I1 => \inter_pix_read_reg_1106_reg[31]\(27),
      O => \Y_addr_reg_150[27]_i_2_n_8\
    );
\Y_addr_reg_150[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(25),
      I1 => \inter_pix_read_reg_1106_reg[31]\(26),
      O => \Y_addr_reg_150[27]_i_3_n_8\
    );
\Y_addr_reg_150[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(24),
      I1 => \inter_pix_read_reg_1106_reg[31]\(25),
      O => \Y_addr_reg_150[27]_i_4_n_8\
    );
\Y_addr_reg_150[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(23),
      I1 => \inter_pix_read_reg_1106_reg[31]\(24),
      O => \Y_addr_reg_150[27]_i_5_n_8\
    );
\Y_addr_reg_150[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[0]\,
      I1 => grp_getVal_fu_484_ap_start_reg,
      O => ap_NS_fsm13_out
    );
\Y_addr_reg_150[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(30),
      I1 => \inter_pix_read_reg_1106_reg[31]\(31),
      O => \Y_addr_reg_150[31]_i_3_n_8\
    );
\Y_addr_reg_150[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(29),
      I1 => \inter_pix_read_reg_1106_reg[31]\(30),
      O => \Y_addr_reg_150[31]_i_4_n_8\
    );
\Y_addr_reg_150[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(28),
      I1 => \inter_pix_read_reg_1106_reg[31]\(29),
      O => \Y_addr_reg_150[31]_i_5_n_8\
    );
\Y_addr_reg_150[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inter_pix_read_reg_1106_reg[31]\(27),
      I1 => \inter_pix_read_reg_1106_reg[31]\(28),
      O => \Y_addr_reg_150[31]_i_6_n_8\
    );
\Y_addr_reg_150[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(3),
      I1 => \inter_pix_read_reg_1106_reg[31]\(3),
      O => \Y_addr_reg_150[3]_i_3_n_8\
    );
\Y_addr_reg_150[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(2),
      I1 => \inter_pix_read_reg_1106_reg[31]\(2),
      O => \Y_addr_reg_150[3]_i_4_n_8\
    );
\Y_addr_reg_150[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(1),
      I1 => \inter_pix_read_reg_1106_reg[31]\(1),
      O => \Y_addr_reg_150[3]_i_5_n_8\
    );
\Y_addr_reg_150[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(0),
      I1 => \inter_pix_read_reg_1106_reg[31]\(0),
      O => \Y_addr_reg_150[3]_i_6_n_8\
    );
\Y_addr_reg_150[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(7),
      I1 => \inter_pix_read_reg_1106_reg[31]\(7),
      O => \Y_addr_reg_150[7]_i_3_n_8\
    );
\Y_addr_reg_150[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(6),
      I1 => \inter_pix_read_reg_1106_reg[31]\(6),
      O => \Y_addr_reg_150[7]_i_4_n_8\
    );
\Y_addr_reg_150[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(5),
      I1 => \inter_pix_read_reg_1106_reg[31]\(5),
      O => \Y_addr_reg_150[7]_i_5_n_8\
    );
\Y_addr_reg_150[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_fu_126_p1(4),
      I1 => \inter_pix_read_reg_1106_reg[31]\(4),
      O => \Y_addr_reg_150[7]_i_6_n_8\
    );
\Y_addr_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(0),
      Q => \data_p2_reg[31]\(0),
      R => '0'
    );
\Y_addr_reg_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(10),
      Q => \data_p2_reg[31]\(10),
      R => '0'
    );
\Y_addr_reg_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(11),
      Q => \data_p2_reg[31]\(11),
      R => '0'
    );
\Y_addr_reg_150_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[7]_i_1_n_8\,
      CO(3) => \Y_addr_reg_150_reg[11]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[11]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[11]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_cast_fu_126_p1(11 downto 8),
      O(3 downto 0) => sum_fu_134_p2(11 downto 8),
      S(3) => \Y_addr_reg_150[11]_i_3_n_8\,
      S(2) => \Y_addr_reg_150[11]_i_4_n_8\,
      S(1) => \Y_addr_reg_150[11]_i_5_n_8\,
      S(0) => \Y_addr_reg_150[11]_i_6_n_8\
    );
\Y_addr_reg_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(12),
      Q => \data_p2_reg[31]\(12),
      R => '0'
    );
\Y_addr_reg_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(13),
      Q => \data_p2_reg[31]\(13),
      R => '0'
    );
\Y_addr_reg_150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(14),
      Q => \data_p2_reg[31]\(14),
      R => '0'
    );
\Y_addr_reg_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(15),
      Q => \data_p2_reg[31]\(15),
      R => '0'
    );
\Y_addr_reg_150_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[11]_i_1_n_8\,
      CO(3) => \Y_addr_reg_150_reg[15]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[15]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[15]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_cast_fu_126_p1(15 downto 12),
      O(3 downto 0) => sum_fu_134_p2(15 downto 12),
      S(3) => \Y_addr_reg_150[15]_i_3_n_8\,
      S(2) => \Y_addr_reg_150[15]_i_4_n_8\,
      S(1) => \Y_addr_reg_150[15]_i_5_n_8\,
      S(0) => \Y_addr_reg_150[15]_i_6_n_8\
    );
\Y_addr_reg_150_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(16),
      Q => \data_p2_reg[31]\(16),
      R => '0'
    );
\Y_addr_reg_150_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(17),
      Q => \data_p2_reg[31]\(17),
      R => '0'
    );
\Y_addr_reg_150_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(18),
      Q => \data_p2_reg[31]\(18),
      R => '0'
    );
\Y_addr_reg_150_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(19),
      Q => \data_p2_reg[31]\(19),
      R => '0'
    );
\Y_addr_reg_150_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[15]_i_1_n_8\,
      CO(3) => \Y_addr_reg_150_reg[19]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[19]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[19]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_cast_fu_126_p1(19 downto 16),
      O(3 downto 0) => sum_fu_134_p2(19 downto 16),
      S(3) => \Y_addr_reg_150[19]_i_3_n_8\,
      S(2) => \Y_addr_reg_150[19]_i_4_n_8\,
      S(1) => \Y_addr_reg_150[19]_i_5_n_8\,
      S(0) => \Y_addr_reg_150[19]_i_6_n_8\
    );
\Y_addr_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(1),
      Q => \data_p2_reg[31]\(1),
      R => '0'
    );
\Y_addr_reg_150_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(20),
      Q => \data_p2_reg[31]\(20),
      R => '0'
    );
\Y_addr_reg_150_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(21),
      Q => \data_p2_reg[31]\(21),
      R => '0'
    );
\Y_addr_reg_150_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(22),
      Q => \data_p2_reg[31]\(22),
      R => '0'
    );
\Y_addr_reg_150_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(23),
      Q => \data_p2_reg[31]\(23),
      R => '0'
    );
\Y_addr_reg_150_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[19]_i_1_n_8\,
      CO(3) => \Y_addr_reg_150_reg[23]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[23]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[23]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \inter_pix_read_reg_1106_reg[31]\(22),
      DI(2) => \Y_addr_reg_150[23]_i_2_n_8\,
      DI(1 downto 0) => tmp_cast_fu_126_p1(21 downto 20),
      O(3 downto 0) => sum_fu_134_p2(23 downto 20),
      S(3) => \Y_addr_reg_150[23]_i_4_n_8\,
      S(2) => \Y_addr_reg_150[23]_i_5_n_8\,
      S(1) => \Y_addr_reg_150[23]_i_6_n_8\,
      S(0) => \Y_addr_reg_150[23]_i_7_n_8\
    );
\Y_addr_reg_150_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(24),
      Q => \data_p2_reg[31]\(24),
      R => '0'
    );
\Y_addr_reg_150_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(25),
      Q => \data_p2_reg[31]\(25),
      R => '0'
    );
\Y_addr_reg_150_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(26),
      Q => \data_p2_reg[31]\(26),
      R => '0'
    );
\Y_addr_reg_150_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(27),
      Q => \data_p2_reg[31]\(27),
      R => '0'
    );
\Y_addr_reg_150_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[23]_i_1_n_8\,
      CO(3) => \Y_addr_reg_150_reg[27]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[27]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[27]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \inter_pix_read_reg_1106_reg[31]\(26 downto 23),
      O(3 downto 0) => sum_fu_134_p2(27 downto 24),
      S(3) => \Y_addr_reg_150[27]_i_2_n_8\,
      S(2) => \Y_addr_reg_150[27]_i_3_n_8\,
      S(1) => \Y_addr_reg_150[27]_i_4_n_8\,
      S(0) => \Y_addr_reg_150[27]_i_5_n_8\
    );
\Y_addr_reg_150_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(28),
      Q => \data_p2_reg[31]\(28),
      R => '0'
    );
\Y_addr_reg_150_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(29),
      Q => \data_p2_reg[31]\(29),
      R => '0'
    );
\Y_addr_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(2),
      Q => \data_p2_reg[31]\(2),
      R => '0'
    );
\Y_addr_reg_150_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(30),
      Q => \data_p2_reg[31]\(30),
      R => '0'
    );
\Y_addr_reg_150_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(31),
      Q => \data_p2_reg[31]\(31),
      R => '0'
    );
\Y_addr_reg_150_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[27]_i_1_n_8\,
      CO(3) => \NLW_Y_addr_reg_150_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_addr_reg_150_reg[31]_i_2_n_9\,
      CO(1) => \Y_addr_reg_150_reg[31]_i_2_n_10\,
      CO(0) => \Y_addr_reg_150_reg[31]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \inter_pix_read_reg_1106_reg[31]\(29 downto 27),
      O(3 downto 0) => sum_fu_134_p2(31 downto 28),
      S(3) => \Y_addr_reg_150[31]_i_3_n_8\,
      S(2) => \Y_addr_reg_150[31]_i_4_n_8\,
      S(1) => \Y_addr_reg_150[31]_i_5_n_8\,
      S(0) => \Y_addr_reg_150[31]_i_6_n_8\
    );
\Y_addr_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(3),
      Q => \data_p2_reg[31]\(3),
      R => '0'
    );
\Y_addr_reg_150_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_addr_reg_150_reg[3]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[3]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[3]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_cast_fu_126_p1(3 downto 0),
      O(3 downto 0) => sum_fu_134_p2(3 downto 0),
      S(3) => \Y_addr_reg_150[3]_i_3_n_8\,
      S(2) => \Y_addr_reg_150[3]_i_4_n_8\,
      S(1) => \Y_addr_reg_150[3]_i_5_n_8\,
      S(0) => \Y_addr_reg_150[3]_i_6_n_8\
    );
\Y_addr_reg_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(4),
      Q => \data_p2_reg[31]\(4),
      R => '0'
    );
\Y_addr_reg_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(5),
      Q => \data_p2_reg[31]\(5),
      R => '0'
    );
\Y_addr_reg_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(6),
      Q => \data_p2_reg[31]\(6),
      R => '0'
    );
\Y_addr_reg_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(7),
      Q => \data_p2_reg[31]\(7),
      R => '0'
    );
\Y_addr_reg_150_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[3]_i_1_n_8\,
      CO(3) => \Y_addr_reg_150_reg[7]_i_1_n_8\,
      CO(2) => \Y_addr_reg_150_reg[7]_i_1_n_9\,
      CO(1) => \Y_addr_reg_150_reg[7]_i_1_n_10\,
      CO(0) => \Y_addr_reg_150_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_cast_fu_126_p1(7 downto 4),
      O(3 downto 0) => sum_fu_134_p2(7 downto 4),
      S(3) => \Y_addr_reg_150[7]_i_3_n_8\,
      S(2) => \Y_addr_reg_150[7]_i_4_n_8\,
      S(1) => \Y_addr_reg_150[7]_i_5_n_8\,
      S(0) => \Y_addr_reg_150[7]_i_6_n_8\
    );
\Y_addr_reg_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(8),
      Q => \data_p2_reg[31]\(8),
      R => '0'
    );
\Y_addr_reg_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => sum_fu_134_p2(9),
      Q => \data_p2_reg[31]\(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \state_reg[0]\(0),
      I2 => grp_getVal_fu_484_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_8_[0]\,
      O => grp_getVal_fu_484_ap_done
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA0CAA0CAA0C"
    )
        port map (
      I0 => grp_getVal_fu_484_ap_start_reg,
      I1 => \ap_CS_fsm[1]_i_2_n_8\,
      I2 => \ap_CS_fsm_reg_n_8_[2]\,
      I3 => \ap_CS_fsm_reg_n_8_[0]\,
      I4 => grp_getVal_fu_484_m_axi_Y_ARVALID,
      I5 => gmem0_ARREADY,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[5]\,
      I1 => \ap_CS_fsm_reg_n_8_[6]\,
      I2 => \ap_CS_fsm_reg_n_8_[3]\,
      I3 => \ap_CS_fsm_reg_n_8_[4]\,
      I4 => ap_CS_fsm_state9,
      I5 => \ap_CS_fsm_reg_n_8_[7]\,
      O => \ap_CS_fsm[1]_i_2_n_8\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_getVal_fu_484_m_axi_Y_ARVALID,
      I1 => gmem0_ARREADY,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_CS_fsm_state9,
      I2 => \state_reg[0]\(0),
      I3 => grp_getVal_fu_484_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_8_[0]\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_8_[0]\,
      I2 => grp_getVal_fu_484_ap_start_reg,
      I3 => \state_reg[0]\(0),
      I4 => ap_CS_fsm_state9,
      O => D(1)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ap_CS_fsm_state9,
      I2 => \state_reg[0]\(0),
      I3 => grp_getVal_fu_484_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_8_[0]\,
      I5 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_8_[0]\,
      I2 => grp_getVal_fu_484_ap_start_reg,
      I3 => \state_reg[0]\(0),
      I4 => ap_CS_fsm_state9,
      O => D(3)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => ap_CS_fsm_state9,
      I2 => \ap_CS_fsm_reg_n_8_[7]\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_getVal_fu_484_ap_done,
      Q => \ap_CS_fsm_reg_n_8_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_getVal_fu_484_m_axi_Y_ARVALID,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_8_[2]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[2]\,
      Q => \ap_CS_fsm_reg_n_8_[3]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[3]\,
      Q => \ap_CS_fsm_reg_n_8_[4]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[4]\,
      Q => \ap_CS_fsm_reg_n_8_[5]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[5]\,
      Q => \ap_CS_fsm_reg_n_8_[6]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[6]\,
      Q => \ap_CS_fsm_reg_n_8_[7]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => grp_getVal_fu_484_m_axi_Y_ARVALID,
      I5 => gmem0_ARREADY,
      O => E(0)
    );
grp_getVal_fu_484_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFF0"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \state_reg[0]\(0),
      I2 => Q(2),
      I3 => Q(0),
      I4 => grp_getVal_fu_484_ap_start_reg,
      O => grp_getVal_fu_484_ap_start_reg_reg
    );
p_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222F222F2220000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[0]\,
      I1 => grp_getVal_fu_484_ap_start_reg,
      I2 => \state_reg[0]\(0),
      I3 => ap_CS_fsm_state9,
      I4 => Q(3),
      I5 => Q(1),
      O => CEA2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_pix : out STD_LOGIC_VECTOR ( 29 downto 0 );
    inter_pix : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : in STD_LOGIC;
    gmem1_BVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    ap_done : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_8\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_8\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_8_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_8_[0]\ : signal is "yes";
  signal \FSM_onehot_wstate[1]_i_1_n_8\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_8\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_8\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_8_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_8_[0]\ : signal is "yes";
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_8 : STD_LOGIC;
  signal int_ap_done_i_2_n_8 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_8 : STD_LOGIC;
  signal int_auto_restart_i_1_n_8 : STD_LOGIC;
  signal int_gie_i_1_n_8 : STD_LOGIC;
  signal int_gie_i_2_n_8 : STD_LOGIC;
  signal int_gie_reg_n_8 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_8\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_8\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_8\ : STD_LOGIC;
  signal \int_ier_reg_n_8_[0]\ : STD_LOGIC;
  signal int_inter_pix0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_inter_pix[31]_i_1_n_8\ : STD_LOGIC;
  signal \int_inter_pix[31]_i_3_n_8\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_8\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_8\ : STD_LOGIC;
  signal \int_isr_reg_n_8_[0]\ : STD_LOGIC;
  signal int_out_pix0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_out_pix[31]_i_1_n_8\ : STD_LOGIC;
  signal \int_out_pix_reg_n_8_[0]\ : STD_LOGIC;
  signal \int_out_pix_reg_n_8_[1]\ : STD_LOGIC;
  signal \^inter_pix\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \^out_pix\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \rdata[0]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_8\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_8\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_8\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_8\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_8\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^s_axi_axilites_bvalid\ : signal is "yes";
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_8_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_8_[4]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_inter_pix[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_inter_pix[10]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_inter_pix[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_inter_pix[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_inter_pix[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_inter_pix[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_inter_pix[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_inter_pix[16]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_inter_pix[17]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_inter_pix[18]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_inter_pix[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_inter_pix[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_inter_pix[20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_inter_pix[21]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_inter_pix[22]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_inter_pix[23]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_inter_pix[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_inter_pix[25]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_inter_pix[26]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_inter_pix[27]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_inter_pix[28]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_inter_pix[29]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_inter_pix[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_inter_pix[30]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_inter_pix[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_inter_pix[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_inter_pix[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_inter_pix[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_inter_pix[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_inter_pix[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_inter_pix[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_inter_pix[9]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_out_pix[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_out_pix[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_out_pix[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_out_pix[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_out_pix[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_out_pix[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_out_pix[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_out_pix[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_out_pix[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_out_pix[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_out_pix[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_out_pix[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_out_pix[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_out_pix[21]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_out_pix[22]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_out_pix[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_out_pix[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_out_pix[25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_out_pix[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_out_pix[27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_out_pix[28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_out_pix[29]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_out_pix[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_out_pix[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_out_pix[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_out_pix[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_out_pix[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_out_pix[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_out_pix[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_out_pix[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_out_pix[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_out_pix[9]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_pix3_reg_1111[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair3";
begin
  inter_pix(31 downto 0) <= \^inter_pix\(31 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  out_pix(29 downto 0) <= \^out_pix\(29 downto 0);
  s_axi_AXILiteS_BVALID(2 downto 0) <= \^s_axi_axilites_bvalid\(2 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_8\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^out\(1),
      O => \FSM_onehot_rstate[2]_i_1_n_8\
    );
\FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_rstate_reg_n_8_[0]\,
      S => SR(0)
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_8\,
      Q => \^out\(0),
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_8\,
      Q => \^out\(1),
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^s_axi_axilites_bvalid\(2),
      I4 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[1]_i_1_n_8\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[2]_i_1_n_8\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(1),
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\(2),
      O => \FSM_onehot_wstate[3]_i_1_n_8\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_8_[0]\,
      S => SR(0)
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_8\,
      Q => \^s_axi_axilites_bvalid\(0),
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_8\,
      Q => \^s_axi_axilites_bvalid\(1),
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_8\,
      Q => \^s_axi_axilites_bvalid\(2),
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(1),
      I3 => gmem1_BVALID,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => \ap_CS_fsm_reg[8]\,
      I4 => \ap_CS_fsm_reg[39]\,
      I5 => \ap_CS_fsm_reg[36]\,
      O => D(1)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => int_ap_done_i_2_n_8,
      I2 => ar_hs,
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_8
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_8
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_8,
      Q => int_ap_done,
      R => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => SR(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => int_ap_ready,
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => data0(7),
      I1 => Q(1),
      I2 => gmem1_BVALID,
      I3 => int_ap_start3_out,
      I4 => ap_start,
      O => int_ap_start_i_1_n_8
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_8_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_8\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_8,
      Q => ap_start,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \int_ier[1]_i_2_n_8\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_8_[3]\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_8
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_8,
      Q => data0(7),
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_gie_i_2_n_8,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_8_[3]\,
      I4 => int_gie_reg_n_8,
      O => int_gie_i_1_n_8
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_8_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_8_[1]\,
      I4 => \waddr_reg_n_8_[0]\,
      I5 => \waddr_reg_n_8_[4]\,
      O => int_gie_i_2_n_8
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_8,
      Q => int_gie_reg_n_8,
      R => SR(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_8\,
      I2 => \waddr_reg_n_8_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => \int_ier_reg_n_8_[0]\,
      O => \int_ier[0]_i_1_n_8\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_8\,
      I2 => \waddr_reg_n_8_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_8\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_8_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_8_[1]\,
      I4 => \waddr_reg_n_8_[0]\,
      I5 => \waddr_reg_n_8_[4]\,
      O => \int_ier[1]_i_2_n_8\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_8\,
      Q => \int_ier_reg_n_8_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_8\,
      Q => p_0_in,
      R => SR(0)
    );
\int_inter_pix[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(0),
      O => int_inter_pix0(0)
    );
\int_inter_pix[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(10),
      O => int_inter_pix0(10)
    );
\int_inter_pix[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(11),
      O => int_inter_pix0(11)
    );
\int_inter_pix[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(12),
      O => int_inter_pix0(12)
    );
\int_inter_pix[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(13),
      O => int_inter_pix0(13)
    );
\int_inter_pix[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(14),
      O => int_inter_pix0(14)
    );
\int_inter_pix[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(15),
      O => int_inter_pix0(15)
    );
\int_inter_pix[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(16),
      O => int_inter_pix0(16)
    );
\int_inter_pix[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(17),
      O => int_inter_pix0(17)
    );
\int_inter_pix[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(18),
      O => int_inter_pix0(18)
    );
\int_inter_pix[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(19),
      O => int_inter_pix0(19)
    );
\int_inter_pix[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(1),
      O => int_inter_pix0(1)
    );
\int_inter_pix[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(20),
      O => int_inter_pix0(20)
    );
\int_inter_pix[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(21),
      O => int_inter_pix0(21)
    );
\int_inter_pix[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(22),
      O => int_inter_pix0(22)
    );
\int_inter_pix[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(23),
      O => int_inter_pix0(23)
    );
\int_inter_pix[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(24),
      O => int_inter_pix0(24)
    );
\int_inter_pix[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(25),
      O => int_inter_pix0(25)
    );
\int_inter_pix[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(26),
      O => int_inter_pix0(26)
    );
\int_inter_pix[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(27),
      O => int_inter_pix0(27)
    );
\int_inter_pix[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(28),
      O => int_inter_pix0(28)
    );
\int_inter_pix[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(29),
      O => int_inter_pix0(29)
    );
\int_inter_pix[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(2),
      O => int_inter_pix0(2)
    );
\int_inter_pix[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(30),
      O => int_inter_pix0(30)
    );
\int_inter_pix[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_8_[3]\,
      I1 => \int_inter_pix[31]_i_3_n_8\,
      O => \int_inter_pix[31]_i_1_n_8\
    );
\int_inter_pix[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(31),
      O => int_inter_pix0(31)
    );
\int_inter_pix[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_8_[0]\,
      I1 => \waddr_reg_n_8_[1]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      I4 => \waddr_reg_n_8_[4]\,
      I5 => \waddr_reg_n_8_[2]\,
      O => \int_inter_pix[31]_i_3_n_8\
    );
\int_inter_pix[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(3),
      O => int_inter_pix0(3)
    );
\int_inter_pix[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(4),
      O => int_inter_pix0(4)
    );
\int_inter_pix[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(5),
      O => int_inter_pix0(5)
    );
\int_inter_pix[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(6),
      O => int_inter_pix0(6)
    );
\int_inter_pix[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(7),
      O => int_inter_pix0(7)
    );
\int_inter_pix[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(8),
      O => int_inter_pix0(8)
    );
\int_inter_pix[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(9),
      O => int_inter_pix0(9)
    );
\int_inter_pix_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(0),
      Q => \^inter_pix\(0),
      R => SR(0)
    );
\int_inter_pix_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(10),
      Q => \^inter_pix\(10),
      R => SR(0)
    );
\int_inter_pix_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(11),
      Q => \^inter_pix\(11),
      R => SR(0)
    );
\int_inter_pix_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(12),
      Q => \^inter_pix\(12),
      R => SR(0)
    );
\int_inter_pix_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(13),
      Q => \^inter_pix\(13),
      R => SR(0)
    );
\int_inter_pix_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(14),
      Q => \^inter_pix\(14),
      R => SR(0)
    );
\int_inter_pix_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(15),
      Q => \^inter_pix\(15),
      R => SR(0)
    );
\int_inter_pix_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(16),
      Q => \^inter_pix\(16),
      R => SR(0)
    );
\int_inter_pix_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(17),
      Q => \^inter_pix\(17),
      R => SR(0)
    );
\int_inter_pix_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(18),
      Q => \^inter_pix\(18),
      R => SR(0)
    );
\int_inter_pix_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(19),
      Q => \^inter_pix\(19),
      R => SR(0)
    );
\int_inter_pix_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(1),
      Q => \^inter_pix\(1),
      R => SR(0)
    );
\int_inter_pix_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(20),
      Q => \^inter_pix\(20),
      R => SR(0)
    );
\int_inter_pix_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(21),
      Q => \^inter_pix\(21),
      R => SR(0)
    );
\int_inter_pix_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(22),
      Q => \^inter_pix\(22),
      R => SR(0)
    );
\int_inter_pix_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(23),
      Q => \^inter_pix\(23),
      R => SR(0)
    );
\int_inter_pix_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(24),
      Q => \^inter_pix\(24),
      R => SR(0)
    );
\int_inter_pix_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(25),
      Q => \^inter_pix\(25),
      R => SR(0)
    );
\int_inter_pix_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(26),
      Q => \^inter_pix\(26),
      R => SR(0)
    );
\int_inter_pix_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(27),
      Q => \^inter_pix\(27),
      R => SR(0)
    );
\int_inter_pix_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(28),
      Q => \^inter_pix\(28),
      R => SR(0)
    );
\int_inter_pix_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(29),
      Q => \^inter_pix\(29),
      R => SR(0)
    );
\int_inter_pix_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(2),
      Q => \^inter_pix\(2),
      R => SR(0)
    );
\int_inter_pix_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(30),
      Q => \^inter_pix\(30),
      R => SR(0)
    );
\int_inter_pix_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(31),
      Q => \^inter_pix\(31),
      R => SR(0)
    );
\int_inter_pix_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(3),
      Q => \^inter_pix\(3),
      R => SR(0)
    );
\int_inter_pix_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(4),
      Q => \^inter_pix\(4),
      R => SR(0)
    );
\int_inter_pix_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(5),
      Q => \^inter_pix\(5),
      R => SR(0)
    );
\int_inter_pix_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(6),
      Q => \^inter_pix\(6),
      R => SR(0)
    );
\int_inter_pix_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(7),
      Q => \^inter_pix\(7),
      R => SR(0)
    );
\int_inter_pix_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(8),
      Q => \^inter_pix\(8),
      R => SR(0)
    );
\int_inter_pix_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_8\,
      D => int_inter_pix0(9),
      Q => \^inter_pix\(9),
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_8_[0]\,
      I3 => gmem1_BVALID,
      I4 => Q(1),
      I5 => \int_isr_reg_n_8_[0]\,
      O => \int_isr[0]_i_1_n_8\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_8,
      I1 => \waddr_reg_n_8_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => gmem1_BVALID,
      I4 => Q(1),
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_8\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_8\,
      Q => \int_isr_reg_n_8_[0]\,
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_8\,
      Q => p_1_in,
      R => SR(0)
    );
\int_out_pix[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_pix_reg_n_8_[0]\,
      O => int_out_pix0(0)
    );
\int_out_pix[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(8),
      O => int_out_pix0(10)
    );
\int_out_pix[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(9),
      O => int_out_pix0(11)
    );
\int_out_pix[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(10),
      O => int_out_pix0(12)
    );
\int_out_pix[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(11),
      O => int_out_pix0(13)
    );
\int_out_pix[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(12),
      O => int_out_pix0(14)
    );
\int_out_pix[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(13),
      O => int_out_pix0(15)
    );
\int_out_pix[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(14),
      O => int_out_pix0(16)
    );
\int_out_pix[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(15),
      O => int_out_pix0(17)
    );
\int_out_pix[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(16),
      O => int_out_pix0(18)
    );
\int_out_pix[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(17),
      O => int_out_pix0(19)
    );
\int_out_pix[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_pix_reg_n_8_[1]\,
      O => int_out_pix0(1)
    );
\int_out_pix[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(18),
      O => int_out_pix0(20)
    );
\int_out_pix[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(19),
      O => int_out_pix0(21)
    );
\int_out_pix[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(20),
      O => int_out_pix0(22)
    );
\int_out_pix[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(21),
      O => int_out_pix0(23)
    );
\int_out_pix[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(22),
      O => int_out_pix0(24)
    );
\int_out_pix[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(23),
      O => int_out_pix0(25)
    );
\int_out_pix[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(24),
      O => int_out_pix0(26)
    );
\int_out_pix[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(25),
      O => int_out_pix0(27)
    );
\int_out_pix[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(26),
      O => int_out_pix0(28)
    );
\int_out_pix[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(27),
      O => int_out_pix0(29)
    );
\int_out_pix[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(0),
      O => int_out_pix0(2)
    );
\int_out_pix[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(28),
      O => int_out_pix0(30)
    );
\int_out_pix[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_8_[3]\,
      I1 => \int_inter_pix[31]_i_3_n_8\,
      O => \int_out_pix[31]_i_1_n_8\
    );
\int_out_pix[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(29),
      O => int_out_pix0(31)
    );
\int_out_pix[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(1),
      O => int_out_pix0(3)
    );
\int_out_pix[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(2),
      O => int_out_pix0(4)
    );
\int_out_pix[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(3),
      O => int_out_pix0(5)
    );
\int_out_pix[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(4),
      O => int_out_pix0(6)
    );
\int_out_pix[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(5),
      O => int_out_pix0(7)
    );
\int_out_pix[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(6),
      O => int_out_pix0(8)
    );
\int_out_pix[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(7),
      O => int_out_pix0(9)
    );
\int_out_pix_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(0),
      Q => \int_out_pix_reg_n_8_[0]\,
      R => SR(0)
    );
\int_out_pix_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(10),
      Q => \^out_pix\(8),
      R => SR(0)
    );
\int_out_pix_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(11),
      Q => \^out_pix\(9),
      R => SR(0)
    );
\int_out_pix_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(12),
      Q => \^out_pix\(10),
      R => SR(0)
    );
\int_out_pix_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(13),
      Q => \^out_pix\(11),
      R => SR(0)
    );
\int_out_pix_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(14),
      Q => \^out_pix\(12),
      R => SR(0)
    );
\int_out_pix_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(15),
      Q => \^out_pix\(13),
      R => SR(0)
    );
\int_out_pix_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(16),
      Q => \^out_pix\(14),
      R => SR(0)
    );
\int_out_pix_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(17),
      Q => \^out_pix\(15),
      R => SR(0)
    );
\int_out_pix_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(18),
      Q => \^out_pix\(16),
      R => SR(0)
    );
\int_out_pix_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(19),
      Q => \^out_pix\(17),
      R => SR(0)
    );
\int_out_pix_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(1),
      Q => \int_out_pix_reg_n_8_[1]\,
      R => SR(0)
    );
\int_out_pix_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(20),
      Q => \^out_pix\(18),
      R => SR(0)
    );
\int_out_pix_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(21),
      Q => \^out_pix\(19),
      R => SR(0)
    );
\int_out_pix_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(22),
      Q => \^out_pix\(20),
      R => SR(0)
    );
\int_out_pix_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(23),
      Q => \^out_pix\(21),
      R => SR(0)
    );
\int_out_pix_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(24),
      Q => \^out_pix\(22),
      R => SR(0)
    );
\int_out_pix_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(25),
      Q => \^out_pix\(23),
      R => SR(0)
    );
\int_out_pix_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(26),
      Q => \^out_pix\(24),
      R => SR(0)
    );
\int_out_pix_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(27),
      Q => \^out_pix\(25),
      R => SR(0)
    );
\int_out_pix_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(28),
      Q => \^out_pix\(26),
      R => SR(0)
    );
\int_out_pix_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(29),
      Q => \^out_pix\(27),
      R => SR(0)
    );
\int_out_pix_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(2),
      Q => \^out_pix\(0),
      R => SR(0)
    );
\int_out_pix_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(30),
      Q => \^out_pix\(28),
      R => SR(0)
    );
\int_out_pix_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(31),
      Q => \^out_pix\(29),
      R => SR(0)
    );
\int_out_pix_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(3),
      Q => \^out_pix\(1),
      R => SR(0)
    );
\int_out_pix_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(4),
      Q => \^out_pix\(2),
      R => SR(0)
    );
\int_out_pix_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(5),
      Q => \^out_pix\(3),
      R => SR(0)
    );
\int_out_pix_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(6),
      Q => \^out_pix\(4),
      R => SR(0)
    );
\int_out_pix_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(7),
      Q => \^out_pix\(5),
      R => SR(0)
    );
\int_out_pix_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(8),
      Q => \^out_pix\(6),
      R => SR(0)
    );
\int_out_pix_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_8\,
      D => int_out_pix0(9),
      Q => \^out_pix\(7),
      R => SR(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_8,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_8_[0]\,
      O => interrupt
    );
\out_pix3_reg_1111[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => E(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404540FFFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => \int_out_pix_reg_n_8_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^inter_pix\(0),
      I4 => \rdata[0]_i_2_n_8\,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_1_n_8\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_8_[0]\,
      I1 => int_gie_reg_n_8,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_8_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_2_n_8\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(8),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(10),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(9),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(11),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(10),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(12),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(11),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(13),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(12),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(14),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(13),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(15),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(14),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(16),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(15),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(17),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(16),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(18),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(17),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(19),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAEAAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_8\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_out_pix_reg_n_8_[1]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^inter_pix\(1),
      O => \rdata[1]_i_1_n_8\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => int_ap_done,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_1_in,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_8\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(18),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(20),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(19),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(21),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(20),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(22),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(21),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(23),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(22),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(24),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(23),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(25),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(24),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(26),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(25),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(27),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(26),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(28),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(27),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(29),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(0),
      I1 => \^inter_pix\(2),
      I2 => int_ap_idle,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[2]_i_1_n_8\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(28),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(30),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^out\(0),
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(29),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(31),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[31]_i_3_n_8\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(1),
      I1 => \^inter_pix\(3),
      I2 => int_ap_ready,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[3]_i_1_n_8\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(4),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(3),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(5),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(6),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_8\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(5),
      I1 => \^inter_pix\(7),
      I2 => data0(7),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[7]_i_2_n_8\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(6),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(8),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(7),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(9),
      I5 => \rdata[31]_i_3_n_8\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_8\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[7]_i_1_n_8\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_AXILiteS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_AXILiteS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_AXILiteS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_AXILiteS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_AXILiteS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_AXILiteS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_AXILiteS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_AXILiteS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_AXILiteS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_AXILiteS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_8\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[7]_i_1_n_8\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_AXILiteS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_AXILiteS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_AXILiteS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_AXILiteS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_AXILiteS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_AXILiteS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_AXILiteS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_AXILiteS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_AXILiteS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_AXILiteS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_8\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[7]_i_1_n_8\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_AXILiteS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_AXILiteS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_8\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[7]_i_1_n_8\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_AXILiteS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_AXILiteS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_8\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[7]_i_1_n_8\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_AXILiteS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_AXILiteS_RDATA(9),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(0),
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_8_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_8_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_8_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_8_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_8_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.data_buf_reg[8]\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.data_buf_reg[9]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_8\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_8\ : STD_LOGIC;
  signal dout_valid_i_1_n_8 : STD_LOGIC;
  signal empty_n_i_1_n_8 : STD_LOGIC;
  signal \empty_n_i_2__0_n_8\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_8\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal empty_n_reg_n_8 : STD_LOGIC;
  signal full_n_i_1_n_8 : STD_LOGIC;
  signal full_n_i_3_n_8 : STD_LOGIC;
  signal \^m_axi_gmem0_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_8 : STD_LOGIC;
  signal mem_reg_i_11_n_8 : STD_LOGIC;
  signal mem_reg_i_12_n_8 : STD_LOGIC;
  signal mem_reg_i_13_n_8 : STD_LOGIC;
  signal mem_reg_i_14_n_8 : STD_LOGIC;
  signal mem_reg_i_9_n_8 : STD_LOGIC;
  signal mem_reg_n_40 : STD_LOGIC;
  signal mem_reg_n_41 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_8 : STD_LOGIC;
  signal \usedw[0]_i_1_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_8\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair41";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of mem_reg_i_9 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair58";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  beat_valid <= \^beat_valid\;
  empty_n_reg_0(32 downto 0) <= \^empty_n_reg_0\(32 downto 0);
  m_axi_gmem0_RREADY <= \^m_axi_gmem0_rready\;
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => \^empty_n_reg_0\(16),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(24),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(8),
      O => \bus_wide_gen.data_buf01_in\(0)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(18),
      I1 => \^empty_n_reg_0\(26),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(10),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[10]\
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(19),
      I1 => \^empty_n_reg_0\(27),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(11),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[11]\
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(20),
      I1 => \^empty_n_reg_0\(28),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(12),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[12]\
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(21),
      I1 => \^empty_n_reg_0\(29),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(13),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[13]\
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(22),
      I1 => \^empty_n_reg_0\(30),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(14),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[14]\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(23),
      I1 => \^empty_n_reg_0\(31),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(15),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[15]\
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(1),
      I1 => \^empty_n_reg_0\(17),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(25),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(9),
      O => \bus_wide_gen.data_buf01_in\(1)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(2),
      I1 => \^empty_n_reg_0\(18),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(26),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(10),
      O => \bus_wide_gen.data_buf01_in\(2)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(3),
      I1 => \^empty_n_reg_0\(19),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(27),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(11),
      O => \bus_wide_gen.data_buf01_in\(3)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(4),
      I1 => \^empty_n_reg_0\(20),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(28),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(12),
      O => \bus_wide_gen.data_buf01_in\(4)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(5),
      I1 => \^empty_n_reg_0\(21),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(29),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(13),
      O => \bus_wide_gen.data_buf01_in\(5)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(6),
      I1 => \^empty_n_reg_0\(22),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(30),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(14),
      O => \bus_wide_gen.data_buf01_in\(6)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(7),
      I1 => \^empty_n_reg_0\(23),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(31),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(15),
      O => \bus_wide_gen.data_buf01_in\(7)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(16),
      I1 => \^empty_n_reg_0\(24),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(8),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[8]\
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(17),
      I1 => \^empty_n_reg_0\(25),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(9),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[9]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_8\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_8\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_8\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_8\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_8\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_8\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_8\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_8\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_8\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_8\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_8\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_8\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_8\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_8\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_8\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_8\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_8\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_8\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_8\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_8\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_8\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_8\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_8\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_8\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_8\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_8,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_8\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_8\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_8\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_8\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_8\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_8\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_8\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_8\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_8\,
      Q => \^empty_n_reg_0\(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_8\,
      Q => \^empty_n_reg_0\(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_8\,
      Q => \^empty_n_reg_0\(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_8\,
      Q => \^empty_n_reg_0\(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_8\,
      Q => \^empty_n_reg_0\(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_8\,
      Q => \^empty_n_reg_0\(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_8\,
      Q => \^empty_n_reg_0\(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_8\,
      Q => \^empty_n_reg_0\(16),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_8\,
      Q => \^empty_n_reg_0\(17),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_8\,
      Q => \^empty_n_reg_0\(18),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_8\,
      Q => \^empty_n_reg_0\(19),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_8\,
      Q => \^empty_n_reg_0\(1),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_8\,
      Q => \^empty_n_reg_0\(20),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_8\,
      Q => \^empty_n_reg_0\(21),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_8\,
      Q => \^empty_n_reg_0\(22),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_8\,
      Q => \^empty_n_reg_0\(23),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_8\,
      Q => \^empty_n_reg_0\(24),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_8\,
      Q => \^empty_n_reg_0\(25),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_8\,
      Q => \^empty_n_reg_0\(26),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_8\,
      Q => \^empty_n_reg_0\(27),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_8\,
      Q => \^empty_n_reg_0\(28),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_8\,
      Q => \^empty_n_reg_0\(29),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_8\,
      Q => \^empty_n_reg_0\(2),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_8\,
      Q => \^empty_n_reg_0\(30),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_8\,
      Q => \^empty_n_reg_0\(31),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_8\,
      Q => \^empty_n_reg_0\(32),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_8\,
      Q => \^empty_n_reg_0\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_8\,
      Q => \^empty_n_reg_0\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_8\,
      Q => \^empty_n_reg_0\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_8\,
      Q => \^empty_n_reg_0\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_8\,
      Q => \^empty_n_reg_0\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_8\,
      Q => \^empty_n_reg_0\(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_8\,
      Q => \^empty_n_reg_0\(9),
      R => SR(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_8,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => dout_valid_i_1_n_8
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_8,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_8\,
      I1 => \^q\(1),
      I2 => \empty_n_i_3__0_n_8\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_8,
      O => empty_n_i_1_n_8
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \empty_n_i_2__0_n_8\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^di\(1),
      O => \empty_n_i_3__0_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_8,
      Q => empty_n_reg_n_8,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => m_axi_gmem0_RVALID,
      I3 => \^m_axi_gmem0_rready\,
      I4 => pop,
      O => full_n_i_1_n_8
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => full_n_i_3_n_8,
      O => p_1_in
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \^q\(0),
      O => full_n_i_3_n_8
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_8,
      Q => \^m_axi_gmem0_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_40,
      DOPADOP(0) => mem_reg_n_41,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem0_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem0_RVALID,
      WEBWE(2) => m_axi_gmem0_RVALID,
      WEBWE(1) => m_axi_gmem0_RVALID,
      WEBWE(0) => m_axi_gmem0_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAAAAA2AAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_8,
      I3 => mem_reg_i_10_n_8,
      I4 => pop,
      I5 => mem_reg_i_11_n_8,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(4),
      I3 => raddr(5),
      O => mem_reg_i_10_n_8
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_11_n_8
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_14_n_8,
      O => mem_reg_i_12_n_8
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_13_n_8
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_14_n_8
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCC4CCCC"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_8,
      I3 => mem_reg_i_10_n_8,
      I4 => pop,
      I5 => mem_reg_i_11_n_8,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38B0"
    )
        port map (
      I0 => mem_reg_i_12_n_8,
      I1 => pop,
      I2 => raddr(5),
      I3 => mem_reg_i_13_n_8,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B038B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_8,
      I1 => pop,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_9_n_8,
      I5 => raddr(3),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38B0B0B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_8,
      I1 => pop,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFF0F070000"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_8,
      I3 => mem_reg_i_10_n_8,
      I4 => pop,
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_9_n_8
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => \^m_axi_gmem0_rready\,
      I2 => pop,
      O => \^di\(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^m_axi_gmem0_rready\,
      I3 => m_axi_gmem0_RVALID,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SR(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => show_ahead_i_2_n_8,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^m_axi_gmem0_rready\,
      I3 => m_axi_gmem0_RVALID,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => show_ahead_i_2_n_8
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_8\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axi_gmem0_rready\,
      I1 => m_axi_gmem0_RVALID,
      I2 => pop,
      O => \usedw[7]_i_1_n_8\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw[0]_i_1_n_8\,
      Q => \^q\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(0),
      Q => \^di\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(1),
      Q => \^di\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(2),
      Q => \^di\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(1),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(2),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_8\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_8\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_8\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_8\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_8\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_8\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_8\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_8\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_8\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_8\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_gmem0_rready\,
      I1 => m_axi_gmem0_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_8\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_8\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_8\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_8\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_8\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_8\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_8\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_8\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_8\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_8\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_8\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_8\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_8\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    pout17_out : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC;
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    beat_valid : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[24]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[25]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[26]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[27]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[28]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[30]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \dout_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_buf_reg[22]\ : in STD_LOGIC;
    \dout_buf_reg[21]\ : in STD_LOGIC;
    \dout_buf_reg[20]\ : in STD_LOGIC;
    \dout_buf_reg[19]\ : in STD_LOGIC;
    \dout_buf_reg[18]\ : in STD_LOGIC;
    \dout_buf_reg[17]\ : in STD_LOGIC;
    \dout_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_3_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_6_n_8\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[23]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.next_split__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_6_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC;
  signal data_vld_i_1_n_8 : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal empty_n_i_3_n_8 : STD_LOGIC;
  signal empty_n_i_4_n_8 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__0_n_8\ : STD_LOGIC;
  signal full_n_i_2_n_8 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_8\ : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \q_reg_n_8_[0]\ : STD_LOGIC;
  signal \q_reg_n_8_[1]\ : STD_LOGIC;
  signal \q_reg_n_8_[2]\ : STD_LOGIC;
  signal \q_reg_n_8_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair62";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair66";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair66";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair63";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair62";
begin
  \bus_wide_gen.data_buf1__0\ <= \^bus_wide_gen.data_buf1__0\;
  \bus_wide_gen.data_buf_reg[23]\(1 downto 0) <= \^bus_wide_gen.data_buf_reg[23]\(1 downto 0);
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  \could_multi_bursts.arlen_buf_reg[3]\ <= \^could_multi_bursts.arlen_buf_reg[3]\;
  \could_multi_bursts.arlen_buf_reg[3]_0\ <= \^could_multi_bursts.arlen_buf_reg[3]_0\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  push <= \^push\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(0),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(0),
      I5 => \bus_wide_gen.data_buf01_in\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[18]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(10),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[19]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(11),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[20]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(12),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[21]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(13),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[22]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(14),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[23]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(15),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044007400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5_n_8\,
      I1 => p_27_in,
      I2 => beat_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.split_cnt__1\(1),
      I5 => \bus_wide_gen.split_cnt__1\(0),
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => p_27_in,
      I2 => \bus_wide_gen.data_buf[15]_i_5_n_8\,
      O => \^bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BD07BDE7BDE7BDE"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I1 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[1]\,
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_8\,
      O => \bus_wide_gen.data_buf[15]_i_5_n_8\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[24]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(16),
      I4 => \dout_buf_reg[34]\(24),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[25]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(17),
      I4 => \dout_buf_reg[34]\(25),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[26]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(18),
      I4 => \dout_buf_reg[34]\(26),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[27]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(19),
      I4 => \dout_buf_reg[34]\(27),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(1),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(1),
      I5 => \bus_wide_gen.data_buf01_in\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[28]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(20),
      I4 => \dout_buf_reg[34]\(28),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[29]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(21),
      I4 => \dout_buf_reg[34]\(29),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[30]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(22),
      I4 => \dout_buf_reg[34]\(30),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      I3 => \dout_buf_reg[34]\(23),
      I4 => \dout_buf_reg[34]\(31),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_8\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf1__0\,
      I1 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_3_n_8\
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF0FF7000000000"
    )
        port map (
      I0 => p_27_in,
      I1 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => \bus_wide_gen.next_split__0\
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I2 => \^bus_wide_gen.data_buf1__0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_5_n_8\
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \^bus_wide_gen.data_buf_reg[23]\(1),
      O => \bus_wide_gen.data_buf[23]_i_6_n_8\
    );
\bus_wide_gen.data_buf[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_8\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => p_27_in
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(2),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(2),
      I5 => \bus_wide_gen.data_buf01_in\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_8\,
      O => \bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(3),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(3),
      I5 => \bus_wide_gen.data_buf01_in\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(4),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(4),
      I5 => \bus_wide_gen.data_buf01_in\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(5),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(5),
      I5 => \bus_wide_gen.data_buf01_in\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(6),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(6),
      I5 => \bus_wide_gen.data_buf01_in\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[23]_0\(7),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I4 => \dout_buf_reg[34]\(7),
      I5 => \bus_wide_gen.data_buf01_in\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[16]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(8),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[17]\,
      I3 => \bus_wide_gen.data_buf_reg[23]_0\(9),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_8\,
      I5 => \dout_buf_reg[34]\(9),
      O => D(9)
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C408000044008008"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.tail_split\(0),
      I3 => \bus_wide_gen.split_cnt__1\(0),
      I4 => \bus_wide_gen.split_cnt__1\(1),
      I5 => \bus_wide_gen.tail_split\(1),
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_8\,
      I2 => \bus_wide_gen.split_cnt__1\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_8\,
      I2 => \bus_wide_gen.split_cnt__1\(1),
      I3 => \bus_wide_gen.split_cnt__1\(0),
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_8\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCCCC"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_8\,
      O => \bus_wide_gen.split_cnt__1\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0F0"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_8\,
      O => \bus_wide_gen.split_cnt__1\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.split_cnt_buf[1]_i_6_n_8\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(8),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => \sect_len_buf_reg[9]\(7),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \^could_multi_bursts.arlen_buf_reg[3]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => \sect_len_buf_reg[9]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \^could_multi_bursts.arlen_buf_reg[3]\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => \^push\,
      O => data_vld_i_1_n_8
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_8,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => burst_valid,
      O => pop0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => Q(6),
      I3 => Q(7),
      I4 => empty_n_i_3_n_8,
      I5 => empty_n_i_4_n_8,
      O => \bus_wide_gen.last_beat__0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_8_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_8_[1]\,
      O => empty_n_i_3_n_8
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_8_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_8_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => empty_n_i_4_n_8
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => burst_valid,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_8,
      I2 => pop0,
      I3 => data_vld_reg_n_8,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__0_n_8\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => \pout_reg_n_8_[2]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => full_n_i_2_n_8
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_8\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_gmem0_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => fifo_rctl_ready,
      O => \^push\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_8\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_8\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(1),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_8\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I2 => \sect_end_buf_reg[0]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_8\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I2 => \sect_end_buf_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => \^push\,
      I1 => pop0,
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[2]\,
      I5 => \pout_reg_n_8_[0]\,
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => \^push\,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => \^push\,
      O => \pout[2]_i_1_n_8\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA000000000000"
    )
        port map (
      I0 => \^push\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]\(32),
      I3 => beat_valid,
      I4 => empty_n_reg_0,
      I5 => data_vld_reg_0,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \q_reg_n_8_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_8\,
      Q => \^bus_wide_gen.data_buf_reg[23]\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_8\,
      Q => \^bus_wide_gen.data_buf_reg[23]\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \q_reg_n_8_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \q_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \q_reg_n_8_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_8\,
      Q => \bus_wide_gen.tail_split\(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_8\,
      Q => \bus_wide_gen.tail_split\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    align_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_8\ : STD_LOGIC;
  signal \full_n_i_2__0_n_8\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_8\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair84";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair78";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(32),
      O => align_len0(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__0_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => CO(0),
      I3 => p_20_in,
      I4 => rreq_handling_reg,
      O => \^next_rreq\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_8\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_8,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__2_n_8\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg_n_8_[2]\,
      I4 => \pout_reg_n_8_[0]\,
      I5 => \pout_reg_n_8_[1]\,
      O => \full_n_i_2__0_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_8\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_data(32),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]_0\(18),
      I2 => \end_addr_buf_reg[31]_0\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]_0\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]_0\(15),
      I4 => \end_addr_buf_reg[31]_0\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]_0\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => \end_addr_buf_reg[31]_0\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \end_addr_buf_reg[31]\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]_0\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => \end_addr_buf_reg[31]_0\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => S(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]_0\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]_0\(6),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => S(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]_0\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => \end_addr_buf_reg[31]_0\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => S(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]_0\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]_0\(0),
      I4 => \end_addr_buf_reg[31]_0\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(10),
      Q => \mem_reg[4][10]_srl5_n_8\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(11),
      Q => \mem_reg[4][11]_srl5_n_8\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(12),
      Q => \mem_reg[4][12]_srl5_n_8\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(13),
      Q => \mem_reg[4][13]_srl5_n_8\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(14),
      Q => \mem_reg[4][14]_srl5_n_8\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(15),
      Q => \mem_reg[4][15]_srl5_n_8\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(16),
      Q => \mem_reg[4][16]_srl5_n_8\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(17),
      Q => \mem_reg[4][17]_srl5_n_8\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(18),
      Q => \mem_reg[4][18]_srl5_n_8\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(19),
      Q => \mem_reg[4][19]_srl5_n_8\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(20),
      Q => \mem_reg[4][20]_srl5_n_8\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(21),
      Q => \mem_reg[4][21]_srl5_n_8\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(22),
      Q => \mem_reg[4][22]_srl5_n_8\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(23),
      Q => \mem_reg[4][23]_srl5_n_8\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(24),
      Q => \mem_reg[4][24]_srl5_n_8\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(25),
      Q => \mem_reg[4][25]_srl5_n_8\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(26),
      Q => \mem_reg[4][26]_srl5_n_8\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(27),
      Q => \mem_reg[4][27]_srl5_n_8\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(28),
      Q => \mem_reg[4][28]_srl5_n_8\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(29),
      Q => \mem_reg[4][29]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(30),
      Q => \mem_reg[4][30]_srl5_n_8\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(31),
      Q => \mem_reg[4][31]_srl5_n_8\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(4),
      Q => \mem_reg[4][4]_srl5_n_8\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(5),
      Q => \mem_reg[4][5]_srl5_n_8\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(6),
      Q => \mem_reg[4][6]_srl5_n_8\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(7),
      Q => \mem_reg[4][7]_srl5_n_8\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(8),
      Q => \mem_reg[4][8]_srl5_n_8\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(9),
      Q => \mem_reg[4][9]_srl5_n_8\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[2]\,
      I5 => \pout_reg_n_8_[0]\,
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_8\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \start_addr_reg[31]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_8\,
      Q => \start_addr_reg[31]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_8\,
      Q => \start_addr_reg[31]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_8\,
      Q => \start_addr_reg[31]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_8\,
      Q => \start_addr_reg[31]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_8\,
      Q => \start_addr_reg[31]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_8\,
      Q => \start_addr_reg[31]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_8\,
      Q => \start_addr_reg[31]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_8\,
      Q => \start_addr_reg[31]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_8\,
      Q => \start_addr_reg[31]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_8\,
      Q => \start_addr_reg[31]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \start_addr_reg[31]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_8\,
      Q => \start_addr_reg[31]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_8\,
      Q => \start_addr_reg[31]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_8\,
      Q => \start_addr_reg[31]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_8\,
      Q => \start_addr_reg[31]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_8\,
      Q => \start_addr_reg[31]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_8\,
      Q => \start_addr_reg[31]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_8\,
      Q => \start_addr_reg[31]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_8\,
      Q => \start_addr_reg[31]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_8\,
      Q => \start_addr_reg[31]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_8\,
      Q => \start_addr_reg[31]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \start_addr_reg[31]\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_8\,
      Q => \start_addr_reg[31]\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_8\,
      Q => \start_addr_reg[31]\(31),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_8\,
      Q => fifo_rreq_data(32),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \start_addr_reg[31]\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_8\,
      Q => \start_addr_reg[31]\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_8\,
      Q => \start_addr_reg[31]\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_8\,
      Q => \start_addr_reg[31]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_8\,
      Q => \start_addr_reg[31]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_8\,
      Q => \start_addr_reg[31]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_8\,
      Q => \start_addr_reg[31]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \^fifo_rreq_valid\,
      I3 => p_20_in,
      O => E(0)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    push : in STD_LOGIC;
    pout17_out : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \end_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\ : entity is "sobel_filter_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld1 : STD_LOGIC;
  signal \data_vld_i_1__1_n_8\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_8\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_8\ : STD_LOGIC;
  signal \full_n_i_2__1_n_8\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout[3]_i_1_n_8\ : STD_LOGIC;
  signal \pout[3]_i_2_n_8\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair69";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem0_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_gmem0_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \data_vld_i_1__1_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_8\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__1_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_8\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__1_n_8\,
      I4 => p_10_in,
      O => \full_n_i_1__1_n_8\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__1_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_8\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => push,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_8\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \pout[3]_i_1_n_8\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_8\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => data_vld1
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \^empty_n_reg_0\,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => \bus_wide_gen.last_split\,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_8\,
      D => \pout[3]_i_2_n_8\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => fifo_rreq_valid_buf_reg,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_cnt_reg[18]\(0),
      I1 => \^p_20_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[0]\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[1]\(0),
      I1 => CO(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[1]\(1),
      I1 => CO(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^p_20_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    gmem0_ARVALID : in STD_LOGIC;
    \Y_addr_reg_150_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3 : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_8\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_8\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_8 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_8\ : STD_LOGIC;
  signal \state[1]_i_1_n_8\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => gmem0_ARVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(0),
      O => \data_p1[0]_i_1_n_8\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(10),
      O => \data_p1[10]_i_1_n_8\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(11),
      O => \data_p1[11]_i_1_n_8\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(12),
      O => \data_p1[12]_i_1_n_8\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(13),
      O => \data_p1[13]_i_1_n_8\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(14),
      O => \data_p1[14]_i_1_n_8\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(15),
      O => \data_p1[15]_i_1_n_8\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(16),
      O => \data_p1[16]_i_1_n_8\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(17),
      O => \data_p1[17]_i_1_n_8\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(18),
      O => \data_p1[18]_i_1_n_8\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(19),
      O => \data_p1[19]_i_1_n_8\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(1),
      O => \data_p1[1]_i_1_n_8\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(20),
      O => \data_p1[20]_i_1_n_8\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(21),
      O => \data_p1[21]_i_1_n_8\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(22),
      O => \data_p1[22]_i_1_n_8\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(23),
      O => \data_p1[23]_i_1_n_8\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(24),
      O => \data_p1[24]_i_1_n_8\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(25),
      O => \data_p1[25]_i_1_n_8\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(26),
      O => \data_p1[26]_i_1_n_8\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(27),
      O => \data_p1[27]_i_1_n_8\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(28),
      O => \data_p1[28]_i_1_n_8\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(29),
      O => \data_p1[29]_i_1_n_8\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(2),
      O => \data_p1[2]_i_1_n_8\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(30),
      O => \data_p1[30]_i_1_n_8\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(31),
      O => \data_p1[31]_i_2_n_8\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(3),
      O => \data_p1[3]_i_1_n_8\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(4),
      O => \data_p1[4]_i_1_n_8\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(5),
      O => \data_p1[5]_i_1_n_8\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(6),
      O => \data_p1[6]_i_1_n_8\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(7),
      O => \data_p1[7]_i_1_n_8\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(8),
      O => \data_p1[8]_i_1_n_8\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \Y_addr_reg_150_reg[31]\(9),
      O => \data_p1[9]_i_1_n_8\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_8\,
      Q => \q_reg[31]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_8\,
      Q => \q_reg[31]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_8\,
      Q => \q_reg[31]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_8\,
      Q => \q_reg[31]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_8\,
      Q => \q_reg[31]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_8\,
      Q => \q_reg[31]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_8\,
      Q => \q_reg[31]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_8\,
      Q => \q_reg[31]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_8\,
      Q => \q_reg[31]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_8\,
      Q => \q_reg[31]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_8\,
      Q => \q_reg[31]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_8\,
      Q => \q_reg[31]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_8\,
      Q => \q_reg[31]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_8\,
      Q => \q_reg[31]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_8\,
      Q => \q_reg[31]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_8\,
      Q => \q_reg[31]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_8\,
      Q => \q_reg[31]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_8\,
      Q => \q_reg[31]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_8\,
      Q => \q_reg[31]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_8\,
      Q => \q_reg[31]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_8\,
      Q => \q_reg[31]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_8\,
      Q => \q_reg[31]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_8\,
      Q => \q_reg[31]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_8\,
      Q => \q_reg[31]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_8\,
      Q => \q_reg[31]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_8\,
      Q => \q_reg[31]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_8\,
      Q => \q_reg[31]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_8\,
      Q => \q_reg[31]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_8\,
      Q => \q_reg[31]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_8\,
      Q => \q_reg[31]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_8\,
      Q => \q_reg[31]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_8\,
      Q => \q_reg[31]\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \Y_addr_reg_150_reg[31]\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_8
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_8,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => gmem0_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1_n_8\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => gmem0_ARVALID,
      O => \state[1]_i_1_n_8\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_8\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_8\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    gmem0_RREADY : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_8\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_8\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair85";
begin
  Q(0) <= \^q\(0);
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => gmem0_RREADY,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \bus_wide_gen.ready_for_data__0\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_8\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_8\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_8\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_8\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_8\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_8\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_8\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_8\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_8\,
      Q => p(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_8\,
      Q => p(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_8\,
      Q => p(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_8\,
      Q => p(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_8\,
      Q => p(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_8\,
      Q => p(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_8\,
      Q => p(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_8\,
      Q => p(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_8_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_8_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_8_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_8_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_8_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_8_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_8_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_8_[7]\,
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_8\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_8\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => gmem0_RREADY,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_8\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => gmem0_RREADY,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1__0_n_8\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_8\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_8\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer is
  port (
    gmem1_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_fsm128_out : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    \q_tmp_reg[0]_1\ : out STD_LOGIC;
    \q_tmp_reg[0]_2\ : out STD_LOGIC;
    \i5_reg_462_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    \q_tmp_reg[0]_3\ : out STD_LOGIC;
    \i_reg_324_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_324_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_equal_gen.strb_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : in STD_LOGIC;
    gmem1_AWREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    i1_reg_335_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_11_fu_960_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j6_reg_473_reg[2]\ : in STD_LOGIC;
    \i_reg_324_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \fourWide_fu_178_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    edge_val_1_i_reg_1318 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_equal_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_8\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_8\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_8\ : STD_LOGIC;
  signal empty_n_i_1_n_8 : STD_LOGIC;
  signal \empty_n_i_2__1_n_8\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_8\ : STD_LOGIC;
  signal empty_n_reg_n_8 : STD_LOGIC;
  signal \full_n_i_1__3_n_8\ : STD_LOGIC;
  signal \full_n_i_2__9_n_8\ : STD_LOGIC;
  signal \full_n_i_3__1_n_8\ : STD_LOGIC;
  signal gmem1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gmem1_wready\ : STD_LOGIC;
  signal \^mem_reg_0\ : STD_LOGIC;
  signal mem_reg_i_41_n_8 : STD_LOGIC;
  signal mem_reg_i_42_n_8 : STD_LOGIC;
  signal mem_reg_i_43_n_8 : STD_LOGIC;
  signal mem_reg_i_44_n_8 : STD_LOGIC;
  signal mem_reg_i_45_n_8 : STD_LOGIC;
  signal mem_reg_i_46_n_8 : STD_LOGIC;
  signal mem_reg_i_48_n_8 : STD_LOGIC;
  signal mem_reg_i_51_n_8 : STD_LOGIC;
  signal mem_reg_i_52_n_8 : STD_LOGIC;
  signal mem_reg_i_54_n_8 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal \^q_tmp_reg[0]_1\ : STD_LOGIC;
  signal \^q_tmp_reg[0]_2\ : STD_LOGIC;
  signal \^q_tmp_reg[0]_3\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_8\ : STD_LOGIC;
  signal show_ahead_i_3_n_8 : STD_LOGIC;
  signal show_ahead_i_4_n_8 : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_5_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_6_n_8\ : STD_LOGIC;
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bus_equal_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \i1_reg_335[0]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_reg_324[10]_i_2\ : label is "soft_lutpair205";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of mem_reg_i_44 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of mem_reg_i_45 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of mem_reg_i_46 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of mem_reg_i_49 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \show_ahead_i_2__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of show_ahead_i_3 : label is "soft_lutpair184";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair208";
begin
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  data_valid <= \^data_valid\;
  gmem1_WREADY <= \^gmem1_wready\;
  mem_reg_0 <= \^mem_reg_0\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
  \q_tmp_reg[0]_1\ <= \^q_tmp_reg[0]_1\;
  \q_tmp_reg[0]_2\ <= \^q_tmp_reg[0]_2\;
  \q_tmp_reg[0]_3\ <= \^q_tmp_reg[0]_3\;
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(3),
      I1 => \^gmem1_wready\,
      I2 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0010101010"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg,
      I1 => \^gmem1_wready\,
      I2 => Q(5),
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I4 => gmem1_AWREADY,
      I5 => Q(4),
      O => D(1)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(5),
      I1 => \^gmem1_wready\,
      I2 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => D(2)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(6),
      I1 => \^gmem1_wready\,
      I2 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => D(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \i_reg_324_reg[10]_0\(9),
      I1 => \i_reg_324_reg[10]_0\(4),
      I2 => \i_reg_324_reg[10]_0\(0),
      I3 => \i_reg_324_reg[10]_0\(1),
      O => \^ap_cs_fsm_reg[3]\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_reg_324_reg[10]_0\(5),
      I1 => \i_reg_324_reg[10]_0\(3),
      I2 => \i_reg_324_reg[10]_0\(2),
      I3 => \i_reg_324_reg[10]_0\(6),
      O => \^ap_cs_fsm_reg[3]_0\
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg[7]\(1),
      I1 => \bus_equal_gen.len_cnt_reg[7]\(0),
      I2 => m_axi_gmem1_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => \^data_valid\,
      I5 => burst_valid,
      O => \q_reg[0]\
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^data_valid\,
      I1 => burst_valid,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_WREADY,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_8\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_8\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_8\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_8\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_8\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_8\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_8\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_8\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_8\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_8\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_8\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_8\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_8\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_8\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_8\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_8\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_8\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_8\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_8\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_8\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_8\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_8\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_8\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_8\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_8\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_8\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_8\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_8\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB3B0000"
    )
        port map (
      I0 => burst_valid,
      I1 => \^data_valid\,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_WREADY,
      I4 => empty_n_reg_n_8,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_8\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_8\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_8\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_8\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_8\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_8\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_8\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_8\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(33),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(34),
      R => \^sr\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(35),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_8\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_8,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => \^data_valid\,
      I4 => burst_valid,
      O => \dout_valid_i_1__0_n_8\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_8\,
      Q => \^data_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__1_n_8\,
      I1 => \usedw_reg__0\(4),
      I2 => \empty_n_i_3__1_n_8\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_8,
      O => empty_n_i_1_n_8
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \empty_n_i_2__1_n_8\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(0),
      I4 => \usedw_reg__0\(1),
      O => \empty_n_i_3__1_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_8,
      Q => empty_n_reg_n_8,
      R => \^sr\(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__9_n_8\,
      I2 => \^gmem1_wready\,
      I3 => push,
      I4 => pop,
      O => \full_n_i_1__3_n_8\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => \full_n_i_3__1_n_8\,
      O => \full_n_i_2__9_n_8\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__1_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_8\,
      Q => \^gmem1_wready\,
      R => '0'
    );
\i1_reg_335[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^gmem1_wready\,
      I1 => ap_reg_ioackin_gmem1_WREADY_reg,
      I2 => \^q_tmp_reg[0]_0\,
      O => ap_NS_fsm128_out
    );
\i5_reg_462[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => \^gmem1_wready\,
      I1 => ap_reg_ioackin_gmem1_WREADY_reg,
      I2 => Q(7),
      I3 => tmp_11_fu_960_p1(0),
      I4 => tmp_11_fu_960_p1(1),
      I5 => \j6_reg_473_reg[2]\,
      O => \i5_reg_462_reg[0]\
    );
\i_reg_324[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757570000000000"
    )
        port map (
      I0 => \^q_tmp_reg[0]_3\,
      I1 => \^gmem1_wready\,
      I2 => ap_reg_ioackin_gmem1_WREADY_reg,
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I4 => gmem1_AWREADY,
      I5 => Q(0),
      O => \i_reg_324_reg[0]\(0)
    );
\i_reg_324[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q_tmp_reg[0]_3\,
      I1 => \^gmem1_wready\,
      I2 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => \i_reg_324_reg[10]\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => gmem1_WDATA(15 downto 0),
      DIBDI(15 downto 0) => gmem1_WDATA(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^gmem1_wready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => mem_reg_i_41_n_8,
      WEBWE(2) => mem_reg_i_41_n_8,
      WEBWE(1) => mem_reg_i_41_n_8,
      WEBWE(0) => mem_reg_i_41_n_8
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(14),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(14)
    );
\mem_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(13),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(13)
    );
\mem_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(12),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(12)
    );
\mem_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(11),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(11)
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(10),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(10)
    );
mem_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(9),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(9)
    );
mem_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(8),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(8)
    );
mem_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(7),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(7),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(7)
    );
mem_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(6),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(6),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(6)
    );
mem_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(5),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(5),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(5)
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_42_n_8,
      I2 => mem_reg_i_43_n_8,
      I3 => raddr(6),
      I4 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(4),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(4),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(4)
    );
mem_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(3),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(3),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(3)
    );
mem_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(2),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(2),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(2)
    );
mem_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(1),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(1),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(1)
    );
mem_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(0),
      I1 => mem_reg_i_46_n_8,
      I2 => edge_val_1_i_reg_1318(0),
      I3 => Q(6),
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(0)
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(31),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(31)
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(30),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(30)
    );
mem_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(29),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(29)
    );
mem_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(28),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(28)
    );
mem_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(27),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(27)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_42_n_8,
      I2 => raddr(6),
      I3 => mem_reg_i_43_n_8,
      O => rnext(6)
    );
mem_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(26),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(26)
    );
mem_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(25),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(25)
    );
mem_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(24),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(24)
    );
mem_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(23),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(23)
    );
mem_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(22),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(22)
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(21),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(21)
    );
mem_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(20),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(20)
    );
mem_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(19),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(19)
    );
mem_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(18),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(18)
    );
mem_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(17),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(17)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_42_n_8,
      I2 => raddr(5),
      I3 => mem_reg_i_44_n_8,
      O => rnext(5)
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(16),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(16)
    );
mem_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg,
      I1 => \^q_tmp_reg[0]_3\,
      I2 => Q(6),
      I3 => mem_reg_i_48_n_8,
      I4 => \^mem_reg_0\,
      I5 => \^q_tmp_reg[0]_0\,
      O => mem_reg_i_41_n_8
    );
mem_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => mem_reg_i_51_n_8,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(4),
      I4 => raddr(5),
      I5 => pop,
      O => mem_reg_i_42_n_8
    );
mem_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_43_n_8
    );
mem_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_44_n_8
    );
mem_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_45_n_8
    );
mem_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg,
      I1 => Q(7),
      I2 => tmp_11_fu_960_p1(0),
      I3 => tmp_11_fu_960_p1(1),
      I4 => \j6_reg_473_reg[2]\,
      O => mem_reg_i_46_n_8
    );
mem_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \i_reg_324_reg[10]_0\(10),
      I1 => \i_reg_324_reg[10]_0\(7),
      I2 => \i_reg_324_reg[10]_0\(8),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => \^ap_cs_fsm_reg[3]_0\,
      I5 => Q(1),
      O => \^q_tmp_reg[0]_3\
    );
mem_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => mem_reg_i_48_n_8
    );
mem_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \j6_reg_473_reg[2]\,
      I1 => tmp_11_fu_960_p1(1),
      I2 => tmp_11_fu_960_p1(0),
      I3 => Q(7),
      O => \^mem_reg_0\
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_42_n_8,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_45_n_8,
      I5 => raddr(3),
      O => rnext(4)
    );
mem_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => mem_reg_i_52_n_8,
      I1 => \^q_tmp_reg[0]_1\,
      I2 => mem_reg_i_54_n_8,
      I3 => \^q_tmp_reg[0]_2\,
      I4 => Q(2),
      O => \^q_tmp_reg[0]_0\
    );
mem_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_51_n_8
    );
mem_reg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => i1_reg_335_reg(10),
      I1 => i1_reg_335_reg(2),
      I2 => i1_reg_335_reg(1),
      I3 => i1_reg_335_reg(0),
      O => mem_reg_i_52_n_8
    );
mem_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i1_reg_335_reg(6),
      I1 => i1_reg_335_reg(14),
      I2 => i1_reg_335_reg(15),
      I3 => i1_reg_335_reg(9),
      O => \^q_tmp_reg[0]_1\
    );
mem_reg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i1_reg_335_reg(7),
      I1 => i1_reg_335_reg(13),
      I2 => i1_reg_335_reg(8),
      I3 => i1_reg_335_reg(3),
      O => mem_reg_i_54_n_8
    );
mem_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i1_reg_335_reg(12),
      I1 => i1_reg_335_reg(11),
      I2 => i1_reg_335_reg(4),
      I3 => i1_reg_335_reg(5),
      O => \^q_tmp_reg[0]_2\
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_42_n_8,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_42_n_8,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_i_42_n_8,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => mem_reg_i_42_n_8,
      O => rnext(0)
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \fourWide_fu_178_reg[31]\(15),
      I1 => \j6_reg_473_reg[2]\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => Q(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => gmem1_WDATA(15)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => gmem1_WDATA(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \show_ahead_i_2__1_n_8\,
      I1 => \usedw_reg__0\(4),
      I2 => \usedw_reg__0\(5),
      I3 => push,
      I4 => show_ahead_i_3_n_8,
      I5 => show_ahead_i_4_n_8,
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      O => \show_ahead_i_2__1_n_8\
    );
show_ahead_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      O => show_ahead_i_3_n_8
    );
show_ahead_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA00AA7555FF55"
    )
        port map (
      I0 => empty_n_reg_n_8,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => \^data_valid\,
      I4 => burst_valid,
      I5 => \usedw_reg__0\(0),
      O => show_ahead_i_4_n_8
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__0_n_8\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222222AAAA2222"
    )
        port map (
      I0 => push,
      I1 => empty_n_reg_n_8,
      I2 => m_axi_gmem1_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => \^data_valid\,
      I5 => burst_valid,
      O => usedw19_out
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3__0_n_8\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4__0_n_8\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5__0_n_8\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => push,
      O => \usedw[4]_i_6_n_8\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565A565AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => burst_valid,
      I2 => \^data_valid\,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_gmem1_WREADY,
      I5 => empty_n_reg_n_8,
      O => \usedw[7]_i_1__0_n_8\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3_n_8\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4__0_n_8\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5__0_n_8\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw[0]_i_1__0_n_8\,
      Q => \usedw_reg__0\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[4]_i_1_n_15\,
      Q => \usedw_reg__0\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[4]_i_1_n_14\,
      Q => \usedw_reg__0\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[4]_i_1_n_13\,
      Q => \usedw_reg__0\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[4]_i_1_n_12\,
      Q => \usedw_reg__0\(4),
      R => \^sr\(0)
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_8\,
      CO(2) => \usedw_reg[4]_i_1_n_9\,
      CO(1) => \usedw_reg[4]_i_1_n_10\,
      CO(0) => \usedw_reg[4]_i_1_n_11\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => \usedw_reg[4]_i_1_n_12\,
      O(2) => \usedw_reg[4]_i_1_n_13\,
      O(1) => \usedw_reg[4]_i_1_n_14\,
      O(0) => \usedw_reg[4]_i_1_n_15\,
      S(3) => \usedw[4]_i_3__0_n_8\,
      S(2) => \usedw[4]_i_4__0_n_8\,
      S(1) => \usedw[4]_i_5__0_n_8\,
      S(0) => \usedw[4]_i_6_n_8\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[7]_i_2_n_15\,
      Q => \usedw_reg__0\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[7]_i_2_n_14\,
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_8\,
      D => \usedw_reg[7]_i_2_n_13\,
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_8\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_10\,
      CO(0) => \usedw_reg[7]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_13\,
      O(1) => \usedw_reg[7]_i_2_n_14\,
      O(0) => \usedw_reg[7]_i_2_n_15\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_8\,
      S(1) => \usedw[7]_i_4__0_n_8\,
      S(0) => \usedw[7]_i_5__0_n_8\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_8\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_8\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_8\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_8\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_8\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_8\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_8\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_8\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_8\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => \^gmem1_wready\,
      I1 => \^q_tmp_reg[0]_0\,
      I2 => \waddr[7]_i_3__1_n_8\,
      I3 => \^q_tmp_reg[0]_3\,
      I4 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_4__0_n_8\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_5_n_8\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_8\
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF20"
    )
        port map (
      I0 => Q(7),
      I1 => \waddr[7]_i_6_n_8\,
      I2 => \j6_reg_473_reg[2]\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(6),
      O => \waddr[7]_i_3__1_n_8\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_8\
    );
\waddr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_5_n_8\
    );
\waddr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_11_fu_960_p1(1),
      I1 => tmp_11_fu_960_p1(0),
      O => \waddr[7]_i_6_n_8\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_8\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_8\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_8\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_8\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_8\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_8\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_8\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_8\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_8\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_8\ : STD_LOGIC;
  signal empty_n_i_1_n_8 : STD_LOGIC;
  signal \empty_n_i_2__2_n_8\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_8\ : STD_LOGIC;
  signal empty_n_reg_n_8 : STD_LOGIC;
  signal \full_n_i_1__4_n_8\ : STD_LOGIC;
  signal \full_n_i_2__10_n_8\ : STD_LOGIC;
  signal \full_n_i_3__2_n_8\ : STD_LOGIC;
  signal \^m_axi_gmem1_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_8\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_8\ : STD_LOGIC;
  signal \mem_reg_i_12__0_n_8\ : STD_LOGIC;
  signal \mem_reg_i_13__0_n_8\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_8\ : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_14 : STD_LOGIC;
  signal mem_reg_n_15 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_26 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_28 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal mem_reg_n_38 : STD_LOGIC;
  signal mem_reg_n_39 : STD_LOGIC;
  signal mem_reg_n_40 : STD_LOGIC;
  signal mem_reg_n_41 : STD_LOGIC;
  signal mem_reg_n_8 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_8_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_8_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_8_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_8\ : STD_LOGIC;
  signal show_ahead_reg_n_8 : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_8\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_8\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_15\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_8\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_8\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_8\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_8\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair125";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \mem_reg_i_11__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mem_reg_i_12__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair122";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair131";
begin
  beat_valid <= \^beat_valid\;
  m_axi_gmem1_RREADY <= \^m_axi_gmem1_rready\;
\bus_equal_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      O => E(0)
    );
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[0]_i_1_n_8\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[1]_i_1_n_8\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[2]_i_1_n_8\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_8,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[34]_i_2_n_8\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[3]_i_1_n_8\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[4]_i_1_n_8\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[5]_i_1_n_8\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[6]_i_1_n_8\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_8_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_8,
      O => \dout_buf[7]_i_1_n_8\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_8\,
      Q => Q(0),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_8\,
      Q => Q(1),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_8\,
      Q => Q(2),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_8\,
      Q => Q(8),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_8\,
      Q => Q(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_8\,
      Q => Q(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_8\,
      Q => Q(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_8\,
      Q => Q(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_8\,
      Q => Q(7),
      R => SR(0)
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => empty_n_reg_n_8,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      O => \dout_valid_i_1__1_n_8\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_8\,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__2_n_8\,
      I1 => \usedw_reg__0\(4),
      I2 => \empty_n_i_3__2_n_8\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_8,
      O => empty_n_i_1_n_8
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \empty_n_i_2__2_n_8\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(0),
      I4 => \usedw_reg__0\(1),
      O => \empty_n_i_3__2_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_8,
      Q => empty_n_reg_n_8,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__10_n_8\,
      I2 => \full_n_i_3__2_n_8\,
      I3 => m_axi_gmem1_RVALID,
      I4 => \^m_axi_gmem1_rready\,
      I5 => pop,
      O => \full_n_i_1__4_n_8\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(4),
      O => \full_n_i_2__10_n_8\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__2_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_8\,
      Q => \^m_axi_gmem1_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_gmem1_RDATA(15 downto 0),
      DIBDI(15 downto 0) => m_axi_gmem1_RDATA(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_gmem1_RLAST,
      DOADO(15) => mem_reg_n_8,
      DOADO(14) => mem_reg_n_9,
      DOADO(13) => mem_reg_n_10,
      DOADO(12) => mem_reg_n_11,
      DOADO(11) => mem_reg_n_12,
      DOADO(10) => mem_reg_n_13,
      DOADO(9) => mem_reg_n_14,
      DOADO(8) => mem_reg_n_15,
      DOADO(7 downto 0) => q_buf(7 downto 0),
      DOBDO(15) => mem_reg_n_24,
      DOBDO(14) => mem_reg_n_25,
      DOBDO(13) => mem_reg_n_26,
      DOBDO(12) => mem_reg_n_27,
      DOBDO(11) => mem_reg_n_28,
      DOBDO(10) => mem_reg_n_29,
      DOBDO(9) => mem_reg_n_30,
      DOBDO(8) => mem_reg_n_31,
      DOBDO(7) => mem_reg_n_32,
      DOBDO(6) => mem_reg_n_33,
      DOBDO(5) => mem_reg_n_34,
      DOBDO(4) => mem_reg_n_35,
      DOBDO(3) => mem_reg_n_36,
      DOBDO(2) => mem_reg_n_37,
      DOBDO(1) => mem_reg_n_38,
      DOBDO(0) => mem_reg_n_39,
      DOPADOP(1) => mem_reg_n_40,
      DOPADOP(0) => mem_reg_n_41,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem1_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem1_RVALID,
      WEBWE(2) => m_axi_gmem1_RVALID,
      WEBWE(1) => m_axi_gmem1_RVALID,
      WEBWE(0) => m_axi_gmem1_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_n_8_[5]\,
      I1 => \raddr_reg_n_8_[3]\,
      I2 => \raddr_reg_n_8_[1]\,
      I3 => \raddr_reg_n_8_[0]\,
      I4 => \raddr_reg_n_8_[2]\,
      I5 => \raddr_reg_n_8_[4]\,
      O => \mem_reg_i_10__0_n_8\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_n_8_[4]\,
      I1 => \raddr_reg_n_8_[2]\,
      I2 => \raddr_reg_n_8_[0]\,
      I3 => \raddr_reg_n_8_[1]\,
      I4 => \raddr_reg_n_8_[3]\,
      O => \mem_reg_i_11__0_n_8\
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_8_[1]\,
      I1 => \raddr_reg_n_8_[0]\,
      O => \mem_reg_i_12__0_n_8\
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_8_[7]\,
      I1 => \raddr_reg_n_8_[6]\,
      I2 => \raddr_reg_n_8_[0]\,
      I3 => \raddr_reg_n_8_[1]\,
      O => \mem_reg_i_13__0_n_8\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_8\,
      I2 => \mem_reg_i_10__0_n_8\,
      I3 => \raddr_reg_n_8_[6]\,
      I4 => \raddr_reg_n_8_[7]\,
      O => rnext(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_8\,
      I2 => \raddr_reg_n_8_[6]\,
      I3 => \mem_reg_i_10__0_n_8\,
      O => rnext(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_8\,
      I2 => \raddr_reg_n_8_[5]\,
      I3 => \mem_reg_i_11__0_n_8\,
      O => rnext(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_8\,
      I2 => \raddr_reg_n_8_[4]\,
      I3 => \raddr_reg_n_8_[2]\,
      I4 => \mem_reg_i_12__0_n_8\,
      I5 => \raddr_reg_n_8_[3]\,
      O => rnext(4)
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_8\,
      I2 => \raddr_reg_n_8_[3]\,
      I3 => \raddr_reg_n_8_[1]\,
      I4 => \raddr_reg_n_8_[0]\,
      I5 => \raddr_reg_n_8_[2]\,
      O => rnext(3)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_8\,
      I2 => \raddr_reg_n_8_[2]\,
      I3 => \raddr_reg_n_8_[0]\,
      I4 => \raddr_reg_n_8_[1]\,
      O => rnext(2)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg_n_8_[1]\,
      I2 => \raddr_reg_n_8_[0]\,
      I3 => \mem_reg_i_9__0_n_8\,
      O => rnext(1)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755500007555FFFF"
    )
        port map (
      I0 => empty_n_reg_n_8,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      I4 => \raddr_reg_n_8_[0]\,
      I5 => \mem_reg_i_9__0_n_8\,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \mem_reg_i_13__0_n_8\,
      I1 => \raddr_reg_n_8_[2]\,
      I2 => \raddr_reg_n_8_[3]\,
      I3 => \raddr_reg_n_8_[4]\,
      I4 => \raddr_reg_n_8_[5]\,
      I5 => pop,
      O => \mem_reg_i_9__0_n_8\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(0),
      Q => \q_tmp_reg_n_8_[0]\,
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(1),
      Q => \q_tmp_reg_n_8_[1]\,
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(2),
      Q => \q_tmp_reg_n_8_[2]\,
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RLAST,
      Q => \q_tmp_reg_n_8_[34]\,
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(3),
      Q => \q_tmp_reg_n_8_[3]\,
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(4),
      Q => \q_tmp_reg_n_8_[4]\,
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(5),
      Q => \q_tmp_reg_n_8_[5]\,
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(6),
      Q => \q_tmp_reg_n_8_[6]\,
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(7),
      Q => \q_tmp_reg_n_8_[7]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_8_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_8_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_8_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_8_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_8_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_8_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_8_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_8_[7]\,
      R => SR(0)
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \show_ahead_i_2__0_n_8\,
      I4 => \usedw_reg__0\(0),
      I5 => pop,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      I2 => \^m_axi_gmem1_rready\,
      I3 => m_axi_gmem1_RVALID,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => \show_ahead_i_2__0_n_8\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_8,
      R => SR(0)
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__1_n_8\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^m_axi_gmem1_rready\,
      I2 => empty_n_reg_n_8,
      I3 => rdata_ack_t,
      I4 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I5 => \^beat_valid\,
      O => usedw19_out
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_8\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_8\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5_n_8\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => \^m_axi_gmem1_rready\,
      I3 => m_axi_gmem1_RVALID,
      O => \usedw[4]_i_6__0_n_8\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788888888"
    )
        port map (
      I0 => \^m_axi_gmem1_rready\,
      I1 => m_axi_gmem1_RVALID,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      I5 => empty_n_reg_n_8,
      O => \usedw[7]_i_1__1_n_8\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3__0_n_8\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4_n_8\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5_n_8\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw[0]_i_1__1_n_8\,
      Q => \usedw_reg__0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[4]_i_1__0_n_15\,
      Q => \usedw_reg__0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[4]_i_1__0_n_14\,
      Q => \usedw_reg__0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[4]_i_1__0_n_13\,
      Q => \usedw_reg__0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[4]_i_1__0_n_12\,
      Q => \usedw_reg__0\(4),
      R => SR(0)
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_8\,
      CO(2) => \usedw_reg[4]_i_1__0_n_9\,
      CO(1) => \usedw_reg[4]_i_1__0_n_10\,
      CO(0) => \usedw_reg[4]_i_1__0_n_11\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => \usedw_reg[4]_i_1__0_n_12\,
      O(2) => \usedw_reg[4]_i_1__0_n_13\,
      O(1) => \usedw_reg[4]_i_1__0_n_14\,
      O(0) => \usedw_reg[4]_i_1__0_n_15\,
      S(3) => \usedw[4]_i_3_n_8\,
      S(2) => \usedw[4]_i_4_n_8\,
      S(1) => \usedw[4]_i_5_n_8\,
      S(0) => \usedw[4]_i_6__0_n_8\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[7]_i_2__0_n_15\,
      Q => \usedw_reg__0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[7]_i_2__0_n_14\,
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_8\,
      D => \usedw_reg[7]_i_2__0_n_13\,
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_8\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__0_n_10\,
      CO(0) => \usedw_reg[7]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__0_n_13\,
      O(1) => \usedw_reg[7]_i_2__0_n_14\,
      O(0) => \usedw_reg[7]_i_2__0_n_15\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__0_n_8\,
      S(1) => \usedw[7]_i_4_n_8\,
      S(0) => \usedw[7]_i_5_n_8\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__1_n_8\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__1_n_8\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__1_n_8\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__1_n_8\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__2_n_8\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_8\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_8\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_8\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_8\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_gmem1_rready\,
      I1 => m_axi_gmem1_RVALID,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_8\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_8\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__1_n_8\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_8\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_8\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_8\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_8\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_8\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_8\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_8\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_8\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_8\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__1_n_8\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[7]_0\ : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data_valid : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem1_WLAST : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_8\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_8\ : STD_LOGIC;
  signal \full_n_i_2__8_n_8\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair211";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.awlen_buf_reg[3]\ <= \^could_multi_bursts.awlen_buf_reg[3]\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => next_burst,
      I1 => \bus_equal_gen.WVALID_Dummy_reg\,
      I2 => m_axi_gmem1_WREADY,
      I3 => m_axi_gmem1_WLAST,
      O => \bus_equal_gen.WLAST_Dummy_reg\
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg[7]_0\,
      I1 => \bus_equal_gen.len_cnt_reg[5]\(2),
      I2 => \^q\(2),
      I3 => \bus_equal_gen.len_cnt_reg[5]\(1),
      I4 => \^q\(1),
      I5 => \bus_equal_gen.WLAST_Dummy_i_4_n_8\,
      O => next_burst
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bus_equal_gen.len_cnt_reg[5]\(3),
      I2 => \^q\(0),
      I3 => \bus_equal_gen.len_cnt_reg[5]\(0),
      I4 => \bus_equal_gen.len_cnt_reg[5]\(4),
      I5 => \bus_equal_gen.len_cnt_reg[5]\(5),
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_8\
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => data_valid,
      I2 => \bus_equal_gen.WVALID_Dummy_reg\,
      I3 => m_axi_gmem1_WREADY,
      O => E(0)
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => \bus_equal_gen.len_cnt_reg[7]\(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(0),
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(1),
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(2),
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(3),
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => Q(7),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => Q(9),
      O => \^could_multi_bursts.awlen_buf_reg[3]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => Q(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => Q(6),
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => p_10_in,
      I4 => push,
      I5 => data_vld_reg_n_8,
      O => \data_vld_i_1__2_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDDFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_10_in,
      I2 => \full_n_i_2__8_n_8\,
      I3 => \could_multi_bursts.next_loop\,
      I4 => \^fifo_burst_ready\,
      I5 => invalid_len_event_reg2,
      O => \full_n_i_1__5_n_8\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_8_[1]\,
      I1 => \pout_reg_n_8_[0]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => data_vld_reg_n_8,
      O => \full_n_i_2__8_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_8\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^fifo_burst_ready\,
      I2 => \could_multi_bursts.next_loop\,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5B54A4A4A40"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_8,
      I2 => push,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[2]\,
      I5 => \pout_reg_n_8_[0]\,
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2CCC23CCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_8,
      I5 => p_10_in,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA86AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_8,
      I5 => p_10_in,
      O => \pout[2]_i_1_n_8\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      I2 => data_vld_reg_n_8,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \align_len_reg[22]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[31]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[45]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\ is
  signal \^align_len_reg[22]\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \data_vld_i_1__3_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_8\ : STD_LOGIC;
  signal \full_n_i_2__3_n_8\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_8 : STD_LOGIC;
  signal invalid_len_event_i_3_n_8 : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_8\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair228";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair232";
begin
  \align_len_reg[22]\(41 downto 0) <= \^align_len_reg[22]\(41 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  invalid_len_event_reg <= \^invalid_len_event_reg\;
  next_wreq <= \^next_wreq\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F000000FFFFFFFF"
    )
        port map (
      I0 => p_26_in,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => wreq_handling_reg,
      I3 => \^invalid_len_event_reg\,
      I4 => \^fifo_wreq_valid\,
      I5 => ap_rst_n,
      O => \align_len_reg[31]\(0)
    );
\align_len[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => wreq_handling_reg,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_26_in,
      O => E(0)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__3_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => p_26_in,
      I3 => \sect_cnt_reg[18]\(0),
      I4 => wreq_handling_reg,
      O => \^next_wreq\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_8\,
      I2 => \^next_wreq\,
      I3 => \^fifo_wreq_valid\,
      I4 => data_vld_reg_n_8,
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_i_1__6_n_8\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => \pout_reg_n_8_[2]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \state_reg[0]\(0),
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_i_2__3_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_8\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(34),
      O => \align_len_reg[14]\(2)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(33),
      O => \align_len_reg[14]\(1)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(32),
      O => \align_len_reg[14]\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(37),
      O => \align_len_reg[18]\(2)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(36),
      O => \align_len_reg[18]\(1)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(35),
      O => \align_len_reg[18]\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(41),
      O => S(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(40),
      O => S(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(39),
      O => S(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(38),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(31),
      O => \align_len_reg[9]\(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(30),
      O => \align_len_reg[9]\(0)
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => invalid_len_event_i_2_n_8,
      I1 => \^align_len_reg[22]\(32),
      I2 => \^align_len_reg[22]\(31),
      I3 => \^align_len_reg[22]\(30),
      I4 => invalid_len_event_i_3_n_8,
      O => \^invalid_len_event_reg\
    );
invalid_len_event_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^align_len_reg[22]\(36),
      I1 => \^align_len_reg[22]\(35),
      I2 => \^align_len_reg[22]\(34),
      I3 => \^align_len_reg[22]\(33),
      O => invalid_len_event_i_2_n_8
    );
invalid_len_event_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^align_len_reg[22]\(37),
      I1 => \^align_len_reg[22]\(38),
      I2 => \^align_len_reg[22]\(39),
      I3 => \^align_len_reg[22]\(40),
      I4 => \^align_len_reg[22]\(41),
      I5 => \^fifo_wreq_valid\,
      O => invalid_len_event_i_3_n_8
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]\(18),
      I2 => \end_addr_buf_reg[31]\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \align_len_reg[31]_1\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => \end_addr_buf_reg[31]\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \align_len_reg[31]_1\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \end_addr_buf_reg[31]\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \align_len_reg[31]_1\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => \align_len_reg[31]_0\(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \align_len_reg[31]_0\(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \end_addr_buf_reg[31]\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => \align_len_reg[31]_0\(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \end_addr_buf_reg[31]\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => \align_len_reg[31]_0\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(10),
      Q => \mem_reg[4][10]_srl5_n_8\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(11),
      Q => \mem_reg[4][11]_srl5_n_8\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(12),
      Q => \mem_reg[4][12]_srl5_n_8\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(13),
      Q => \mem_reg[4][13]_srl5_n_8\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(14),
      Q => \mem_reg[4][14]_srl5_n_8\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(15),
      Q => \mem_reg[4][15]_srl5_n_8\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(16),
      Q => \mem_reg[4][16]_srl5_n_8\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(17),
      Q => \mem_reg[4][17]_srl5_n_8\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(18),
      Q => \mem_reg[4][18]_srl5_n_8\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(19),
      Q => \mem_reg[4][19]_srl5_n_8\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(20),
      Q => \mem_reg[4][20]_srl5_n_8\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(21),
      Q => \mem_reg[4][21]_srl5_n_8\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(22),
      Q => \mem_reg[4][22]_srl5_n_8\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(23),
      Q => \mem_reg[4][23]_srl5_n_8\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(24),
      Q => \mem_reg[4][24]_srl5_n_8\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(25),
      Q => \mem_reg[4][25]_srl5_n_8\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(26),
      Q => \mem_reg[4][26]_srl5_n_8\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(27),
      Q => \mem_reg[4][27]_srl5_n_8\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(28),
      Q => \mem_reg[4][28]_srl5_n_8\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(29),
      Q => \mem_reg[4][29]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(30),
      Q => \mem_reg[4][32]_srl5_n_8\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(31),
      Q => \mem_reg[4][39]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(31),
      Q => \mem_reg[4][40]_srl5_n_8\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(31),
      Q => \mem_reg[4][41]_srl5_n_8\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(32),
      Q => \mem_reg[4][42]_srl5_n_8\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][45]_srl5_n_8\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][47]_srl5_n_8\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][48]_srl5_n_8\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][49]_srl5_n_8\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(4),
      Q => \mem_reg[4][4]_srl5_n_8\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][50]_srl5_n_8\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][51]_srl5_n_8\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][52]_srl5_n_8\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(5),
      Q => \mem_reg[4][5]_srl5_n_8\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(6),
      Q => \mem_reg[4][6]_srl5_n_8\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(7),
      Q => \mem_reg[4][7]_srl5_n_8\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(8),
      Q => \mem_reg[4][8]_srl5_n_8\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(9),
      Q => \mem_reg[4][9]_srl5_n_8\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[2]\,
      I5 => \pout_reg_n_8_[0]\,
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_8\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \^align_len_reg[22]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_8\,
      Q => \^align_len_reg[22]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_8\,
      Q => \^align_len_reg[22]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_8\,
      Q => \^align_len_reg[22]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_8\,
      Q => \^align_len_reg[22]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_8\,
      Q => \^align_len_reg[22]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_8\,
      Q => \^align_len_reg[22]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_8\,
      Q => \^align_len_reg[22]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_8\,
      Q => \^align_len_reg[22]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_8\,
      Q => \^align_len_reg[22]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_8\,
      Q => \^align_len_reg[22]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \^align_len_reg[22]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_8\,
      Q => \^align_len_reg[22]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_8\,
      Q => \^align_len_reg[22]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_8\,
      Q => \^align_len_reg[22]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_8\,
      Q => \^align_len_reg[22]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_8\,
      Q => \^align_len_reg[22]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_8\,
      Q => \^align_len_reg[22]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_8\,
      Q => \^align_len_reg[22]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_8\,
      Q => \^align_len_reg[22]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_8\,
      Q => \^align_len_reg[22]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_8\,
      Q => \^align_len_reg[22]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \^align_len_reg[22]\(2),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_8\,
      Q => \^align_len_reg[22]\(30),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_8\,
      Q => \^align_len_reg[22]\(31),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \^align_len_reg[22]\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][40]_srl5_n_8\,
      Q => \^align_len_reg[22]\(32),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][41]_srl5_n_8\,
      Q => \^align_len_reg[22]\(33),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_8\,
      Q => \^align_len_reg[22]\(34),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][45]_srl5_n_8\,
      Q => \^align_len_reg[22]\(35),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][47]_srl5_n_8\,
      Q => \^align_len_reg[22]\(36),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][48]_srl5_n_8\,
      Q => \^align_len_reg[22]\(37),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][49]_srl5_n_8\,
      Q => \^align_len_reg[22]\(38),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_8\,
      Q => \^align_len_reg[22]\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][50]_srl5_n_8\,
      Q => \^align_len_reg[22]\(39),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][51]_srl5_n_8\,
      Q => \^align_len_reg[22]\(40),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][52]_srl5_n_8\,
      Q => \^align_len_reg[22]\(41),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_8\,
      Q => \^align_len_reg[22]\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_8\,
      Q => \^align_len_reg[22]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_8\,
      Q => \^align_len_reg[22]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_8\,
      Q => \^align_len_reg[22]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_8\,
      Q => \^align_len_reg[22]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => \^fifo_wreq_valid\,
      I3 => p_26_in,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[22]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \align_len_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\ is
  signal \^align_len_reg[22]\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5_n_8\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__8_n_8\ : STD_LOGIC;
  signal \full_n_i_2__5_n_8\ : STD_LOGIC;
  signal \invalid_len_event_i_2__0_n_8\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_8\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_8\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair137";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__1\ : label is "soft_lutpair140";
begin
  \align_len_reg[22]\(37 downto 0) <= \^align_len_reg[22]\(37 downto 0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(33),
      O => \align_len_reg[18]\(2)
    );
\align_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(32),
      O => \align_len_reg[18]\(1)
    );
\align_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(31),
      O => \align_len_reg[18]\(0)
    );
\align_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(37),
      O => S(3)
    );
\align_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(36),
      O => S(2)
    );
\align_len0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(35),
      O => S(1)
    );
\align_len0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(34),
      O => S(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(30),
      O => \align_len_reg[14]\(0)
    );
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_21_in,
      O => E(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4_n_8\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5_n_8\,
      O => \could_multi_bursts.last_loop__10\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => \sect_len_buf_reg[9]\(3),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_8\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => \sect_len_buf_reg[9]\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5_n_8\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_8_[0]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__5_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_8,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => p_21_in,
      I3 => \sect_cnt_reg[18]\(0),
      I4 => rreq_handling_reg,
      O => \^next_rreq\
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__5_n_8\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_8,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__8_n_8\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg_n_8_[2]\,
      I4 => \pout_reg_n_8_[0]\,
      I5 => \pout_reg_n_8_[1]\,
      O => \full_n_i_2__5_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_8\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \invalid_len_event_i_2__0_n_8\,
      I1 => \^align_len_reg[22]\(30),
      I2 => \^align_len_reg[22]\(31),
      I3 => \^align_len_reg[22]\(32),
      O => invalid_len_event0
    );
\invalid_len_event_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^align_len_reg[22]\(33),
      I1 => \^align_len_reg[22]\(34),
      I2 => \^align_len_reg[22]\(35),
      I3 => \^align_len_reg[22]\(36),
      I4 => \^align_len_reg[22]\(37),
      I5 => \^fifo_rreq_valid\,
      O => \invalid_len_event_i_2__0_n_8\
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]\(18),
      I2 => \end_addr_buf_reg[31]\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \start_addr_reg[2]_0\(2)
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => \end_addr_buf_reg[31]\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \start_addr_reg[2]_0\(1)
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \end_addr_buf_reg[31]\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \start_addr_reg[2]_0\(0)
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => \start_addr_reg[2]\(3)
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \start_addr_reg[2]\(2)
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \end_addr_buf_reg[31]\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => \start_addr_reg[2]\(1)
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \end_addr_buf_reg[31]\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => \start_addr_reg[2]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_8\
    );
\mem_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_8\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_8\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_8\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_8\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_8\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_8\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_8\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_8\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_8\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_8\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_8\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_8\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_8\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_8\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_8\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_8\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_8\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_8\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_8\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_8\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_8\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_8\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_8\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_8\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][45]_srl5_n_8\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][47]_srl5_n_8\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][48]_srl5_n_8\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][49]_srl5_n_8\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_8\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][50]_srl5_n_8\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][51]_srl5_n_8\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][52]_srl5_n_8\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_8\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_8\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_8\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_8\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_8_[0]\,
      A1 => \pout_reg_n_8_[1]\,
      A2 => \pout_reg_n_8_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_8\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[2]\,
      I5 => \pout_reg_n_8_[0]\,
      O => \pout[0]_i_1_n_8\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_8\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_8_[2]\,
      I1 => \pout_reg_n_8_[1]\,
      I2 => \pout_reg_n_8_[0]\,
      I3 => data_vld_reg_n_8,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_8\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_8\,
      Q => \^align_len_reg[22]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_8\,
      Q => \^align_len_reg[22]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_8\,
      Q => \^align_len_reg[22]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_8\,
      Q => \^align_len_reg[22]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_8\,
      Q => \^align_len_reg[22]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_8\,
      Q => \^align_len_reg[22]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_8\,
      Q => \^align_len_reg[22]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_8\,
      Q => \^align_len_reg[22]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_8\,
      Q => \^align_len_reg[22]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_8\,
      Q => \^align_len_reg[22]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_8\,
      Q => \^align_len_reg[22]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_8\,
      Q => \^align_len_reg[22]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_8\,
      Q => \^align_len_reg[22]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_8\,
      Q => \^align_len_reg[22]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_8\,
      Q => \^align_len_reg[22]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_8\,
      Q => \^align_len_reg[22]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_8\,
      Q => \^align_len_reg[22]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_8\,
      Q => \^align_len_reg[22]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_8\,
      Q => \^align_len_reg[22]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_8\,
      Q => \^align_len_reg[22]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_8\,
      Q => \^align_len_reg[22]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_8\,
      Q => \^align_len_reg[22]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_8\,
      Q => \^align_len_reg[22]\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_8\,
      Q => \^align_len_reg[22]\(3),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_8\,
      Q => \^align_len_reg[22]\(30),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][45]_srl5_n_8\,
      Q => \^align_len_reg[22]\(31),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][47]_srl5_n_8\,
      Q => \^align_len_reg[22]\(32),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][48]_srl5_n_8\,
      Q => \^align_len_reg[22]\(33),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][49]_srl5_n_8\,
      Q => \^align_len_reg[22]\(34),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_8\,
      Q => \^align_len_reg[22]\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][50]_srl5_n_8\,
      Q => \^align_len_reg[22]\(35),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][51]_srl5_n_8\,
      Q => \^align_len_reg[22]\(36),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][52]_srl5_n_8\,
      Q => \^align_len_reg[22]\(37),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_8\,
      Q => \^align_len_reg[22]\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_8\,
      Q => \^align_len_reg[22]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_8\,
      Q => \^align_len_reg[22]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_8\,
      Q => \^align_len_reg[22]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_8\,
      Q => \^align_len_reg[22]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \^fifo_rreq_valid\,
      I3 => p_21_in,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_cnt[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\ is
  port (
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_in : out STD_LOGIC;
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp : in STD_LOGIC;
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    wreq_handling_reg_0 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_3_n_8\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld1__0\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \empty_n_i_1__7_n_8\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__7_n_8\ : STD_LOGIC;
  signal \full_n_i_2__6_n_8\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_8\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_8\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal pop0_1 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1__0_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_8\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_8\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_8\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair216";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair217";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  p_26_in <= \^p_26_in\;
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => AWREADY_Dummy,
      I2 => ap_rst_n,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => \in\(0),
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808080808"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_3_n_8\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => AWVALID_Dummy,
      I3 => \throttl_cnt_reg[7]\,
      I4 => \throttl_cnt_reg[3]\,
      I5 => m_axi_gmem1_AWREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_3_n_8\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[18]\(0),
      I1 => \^p_26_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => wreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44C444C444C4"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => data_vld_reg_n_8,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_resp_ready,
      O => \data_vld_i_1__4_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_26_in\,
      I3 => fifo_wreq_valid,
      O => pop0
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__7_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_8\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_10_in,
      I2 => \full_n_i_2__6_n_8\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => fifo_resp_ready,
      O => \full_n_i_1__7_n_8\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__6_n_8\
    );
full_n_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => aw2b_bdata(0),
      I4 => aw2b_bdata(1),
      O => push
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_8\,
      Q => fifo_resp_ready,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_8\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \^could_multi_bursts.next_loop\,
      O => push_0
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_8\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => full_n_reg_0,
      I4 => m_axi_gmem1_BVALID,
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_8\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F078F0F00F870F0F"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg__0\(0),
      I3 => next_resp,
      I4 => need_wrsp,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__1_n_8\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__1_n_8\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => need_wrsp,
      I2 => next_resp,
      O => p_10_in
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15C0151500000000"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => fifo_resp_ready,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => next_resp,
      I4 => need_wrsp,
      I5 => data_vld_reg_n_8,
      O => \pout[3]_i_1__0_n_8\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_8\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__0\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => fifo_resp_ready,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_8\,
      D => \pout[0]_i_1__0_n_8\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_8\,
      D => \pout[1]_i_1__1_n_8\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_8\,
      D => \pout[2]_i_1__1_n_8\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_8\,
      D => \pout[3]_i_2__0_n_8\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0_1
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_1,
      D => \mem_reg[14][0]_srl15_n_8\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_1,
      D => \mem_reg[14][1]_srl15_n_8\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_26_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_len_buf[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => wreq_handling_reg_0,
      O => \^p_26_in\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_26_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_wreq_valid_buf_reg,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\ is
  port (
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : out STD_LOGIC;
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\ is
  signal \data_vld1__2\ : STD_LOGIC;
  signal \data_vld_i_1__6_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \empty_n_i_1__6_n_8\ : STD_LOGIC;
  signal empty_n_reg_n_8 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__9_n_8\ : STD_LOGIC;
  signal \full_n_i_2__7_n_8\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_8\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_8\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair133";
begin
  p_20_in <= \^p_20_in\;
  p_21_in <= \^p_21_in\;
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020AA202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => invalid_len_event_reg2,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_ARREADY,
      O => \^p_20_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => \could_multi_bursts.arlen_buf_reg[0]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FF00"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__10\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => \data_vld1__2\,
      I1 => p_10_in,
      I2 => \^p_20_in\,
      I3 => fifo_rctl_ready,
      I4 => data_vld_reg_n_8,
      O => \data_vld_i_1__6_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFAAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => beat_valid,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]\(0),
      I5 => empty_n_reg_n_8,
      O => \empty_n_i_1__6_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_8\,
      Q => empty_n_reg_n_8,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_rctl_ready,
      I2 => \^p_20_in\,
      I3 => \full_n_i_2__7_n_8\,
      I4 => p_10_in,
      O => \full_n_i_1__9_n_8\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_8,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__7_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_8\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__1_n_8\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_10_in,
      I2 => \^p_20_in\,
      I3 => fifo_rctl_ready,
      I4 => data_vld_reg_n_8,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_8\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => push,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_8\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => push
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => \data_vld1__2\,
      I1 => p_10_in,
      I2 => \^p_20_in\,
      I3 => fifo_rctl_ready,
      I4 => data_vld_reg_n_8,
      O => \pout[3]_i_1__1_n_8\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__1_n_8\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__2\
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A2A222222222"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => empty_n_reg_n_8,
      I2 => \dout_buf_reg[34]\(0),
      I3 => rdata_ack_t,
      I4 => \bus_equal_gen.rdata_valid_t_reg\,
      I5 => beat_valid,
      O => p_10_in
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => p_10_in,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_8\,
      D => \pout[0]_i_1__1_n_8\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_8\,
      D => \pout[1]_i_1__0_n_8\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_8\,
      D => \pout[2]_i_1__0_n_8\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_8\,
      D => \pout[3]_i_2__1_n_8\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F770F00"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => invalid_len_event,
      I3 => fifo_rreq_valid_buf_reg,
      I4 => rreq_handling_reg_0,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_21_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF00000000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__10\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => rreq_handling_reg_0,
      O => \^p_21_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\ is
  port (
    m_axi_gmem1_BREADY : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \i2_reg_346_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i2_reg_346_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i3_reg_357_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_380_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    gmem1_AWVALID : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    \j_reg_380_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : in STD_LOGIC;
    gmem1_AWREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \i4_reg_368_reg[3]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : in STD_LOGIC;
    \out_pix4_sum6_reg_1145_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix3_reg_1111_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum2_reg_1186_reg[1]\ : in STD_LOGIC;
    \gmem1_addr_4_reg_1216_reg[29]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \gmem1_addr_5_reg_1259_reg[29]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \out_pix4_sum2_reg_1186_reg[2]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[3]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[6]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[7]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[8]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[9]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[11]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[13]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[14]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[15]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[16]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[17]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[18]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[19]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[20]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[22]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[23]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[24]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[25]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[26]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[27]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[28]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[29]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[37]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \i2_reg_346_reg[13]\ : in STD_LOGIC;
    I_BREADY1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_reg_ioackin_gmem1_AWREADY_i_2_n_8 : STD_LOGIC;
  signal \data_p2[0]_i_4_n_8\ : STD_LOGIC;
  signal \data_p2[10]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[11]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[12]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[13]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[14]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[15]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[16]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[17]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[18]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[19]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[1]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[20]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[21]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[22]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[23]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[24]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[25]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[26]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[27]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[28]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[29]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[2]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[3]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[4]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[5]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[6]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[7]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[8]_i_3_n_8\ : STD_LOGIC;
  signal \data_p2[9]_i_3_n_8\ : STD_LOGIC;
  signal \data_vld_i_1__7_n_8\ : STD_LOGIC;
  signal data_vld_reg_n_8 : STD_LOGIC;
  signal \empty_n_i_1__5_n_8\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__10_n_8\ : STD_LOGIC;
  signal \full_n_i_3__0_n_8\ : STD_LOGIC;
  signal \^gmem1_awvalid\ : STD_LOGIC;
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__2_n_8\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_8\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_8\ : STD_LOGIC;
  signal \pout_reg_n_8_[0]\ : STD_LOGIC;
  signal \pout_reg_n_8_[1]\ : STD_LOGIC;
  signal \pout_reg_n_8_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_CS_fsm[43]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_CS_fsm[55]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_p2[0]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \empty_n_i_1__5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i2_reg_346[20]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \i2_reg_346[20]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i3_reg_357[20]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \j_reg_380[10]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \j_reg_380[10]_i_2\ : label is "soft_lutpair225";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  gmem1_AWVALID <= \^gmem1_awvalid\;
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555545"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I1 => Q(0),
      I2 => \data_p2[0]_i_4_n_8\,
      I3 => Q(5),
      I4 => \ap_CS_fsm_reg[37]_0\,
      I5 => Q(8),
      O => \^gmem1_awvalid\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => \^empty_n_reg_0\,
      I2 => Q(3),
      O => \^d\(1)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => \^empty_n_reg_0\,
      O => \^d\(2)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(6),
      I1 => \^empty_n_reg_0\,
      I2 => Q(7),
      O => \^d\(3)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7222"
    )
        port map (
      I0 => Q(4),
      I1 => \i2_reg_346_reg[13]\,
      I2 => \^empty_n_reg_0\,
      I3 => Q(10),
      O => \^d\(4)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(9),
      I1 => \^empty_n_reg_0\,
      I2 => Q(10),
      O => \^d\(5)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \i4_reg_368_reg[3]\,
      I1 => Q(11),
      I2 => \^empty_n_reg_0\,
      I3 => Q(14),
      O => \^d\(6)
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(13),
      I1 => \^empty_n_reg_0\,
      I2 => Q(14),
      O => \^d\(7)
    );
\ap_CS_fsm[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(16),
      I1 => \^empty_n_reg_0\,
      I2 => Q(17),
      O => \^d\(8)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800FF"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I2 => gmem1_AWREADY,
      I3 => \ap_CS_fsm_reg[7]\,
      I4 => Q(1),
      O => \^d\(0)
    );
ap_reg_ioackin_gmem1_AWREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_gmem1_AWREADY_i_2_n_8,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      O => ap_reg_ioackin_gmem1_AWREADY_reg
    );
ap_reg_ioackin_gmem1_AWREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(8),
      I1 => Q(15),
      I2 => Q(12),
      I3 => Q(5),
      I4 => \data_p2[0]_i_4_n_8\,
      I5 => Q(0),
      O => ap_reg_ioackin_gmem1_AWREADY_i_2_n_8
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[0]\,
      I1 => \ap_CS_fsm_reg[37]\,
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(0),
      I4 => \data_p2[0]_i_4_n_8\,
      I5 => \out_pix3_reg_1111_reg[29]\(0),
      O => \data_p2_reg[29]\(0)
    );
\data_p2[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(1),
      O => \data_p2[0]_i_4_n_8\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\,
      I1 => \data_p2[10]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(9),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(9),
      O => \data_p2_reg[29]\(10)
    );
\data_p2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111110000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      I2 => \out_pix4_sum6_reg_1145_reg[29]\(10),
      I3 => Q(1),
      I4 => \^empty_n_reg_0\,
      I5 => \out_pix3_reg_1111_reg[29]\(10),
      O => \data_p2[10]_i_3_n_8\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[11]\,
      I1 => \data_p2[11]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(10),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(10),
      O => \data_p2_reg[29]\(11)
    );
\data_p2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(11),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(11),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[11]_i_3_n_8\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_1\,
      I1 => \data_p2[12]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(11),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(11),
      O => \data_p2_reg[29]\(12)
    );
\data_p2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111110000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      I2 => \out_pix4_sum6_reg_1145_reg[29]\(12),
      I3 => Q(1),
      I4 => \^empty_n_reg_0\,
      I5 => \out_pix3_reg_1111_reg[29]\(12),
      O => \data_p2[12]_i_3_n_8\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[13]\,
      I1 => \data_p2[13]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(12),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(12),
      O => \data_p2_reg[29]\(13)
    );
\data_p2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(13),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(13),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[13]_i_3_n_8\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[14]\,
      I1 => \data_p2[14]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(13),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(13),
      O => \data_p2_reg[29]\(14)
    );
\data_p2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(14),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(14),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[14]_i_3_n_8\
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[15]\,
      I1 => \data_p2[15]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(14),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(14),
      O => \data_p2_reg[29]\(15)
    );
\data_p2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(15),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(15),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[15]_i_3_n_8\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[16]\,
      I1 => \data_p2[16]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(15),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(15),
      O => \data_p2_reg[29]\(16)
    );
\data_p2[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(16),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(16),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[16]_i_3_n_8\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[17]\,
      I1 => \data_p2[17]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(16),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(16),
      O => \data_p2_reg[29]\(17)
    );
\data_p2[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(17),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(17),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[17]_i_3_n_8\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[18]\,
      I1 => \data_p2[18]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(17),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(17),
      O => \data_p2_reg[29]\(18)
    );
\data_p2[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(18),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(18),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[18]_i_3_n_8\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[19]\,
      I1 => \data_p2[19]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(18),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(18),
      O => \data_p2_reg[29]\(19)
    );
\data_p2[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(19),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(19),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[19]_i_3_n_8\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[1]\,
      I1 => \data_p2[1]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(0),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(0),
      O => \data_p2_reg[29]\(1)
    );
\data_p2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(1),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(1),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[1]_i_3_n_8\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[20]\,
      I1 => \data_p2[20]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(19),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(19),
      O => \data_p2_reg[29]\(20)
    );
\data_p2[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(20),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(20),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[20]_i_3_n_8\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_2\,
      I1 => \data_p2[21]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(20),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(20),
      O => \data_p2_reg[29]\(21)
    );
\data_p2[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111110000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      I2 => \out_pix4_sum6_reg_1145_reg[29]\(21),
      I3 => Q(1),
      I4 => \^empty_n_reg_0\,
      I5 => \out_pix3_reg_1111_reg[29]\(21),
      O => \data_p2[21]_i_3_n_8\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[22]\,
      I1 => \data_p2[22]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(21),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(21),
      O => \data_p2_reg[29]\(22)
    );
\data_p2[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(22),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(22),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[22]_i_3_n_8\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[23]\,
      I1 => \data_p2[23]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(22),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(22),
      O => \data_p2_reg[29]\(23)
    );
\data_p2[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(23),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(23),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[23]_i_3_n_8\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[24]\,
      I1 => \data_p2[24]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(23),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(23),
      O => \data_p2_reg[29]\(24)
    );
\data_p2[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(24),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(24),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[24]_i_3_n_8\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[25]\,
      I1 => \data_p2[25]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(24),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(24),
      O => \data_p2_reg[29]\(25)
    );
\data_p2[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(25),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(25),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[25]_i_3_n_8\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[26]\,
      I1 => \data_p2[26]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(25),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(25),
      O => \data_p2_reg[29]\(26)
    );
\data_p2[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(26),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(26),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[26]_i_3_n_8\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[27]\,
      I1 => \data_p2[27]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(26),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(26),
      O => \data_p2_reg[29]\(27)
    );
\data_p2[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(27),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(27),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[27]_i_3_n_8\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[28]\,
      I1 => \data_p2[28]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(27),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(27),
      O => \data_p2_reg[29]\(28)
    );
\data_p2[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(28),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(28),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[28]_i_3_n_8\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EE000EE0EEE0E"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\,
      I1 => \data_p2[29]_i_3_n_8\,
      I2 => Q(12),
      I3 => \gmem1_addr_5_reg_1259_reg[29]\(28),
      I4 => \gmem1_addr_4_reg_1216_reg[29]\(28),
      I5 => Q(15),
      O => \data_p2_reg[29]\(29)
    );
\data_p2[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111110000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      I2 => \out_pix4_sum6_reg_1145_reg[29]\(29),
      I3 => Q(1),
      I4 => \^empty_n_reg_0\,
      I5 => \out_pix3_reg_1111_reg[29]\(29),
      O => \data_p2[29]_i_3_n_8\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[2]\,
      I1 => \data_p2[2]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(1),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(1),
      O => \data_p2_reg[29]\(2)
    );
\data_p2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(2),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(2),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[2]_i_3_n_8\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[3]\,
      I1 => \data_p2[3]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(2),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(2),
      O => \data_p2_reg[29]\(3)
    );
\data_p2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(3),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(3),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[3]_i_3_n_8\
    );
\data_p2[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gmem1_awvalid\,
      I1 => gmem1_AWREADY,
      O => E(0)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[4]\,
      I1 => \data_p2[4]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(3),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(3),
      O => \data_p2_reg[29]\(4)
    );
\data_p2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(4),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(4),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[4]_i_3_n_8\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\,
      I1 => \data_p2[5]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(4),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(4),
      O => \data_p2_reg[29]\(5)
    );
\data_p2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111110000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(8),
      I2 => \out_pix4_sum6_reg_1145_reg[29]\(5),
      I3 => Q(1),
      I4 => \^empty_n_reg_0\,
      I5 => \out_pix3_reg_1111_reg[29]\(5),
      O => \data_p2[5]_i_3_n_8\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[6]\,
      I1 => \data_p2[6]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(5),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(5),
      O => \data_p2_reg[29]\(6)
    );
\data_p2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(6),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(6),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[6]_i_3_n_8\
    );
\data_p2[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[7]\,
      I1 => \data_p2[7]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(6),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(6),
      O => \data_p2_reg[29]\(7)
    );
\data_p2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(7),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[7]_i_3_n_8\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[8]\,
      I1 => \data_p2[8]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(7),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(7),
      O => \data_p2_reg[29]\(8)
    );
\data_p2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(8),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(8),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[8]_i_3_n_8\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EE0000E0EE"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[9]\,
      I1 => \data_p2[9]_i_3_n_8\,
      I2 => \gmem1_addr_4_reg_1216_reg[29]\(8),
      I3 => Q(15),
      I4 => Q(12),
      I5 => \gmem1_addr_5_reg_1259_reg[29]\(8),
      O => \data_p2_reg[29]\(9)
    );
\data_p2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020202020202"
    )
        port map (
      I0 => \out_pix3_reg_1111_reg[29]\(9),
      I1 => Q(8),
      I2 => Q(5),
      I3 => \out_pix4_sum6_reg_1145_reg[29]\(9),
      I4 => Q(1),
      I5 => \^empty_n_reg_0\,
      O => \data_p2[9]_i_3_n_8\
    );
\data_vld_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA2"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \pout_reg_n_8_[0]\,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[2]\,
      I5 => push,
      O => \data_vld_i_1__7_n_8\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__7_n_8\,
      Q => data_vld_reg_n_8,
      R => SR(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \^empty_n_reg_0\,
      O => \empty_n_i_1__5_n_8\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_8\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF8F8F8F8F"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => ap_rst_n,
      I3 => \full_n_i_3__0_n_8\,
      I4 => push,
      I5 => \^m_axi_gmem1_bready\,
      O => \full_n_i_1__10_n_8\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => I_BREADY1,
      I2 => Q(14),
      I3 => Q(17),
      I4 => Q(10),
      I5 => \^empty_n_reg_0\,
      O => pop0
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_8_[1]\,
      I1 => \pout_reg_n_8_[0]\,
      I2 => \pout_reg_n_8_[2]\,
      I3 => data_vld_reg_n_8,
      O => \full_n_i_3__0_n_8\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_8\,
      Q => \^m_axi_gmem1_bready\,
      R => '0'
    );
\i2_reg_346[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \^empty_n_reg_0\,
      O => \i2_reg_346_reg[6]\(0)
    );
\i2_reg_346[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(7),
      O => \i2_reg_346_reg[6]_0\(0)
    );
\i3_reg_357[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(10),
      O => \i3_reg_357_reg[0]\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(17),
      O => ap_done
    );
\j_reg_380[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \i4_reg_368_reg[3]\,
      I1 => Q(11),
      I2 => Q(14),
      I3 => \^empty_n_reg_0\,
      O => \j_reg_380_reg[1]\(0)
    );
\j_reg_380[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(14),
      O => \j_reg_380_reg[0]\(0)
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD222277778880"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \pout_reg_n_8_[2]\,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[0]\,
      I5 => push,
      O => \pout[0]_i_1__2_n_8\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22FF00FF007780"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \pout_reg_n_8_[2]\,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[0]\,
      I5 => push,
      O => \pout[1]_i_1__2_n_8\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2F0F0F0F0F0F070"
    )
        port map (
      I0 => data_vld_reg_n_8,
      I1 => pop0,
      I2 => \pout_reg_n_8_[2]\,
      I3 => \pout_reg_n_8_[1]\,
      I4 => \pout_reg_n_8_[0]\,
      I5 => push,
      O => \pout[2]_i_1__2_n_8\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__2_n_8\,
      Q => \pout_reg_n_8_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__2_n_8\,
      Q => \pout_reg_n_8_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__2_n_8\,
      Q => \pout_reg_n_8_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice is
  port (
    gmem1_AWREADY : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[0]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[7]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I_BREADY1 : out STD_LOGIC;
    \i5_reg_462_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm110_out : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \data_p2_reg[1]_0\ : out STD_LOGIC;
    \data_p2_reg[2]_0\ : out STD_LOGIC;
    \data_p2_reg[3]_0\ : out STD_LOGIC;
    \data_p2_reg[4]_0\ : out STD_LOGIC;
    \data_p2_reg[5]_0\ : out STD_LOGIC;
    \data_p2_reg[6]_0\ : out STD_LOGIC;
    \data_p2_reg[7]_0\ : out STD_LOGIC;
    \data_p2_reg[8]_0\ : out STD_LOGIC;
    \data_p2_reg[9]_0\ : out STD_LOGIC;
    \data_p2_reg[10]_0\ : out STD_LOGIC;
    \data_p2_reg[11]_0\ : out STD_LOGIC;
    \data_p2_reg[12]_0\ : out STD_LOGIC;
    \data_p2_reg[13]_0\ : out STD_LOGIC;
    \data_p2_reg[14]_0\ : out STD_LOGIC;
    \data_p2_reg[15]_0\ : out STD_LOGIC;
    \data_p2_reg[16]_0\ : out STD_LOGIC;
    \data_p2_reg[17]_0\ : out STD_LOGIC;
    \data_p2_reg[18]_0\ : out STD_LOGIC;
    \data_p2_reg[19]_0\ : out STD_LOGIC;
    \data_p2_reg[20]_0\ : out STD_LOGIC;
    \data_p2_reg[21]_0\ : out STD_LOGIC;
    \data_p2_reg[22]_0\ : out STD_LOGIC;
    \data_p2_reg[23]_0\ : out STD_LOGIC;
    \data_p2_reg[24]_0\ : out STD_LOGIC;
    \data_p2_reg[25]_0\ : out STD_LOGIC;
    \data_p2_reg[26]_0\ : out STD_LOGIC;
    \data_p2_reg[27]_0\ : out STD_LOGIC;
    \data_p2_reg[28]_0\ : out STD_LOGIC;
    \data_p2_reg[29]_0\ : out STD_LOGIC;
    \data_p2_reg[0]_1\ : out STD_LOGIC;
    \data_p1_reg[39]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[52]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \x_weight_0_i_reg_404_reg[2]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    edge_val_1_i_reg_1318 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_weight_0_i_reg_404_reg[5]\ : in STD_LOGIC;
    \i2_reg_346_reg[13]\ : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    \i_0_i_reg_416_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_reg_324_reg[10]\ : in STD_LOGIC;
    gmem1_WREADY : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[34]\ : in STD_LOGIC;
    \out_pix4_sum2_reg_1186_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_4_reg_1216_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem1_addr_5_reg_1259_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix4_sum1_reg_1167_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \i3_reg_357_reg[13]\ : in STD_LOGIC;
    \i5_reg_462_reg[17]\ : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_wreq_ack : in STD_LOGIC;
    gmem1_AWVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_ready_t_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[50]_i_2_n_8\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_8\ : STD_LOGIC;
  signal \data_p1[42]_i_3_n_8\ : STD_LOGIC;
  signal \data_p1[45]_i_2_n_8\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_8\ : STD_LOGIC;
  signal \^data_p1_reg[39]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \data_p2[32]_i_1_n_8\ : STD_LOGIC;
  signal \data_p2[39]_i_1_n_8\ : STD_LOGIC;
  signal \data_p2[42]_i_1_n_8\ : STD_LOGIC;
  signal gmem1_AWLEN1 : STD_LOGIC;
  signal \^gmem1_awready\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p1_from_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_8\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_8\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_8\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_CS_fsm[49]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ap_CS_fsm[50]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \data_p1[39]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_p2[0]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_p2[32]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_p2[39]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_p2[42]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_p2[45]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1318[5]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1318[7]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \i1_reg_335[0]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \i5_reg_462[20]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_25_cast_reg_1119[29]_i_1\ : label is "soft_lutpair245";
begin
  E(0) <= \^e\(0);
  \data_p1_reg[39]_0\ <= \^data_p1_reg[39]_0\;
  gmem1_AWREADY <= \^gmem1_awready\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => gmem1_AWVALID,
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_wreq_ack,
      I4 => gmem1_AWVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \i2_reg_346_reg[13]\,
      I1 => Q(4),
      I2 => \^gmem1_awready\,
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0EFE0"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I2 => Q(5),
      I3 => Q(6),
      I4 => gmem1_WREADY,
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => D(3)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => Q(13),
      I4 => \ap_CS_fsm_reg[34]\,
      I5 => \^e\(0),
      O => \ap_CS_fsm_reg[1]\
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222272"
    )
        port map (
      I0 => Q(7),
      I1 => \i3_reg_357_reg[13]\,
      I2 => Q(8),
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I4 => \^gmem1_awready\,
      O => D(4)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I2 => Q(1),
      I3 => \i_reg_324_reg[10]\,
      O => D(0)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \i_0_i_reg_416_reg[1]\(0),
      I1 => \i_0_i_reg_416_reg[1]\(1),
      I2 => Q(9),
      I3 => Q(10),
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I5 => \^gmem1_awready\,
      O => D(5)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EFE0E0"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I2 => Q(10),
      I3 => gmem1_WREADY,
      I4 => Q(11),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg,
      O => D(6)
    );
\ap_CS_fsm[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => Q(14),
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I2 => \^gmem1_awready\,
      I3 => Q(15),
      O => D(7)
    );
\ap_CS_fsm[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F33770F0F0044"
    )
        port map (
      I0 => \i5_reg_462_reg[17]\,
      I1 => Q(16),
      I2 => \ap_CS_fsm[50]_i_2_n_8\,
      I3 => \state_reg[0]_1\(0),
      I4 => Q(15),
      I5 => full_n_reg,
      O => D(8)
    );
\ap_CS_fsm[50]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I1 => \^gmem1_awready\,
      O => \ap_CS_fsm[50]_i_2_n_8\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAFFAA"
    )
        port map (
      I0 => Q(2),
      I1 => \^gmem1_awready\,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I3 => Q(3),
      I4 => empty_n_reg,
      O => D(1)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(0),
      O => \data_p1[0]_i_1__1_n_8\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(10),
      O => \data_p1[10]_i_1__0_n_8\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(11),
      O => \data_p1[11]_i_1__0_n_8\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(12),
      O => \data_p1[12]_i_1__0_n_8\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(13),
      O => \data_p1[13]_i_1__0_n_8\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(14),
      O => \data_p1[14]_i_1__0_n_8\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(15),
      O => \data_p1[15]_i_1__0_n_8\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(16),
      O => \data_p1[16]_i_1__0_n_8\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(17),
      O => \data_p1[17]_i_1__0_n_8\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(18),
      O => \data_p1[18]_i_1__0_n_8\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(19),
      O => \data_p1[19]_i_1__0_n_8\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(1),
      O => \data_p1[1]_i_1__1_n_8\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(20),
      O => \data_p1[20]_i_1__0_n_8\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(21),
      O => \data_p1[21]_i_1__0_n_8\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(22),
      O => \data_p1[22]_i_1__0_n_8\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(23),
      O => \data_p1[23]_i_1__0_n_8\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(24),
      O => \data_p1[24]_i_1__0_n_8\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(25),
      O => \data_p1[25]_i_1__0_n_8\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(26),
      O => \data_p1[26]_i_1__0_n_8\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(27),
      O => \data_p1[27]_i_1__0_n_8\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(28),
      O => \data_p1[28]_i_1__0_n_8\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(29),
      O => \data_p1[29]_i_1__0_n_8\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(2),
      O => \data_p1[2]_i_1__1_n_8\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B8BB"
    )
        port map (
      I0 => data_p2(32),
      I1 => load_p1_from_p2,
      I2 => Q(10),
      I3 => \data_p1[42]_i_3_n_8\,
      I4 => Q(15),
      I5 => ap_reg_ioackin_gmem1_AWREADY_reg,
      O => \data_p1[32]_i_1_n_8\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => data_p2(39),
      I1 => load_p1_from_p2,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I3 => Q(8),
      I4 => \^data_p1_reg[39]_0\,
      I5 => Q(5),
      O => \data_p1[39]_i_1_n_8\
    );
\data_p1[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(15),
      O => \^data_p1_reg[39]_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(3),
      O => \data_p1[3]_i_1__1_n_8\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBBBBBB8"
    )
        port map (
      I0 => data_p2(42),
      I1 => load_p1_from_p2,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I3 => Q(15),
      I4 => \data_p1[42]_i_3_n_8\,
      I5 => Q(10),
      O => \data_p1[42]_i_1_n_8\
    );
\data_p1[42]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => load_p1_from_p2
    );
\data_p1[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(5),
      O => \data_p1[42]_i_3_n_8\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => gmem1_AWVALID,
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(15),
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg,
      O => \data_p1[45]_i_2_n_8\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(4),
      O => \data_p1[4]_i_1__1_n_8\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(5),
      O => \data_p1[5]_i_1__1_n_8\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(6),
      O => \data_p1[6]_i_1__1_n_8\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(7),
      O => \data_p1[7]_i_1__1_n_8\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(8),
      O => \data_p1[8]_i_1__0_n_8\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[37]\(9),
      O => \data_p1[9]_i_1__0_n_8\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_8\,
      Q => \q_reg[52]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_8\,
      Q => \q_reg[52]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_8\,
      Q => \q_reg[52]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_8\,
      Q => \q_reg[52]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_8\,
      Q => \q_reg[52]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_8\,
      Q => \q_reg[52]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_8\,
      Q => \q_reg[52]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_8\,
      Q => \q_reg[52]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_8\,
      Q => \q_reg[52]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_8\,
      Q => \q_reg[52]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_8\,
      Q => \q_reg[52]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_8\,
      Q => \q_reg[52]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_8\,
      Q => \q_reg[52]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_8\,
      Q => \q_reg[52]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_8\,
      Q => \q_reg[52]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_8\,
      Q => \q_reg[52]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_8\,
      Q => \q_reg[52]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_8\,
      Q => \q_reg[52]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_8\,
      Q => \q_reg[52]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_8\,
      Q => \q_reg[52]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_8\,
      Q => \q_reg[52]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_8\,
      Q => \q_reg[52]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_8\,
      Q => \q_reg[52]\(2),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_8\,
      Q => \q_reg[52]\(30),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_8\,
      Q => \q_reg[52]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_8\,
      Q => \q_reg[52]\(3),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_8\,
      Q => \q_reg[52]\(32),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_2_n_8\,
      Q => \q_reg[52]\(33),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_8\,
      Q => \q_reg[52]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_8\,
      Q => \q_reg[52]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_8\,
      Q => \q_reg[52]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_8\,
      Q => \q_reg[52]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_8\,
      Q => \q_reg[52]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_8\,
      Q => \q_reg[52]\(9),
      R => '0'
    );
\data_p2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0BB0000F0BB"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(0),
      I1 => Q(8),
      I2 => \gmem1_addr_4_reg_1216_reg[0]\(0),
      I3 => Q(15),
      I4 => Q(10),
      I5 => \gmem1_addr_5_reg_1259_reg[0]\(0),
      O => \data_p2_reg[0]_0\
    );
\data_p2[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(15),
      I2 => Q(8),
      I3 => \out_pix4_sum1_reg_1167_reg[29]\(0),
      I4 => Q(5),
      O => \data_p2_reg[0]_1\
    );
\data_p2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF808"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix4_sum1_reg_1167_reg[29]\(10),
      I2 => Q(8),
      I3 => \out_pix4_sum2_reg_1186_reg[29]\(10),
      I4 => Q(10),
      I5 => Q(15),
      O => \data_p2_reg[10]_0\
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(11),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(11),
      I5 => Q(8),
      O => \data_p2_reg[11]_0\
    );
\data_p2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF808"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix4_sum1_reg_1167_reg[29]\(12),
      I2 => Q(8),
      I3 => \out_pix4_sum2_reg_1186_reg[29]\(12),
      I4 => Q(10),
      I5 => Q(15),
      O => \data_p2_reg[12]_0\
    );
\data_p2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(13),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(13),
      I5 => Q(8),
      O => \data_p2_reg[13]_0\
    );
\data_p2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(14),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(14),
      I5 => Q(8),
      O => \data_p2_reg[14]_0\
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(15),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(15),
      I5 => Q(8),
      O => \data_p2_reg[15]_0\
    );
\data_p2[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(16),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(16),
      I5 => Q(8),
      O => \data_p2_reg[16]_0\
    );
\data_p2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(17),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(17),
      I5 => Q(8),
      O => \data_p2_reg[17]_0\
    );
\data_p2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(18),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(18),
      I5 => Q(8),
      O => \data_p2_reg[18]_0\
    );
\data_p2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(19),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(19),
      I5 => Q(8),
      O => \data_p2_reg[19]_0\
    );
\data_p2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(1),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(1),
      I5 => Q(8),
      O => \data_p2_reg[1]_0\
    );
\data_p2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(20),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(20),
      I5 => Q(8),
      O => \data_p2_reg[20]_0\
    );
\data_p2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF808"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix4_sum1_reg_1167_reg[29]\(21),
      I2 => Q(8),
      I3 => \out_pix4_sum2_reg_1186_reg[29]\(21),
      I4 => Q(10),
      I5 => Q(15),
      O => \data_p2_reg[21]_0\
    );
\data_p2[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(22),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(22),
      I5 => Q(8),
      O => \data_p2_reg[22]_0\
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(23),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(23),
      I5 => Q(8),
      O => \data_p2_reg[23]_0\
    );
\data_p2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(24),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(24),
      I5 => Q(8),
      O => \data_p2_reg[24]_0\
    );
\data_p2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(25),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(25),
      I5 => Q(8),
      O => \data_p2_reg[25]_0\
    );
\data_p2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(26),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(26),
      I5 => Q(8),
      O => \data_p2_reg[26]_0\
    );
\data_p2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(27),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(27),
      I5 => Q(8),
      O => \data_p2_reg[27]_0\
    );
\data_p2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(28),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(28),
      I5 => Q(8),
      O => \data_p2_reg[28]_0\
    );
\data_p2[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(29),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(29),
      I5 => Q(8),
      O => \data_p2_reg[29]_0\
    );
\data_p2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(2),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(2),
      I5 => Q(8),
      O => \data_p2_reg[2]_0\
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(15),
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg,
      O => \data_p2[32]_i_1_n_8\
    );
\data_p2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I1 => Q(8),
      I2 => Q(15),
      I3 => Q(10),
      I4 => Q(5),
      O => \data_p2[39]_i_1_n_8\
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(3),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(3),
      I5 => Q(8),
      O => \data_p2_reg[3]_0\
    );
\data_p2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEF"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I1 => Q(15),
      I2 => Q(5),
      I3 => Q(8),
      I4 => Q(10),
      O => \data_p2[42]_i_1_n_8\
    );
\data_p2[45]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(15),
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg,
      O => gmem1_AWLEN1
    );
\data_p2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(4),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(4),
      I5 => Q(8),
      O => \data_p2_reg[4]_0\
    );
\data_p2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF808"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix4_sum1_reg_1167_reg[29]\(5),
      I2 => Q(8),
      I3 => \out_pix4_sum2_reg_1186_reg[29]\(5),
      I4 => Q(10),
      I5 => Q(15),
      O => \data_p2_reg[5]_0\
    );
\data_p2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(6),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(6),
      I5 => Q(8),
      O => \data_p2_reg[6]_0\
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(7),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(7),
      I5 => Q(8),
      O => \data_p2_reg[7]_0\
    );
\data_p2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(8),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(8),
      I5 => Q(8),
      O => \data_p2_reg[8]_0\
    );
\data_p2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFCFCFC"
    )
        port map (
      I0 => \out_pix4_sum2_reg_1186_reg[29]\(9),
      I1 => Q(10),
      I2 => Q(15),
      I3 => Q(5),
      I4 => \out_pix4_sum1_reg_1167_reg[29]\(9),
      I5 => Q(8),
      O => \data_p2_reg[9]_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \data_p2[32]_i_1_n_8\,
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \data_p2[39]_i_1_n_8\,
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \data_p2[42]_i_1_n_8\,
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => gmem1_AWLEN1,
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_ready_t_reg_0(0),
      D => \ap_CS_fsm_reg[37]\(9),
      Q => data_p2(9),
      R => '0'
    );
\edge_val_1_i_reg_1318[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000000"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg[2]\,
      I1 => O(1),
      I2 => O(0),
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I4 => \^gmem1_awready\,
      I5 => Q(10),
      O => \edge_val_1_i_reg_1318_reg[0]\
    );
\edge_val_1_i_reg_1318[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(10),
      I1 => \^gmem1_awready\,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg,
      O => ap_NS_fsm110_out
    );
\edge_val_1_i_reg_1318[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FF0000F100"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => \x_weight_0_i_reg_404_reg[5]\,
      I3 => Q(10),
      I4 => \ap_CS_fsm[50]_i_2_n_8\,
      I5 => edge_val_1_i_reg_1318(0),
      O => \edge_val_1_i_reg_1318_reg[6]\
    );
\edge_val_1_i_reg_1318[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F4440"
    )
        port map (
      I0 => O(1),
      I1 => Q(10),
      I2 => \^gmem1_awready\,
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I4 => edge_val_1_i_reg_1318(1),
      O => \edge_val_1_i_reg_1318_reg[7]\
    );
\i1_reg_335[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I2 => Q(3),
      I3 => empty_n_reg,
      O => I_BREADY1
    );
\i5_reg_462[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I1 => \^gmem1_awready\,
      I2 => Q(15),
      I3 => full_n_reg,
      O => \i5_reg_462_reg[0]\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => gmem1_AWVALID,
      I1 => rs2f_wreq_ack,
      I2 => \^gmem1_awready\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_8\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_8\,
      Q => \^gmem1_awready\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => gmem1_AWVALID,
      I2 => rs2f_wreq_ack,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__1_n_8\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      I2 => rs2f_wreq_ack,
      I3 => gmem1_AWVALID,
      O => \state[1]_i_1__1_n_8\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_8\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_8\,
      Q => state(1),
      S => SR(0)
    );
\tmp_25_cast_reg_1119[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem1_awready\,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmem1_addr_4_reg_1216_reg[29]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \i4_reg_368_reg[7]\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_reg_ioackin_gmem1_ARREADY : in STD_LOGIC;
    \i4_reg_368_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i3_reg_357_reg[13]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[28]\ : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \out_pix3_reg_1111_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2 : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2 is
  signal \ap_CS_fsm[29]_i_3_n_8\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[29]\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_8\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_8\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_8\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[9]\ : STD_LOGIC;
  signal gmem1_ARREADY : STD_LOGIC;
  signal \^gmem1_addr_4_reg_1216_reg[29]\ : STD_LOGIC;
  signal \^i4_reg_368_reg[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__3_n_8\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_8\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_8\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  \ap_CS_fsm_reg[29]\ <= \^ap_cs_fsm_reg[29]\;
  \gmem1_addr_4_reg_1216_reg[29]\ <= \^gmem1_addr_4_reg_1216_reg[29]\;
  \i4_reg_368_reg[7]\ <= \^i4_reg_368_reg[7]\;
  \state_reg[1]_0\(0) <= \^state_reg[1]_0\(0);
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010F00"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF11100000EE10"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => gmem1_ARREADY,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[29]\,
      I1 => Q(1),
      O => \^gmem1_addr_4_reg_1216_reg[29]\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8D8D8D8D8DD"
    )
        port map (
      I0 => Q(0),
      I1 => \i3_reg_357_reg[13]\,
      I2 => \ap_CS_fsm_reg[28]\,
      I3 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I4 => gmem1_ARREADY,
      I5 => ap_reg_ioackin_gmem1_ARREADY,
      O => D(0)
    );
\ap_CS_fsm[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^i4_reg_368_reg[7]\,
      I1 => \i4_reg_368_reg[10]\(3),
      I2 => \ap_CS_fsm[29]_i_3_n_8\,
      I3 => \i4_reg_368_reg[10]\(7),
      I4 => \i4_reg_368_reg[10]\(6),
      I5 => \i4_reg_368_reg[10]\(8),
      O => \^ap_cs_fsm_reg[29]\
    );
\ap_CS_fsm[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \i4_reg_368_reg[10]\(4),
      I1 => \i4_reg_368_reg[10]\(10),
      I2 => \i4_reg_368_reg[10]\(5),
      I3 => \i4_reg_368_reg[10]\(9),
      O => \ap_CS_fsm[29]_i_3_n_8\
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I1 => ap_reg_ioackin_gmem1_ARREADY,
      I2 => gmem1_ARREADY,
      O => D(1)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(0),
      O => \data_p1[0]_i_1__2_n_8\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(10),
      O => \data_p1[10]_i_1__1_n_8\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(11),
      O => \data_p1[11]_i_1__1_n_8\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(12),
      O => \data_p1[12]_i_1__1_n_8\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(13),
      O => \data_p1[13]_i_1__1_n_8\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(14),
      O => \data_p1[14]_i_1__1_n_8\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(15),
      O => \data_p1[15]_i_1__1_n_8\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(16),
      O => \data_p1[16]_i_1__1_n_8\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(17),
      O => \data_p1[17]_i_1__1_n_8\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(18),
      O => \data_p1[18]_i_1__1_n_8\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(19),
      O => \data_p1[19]_i_1__1_n_8\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(1),
      O => \data_p1[1]_i_1__2_n_8\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(20),
      O => \data_p1[20]_i_1__1_n_8\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(21),
      O => \data_p1[21]_i_1__1_n_8\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(22),
      O => \data_p1[22]_i_1__1_n_8\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(23),
      O => \data_p1[23]_i_1__1_n_8\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(24),
      O => \data_p1[24]_i_1__1_n_8\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(25),
      O => \data_p1[25]_i_1__1_n_8\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(26),
      O => \data_p1[26]_i_1__1_n_8\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(27),
      O => \data_p1[27]_i_1__1_n_8\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(28),
      O => \data_p1[28]_i_1__1_n_8\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010F011"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(29),
      O => \data_p1[29]_i_2_n_8\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(2),
      O => \data_p1[2]_i_1__2_n_8\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(3),
      O => \data_p1[3]_i_1__2_n_8\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(4),
      O => \data_p1[4]_i_1__2_n_8\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(5),
      O => \data_p1[5]_i_1__2_n_8\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(6),
      O => \data_p1[6]_i_1__2_n_8\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(7),
      O => \data_p1[7]_i_1__2_n_8\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(8),
      O => \data_p1[8]_i_1__1_n_8\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \out_pix3_reg_1111_reg[29]\(9),
      O => \data_p1[9]_i_1__1_n_8\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_8\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_8\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_8\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_8\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_8\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_8\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_8\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_8\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_8\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_8\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_8\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_8\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_8\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_8\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_8\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_8\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_8\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_8\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_8\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_8\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_8\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_8\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_8\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_8\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_8\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_8\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_8\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_8\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_8\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_8\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => gmem1_ARREADY,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(0),
      Q => \data_p2_reg_n_8_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(10),
      Q => \data_p2_reg_n_8_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(11),
      Q => \data_p2_reg_n_8_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(12),
      Q => \data_p2_reg_n_8_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(13),
      Q => \data_p2_reg_n_8_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(14),
      Q => \data_p2_reg_n_8_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(15),
      Q => \data_p2_reg_n_8_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(16),
      Q => \data_p2_reg_n_8_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(17),
      Q => \data_p2_reg_n_8_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(18),
      Q => \data_p2_reg_n_8_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(19),
      Q => \data_p2_reg_n_8_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(1),
      Q => \data_p2_reg_n_8_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(20),
      Q => \data_p2_reg_n_8_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(21),
      Q => \data_p2_reg_n_8_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(22),
      Q => \data_p2_reg_n_8_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(23),
      Q => \data_p2_reg_n_8_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(24),
      Q => \data_p2_reg_n_8_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(25),
      Q => \data_p2_reg_n_8_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(26),
      Q => \data_p2_reg_n_8_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(27),
      Q => \data_p2_reg_n_8_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(28),
      Q => \data_p2_reg_n_8_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(29),
      Q => \data_p2_reg_n_8_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(2),
      Q => \data_p2_reg_n_8_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(3),
      Q => \data_p2_reg_n_8_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(4),
      Q => \data_p2_reg_n_8_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(5),
      Q => \data_p2_reg_n_8_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(6),
      Q => \data_p2_reg_n_8_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(7),
      Q => \data_p2_reg_n_8_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(8),
      Q => \data_p2_reg_n_8_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \out_pix3_reg_1111_reg[29]\(9),
      Q => \data_p2_reg_n_8_[9]\,
      R => '0'
    );
\i4_reg_368[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \i4_reg_368_reg[10]\(1),
      I1 => \i4_reg_368_reg[10]\(0),
      I2 => \i4_reg_368_reg[10]\(2),
      O => \^i4_reg_368_reg[7]\
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0FE00FFFF"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => rs2f_rreq_ack,
      I3 => gmem1_ARREADY,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_8\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_8\,
      Q => gmem1_ARREADY,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FFFFFF10100000"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => gmem1_ARREADY,
      I3 => rs2f_rreq_ack,
      I4 => state(1),
      I5 => \^state_reg[1]_0\(0),
      O => \state[0]_i_1__3_n_8\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF0F"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_ARREADY,
      I1 => \^gmem1_addr_4_reg_1216_reg[29]\,
      I2 => \^state_reg[1]_0\(0),
      I3 => state(1),
      I4 => rs2f_rreq_ack,
      O => \state[1]_i_1__3_n_8\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_8\,
      Q => \^state_reg[1]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_8\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \j6_reg_473_reg[2]\ : out STD_LOGIC;
    \val_reg_1331_reg[0]\ : out STD_LOGIC;
    \j6_reg_473_reg[0]\ : out STD_LOGIC;
    \j6_reg_473_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_6_reg_1326_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \val_reg_1331_reg[0]_0\ : out STD_LOGIC;
    \i_6_reg_1326_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j6_reg_473_reg[2]_0\ : in STD_LOGIC;
    tmp_11_fu_960_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : in STD_LOGIC;
    \i5_reg_462_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_equal_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[0]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_8\ : STD_LOGIC;
  signal \data_p1[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_8_[7]\ : STD_LOGIC;
  signal \i_6_reg_1326[20]_i_4_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326[20]_i_5_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326[20]_i_6_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326[20]_i_7_n_8\ : STD_LOGIC;
  signal \^i_6_reg_1326_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_8\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_8\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_8\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^val_reg_1331_reg[0]\ : STD_LOGIC;
  signal \^val_reg_1331_reg[0]_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_6_reg_1326[20]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \j6_reg_473[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \j6_reg_473[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \val_reg_1331[7]_i_1\ : label is "soft_lutpair149";
begin
  \i_6_reg_1326_reg[0]\(0) <= \^i_6_reg_1326_reg[0]\(0);
  rdata_ack_t <= \^rdata_ack_t\;
  \val_reg_1331_reg[0]\ <= \^val_reg_1331_reg[0]\;
  \val_reg_1331_reg[0]_0\ <= \^val_reg_1331_reg[0]_0\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \^val_reg_1331_reg[0]\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^val_reg_1331_reg[0]\,
      I4 => \bus_equal_gen.rdata_valid_t_reg\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^val_reg_1331_reg[0]\,
      I1 => Q(0),
      I2 => full_n_reg,
      I3 => Q(1),
      O => D(0)
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__3_n_8\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__3_n_8\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__3_n_8\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__3_n_8\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__3_n_8\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__3_n_8\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__3_n_8\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \^val_reg_1331_reg[0]\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_8_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2__0_n_8\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__3_n_8\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_8\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_8\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_8\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_8\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_8\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_8\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2__0_n_8\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_8_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_8_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_8_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_8_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_8_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_8_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_8_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_8_[7]\,
      R => '0'
    );
\i_6_reg_1326[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^val_reg_1331_reg[0]_0\,
      I1 => Q(0),
      I2 => \^i_6_reg_1326_reg[0]\(0),
      O => \i_6_reg_1326_reg[0]_0\(0)
    );
\i_6_reg_1326[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \i_6_reg_1326[20]_i_4_n_8\,
      I1 => \i_6_reg_1326[20]_i_5_n_8\,
      I2 => \i5_reg_462_reg[20]\(17),
      I3 => \i5_reg_462_reg[20]\(8),
      I4 => \i5_reg_462_reg[20]\(16),
      I5 => \i_6_reg_1326[20]_i_6_n_8\,
      O => \^val_reg_1331_reg[0]_0\
    );
\i_6_reg_1326[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i5_reg_462_reg[20]\(2),
      I1 => \i5_reg_462_reg[20]\(1),
      I2 => \i5_reg_462_reg[20]\(14),
      I3 => \i5_reg_462_reg[20]\(0),
      I4 => \i5_reg_462_reg[20]\(3),
      I5 => \i5_reg_462_reg[20]\(11),
      O => \i_6_reg_1326[20]_i_4_n_8\
    );
\i_6_reg_1326[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i5_reg_462_reg[20]\(4),
      I1 => \i5_reg_462_reg[20]\(12),
      I2 => \i5_reg_462_reg[20]\(6),
      I3 => \i5_reg_462_reg[20]\(9),
      I4 => \i_6_reg_1326[20]_i_7_n_8\,
      O => \i_6_reg_1326[20]_i_5_n_8\
    );
\i_6_reg_1326[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \i5_reg_462_reg[20]\(18),
      I1 => \i5_reg_462_reg[20]\(10),
      I2 => \i5_reg_462_reg[20]\(20),
      I3 => \i5_reg_462_reg[20]\(15),
      O => \i_6_reg_1326[20]_i_6_n_8\
    );
\i_6_reg_1326[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \i5_reg_462_reg[20]\(13),
      I1 => \i5_reg_462_reg[20]\(19),
      I2 => \i5_reg_462_reg[20]\(7),
      I3 => \i5_reg_462_reg[20]\(5),
      O => \i_6_reg_1326[20]_i_7_n_8\
    );
\j6_reg_473[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A255A2"
    )
        port map (
      I0 => Q(1),
      I1 => \j6_reg_473_reg[2]_0\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => \^val_reg_1331_reg[0]\,
      O => \j6_reg_473_reg[0]\
    );
\j6_reg_473[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"286C"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_11_fu_960_p1(1),
      I2 => tmp_11_fu_960_p1(0),
      I3 => \^val_reg_1331_reg[0]\,
      O => \j6_reg_473_reg[1]\
    );
\j6_reg_473[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28806CCC"
    )
        port map (
      I0 => Q(1),
      I1 => \j6_reg_473_reg[2]_0\,
      I2 => tmp_11_fu_960_p1(1),
      I3 => tmp_11_fu_960_p1(0),
      I4 => \^val_reg_1331_reg[0]\,
      O => \j6_reg_473_reg[2]\
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \^val_reg_1331_reg[0]\,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_8\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_8\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \^val_reg_1331_reg[0]\,
      I3 => state(1),
      I4 => \^i_6_reg_1326_reg[0]\(0),
      O => \state[0]_i_1__2_n_8\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^i_6_reg_1326_reg[0]\(0),
      I1 => state(1),
      I2 => \^val_reg_1331_reg[0]\,
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1__2_n_8\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_8\,
      Q => \^i_6_reg_1326_reg[0]\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_8\,
      Q => state(1),
      S => SR(0)
    );
\val_reg_1331[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_6_reg_1326_reg[0]\(0),
      I2 => \^val_reg_1331_reg[0]_0\,
      O => \^val_reg_1331_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl is
  port (
    throttl_cnt1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC;
    \req_en__6\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : in STD_LOGIC;
    AWLEN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC;
  signal m_axi_gmem1_AWVALID_INST_0_i_2_n_8 : STD_LOGIC;
  signal m_axi_gmem1_AWVALID_INST_0_i_3_n_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[7]_i_5_n_8\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_6_n_8\ : STD_LOGIC;
  signal \throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of m_axi_gmem1_AWVALID_INST_0_i_2 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of m_axi_gmem1_AWVALID_INST_0_i_3 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \throttl_cnt[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_6\ : label is "soft_lutpair283";
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.loop_cnt_reg[5]\ <= \^could_multi_bursts.loop_cnt_reg[5]\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => m_axi_gmem1_AWREADY,
      I1 => \^could_multi_bursts.loop_cnt_reg[5]\,
      I2 => \throttl_cnt_reg__0\(7),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(1),
      I5 => \^q\(0),
      O => AWREADY_Dummy
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(7),
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \^q\(0),
      O => \could_multi_bursts.loop_cnt_reg[5]_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(2),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(4),
      O => \^could_multi_bursts.loop_cnt_reg[5]\
    );
m_axi_gmem1_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => m_axi_gmem1_AWVALID_INST_0_i_2_n_8,
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(7),
      I3 => m_axi_gmem1_AWVALID_INST_0_i_3_n_8,
      I4 => \throttl_cnt_reg__0\(2),
      I5 => \throttl_cnt_reg__0\(3),
      O => \req_en__6\
    );
m_axi_gmem1_AWVALID_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \throttl_cnt_reg__0\(1),
      O => m_axi_gmem1_AWVALID_INST_0_i_2_n_8
    );
m_axi_gmem1_AWVALID_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(5),
      O => m_axi_gmem1_AWVALID_INST_0_i_3_n_8
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \^q\(0),
      I2 => AWLEN(0),
      I3 => \throttl_cnt10_out__4\,
      O => p_0_in(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => AWLEN(1),
      I4 => \throttl_cnt10_out__4\,
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(1),
      I2 => \^q\(0),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt10_out__4\,
      I5 => AWLEN(2),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \throttl_cnt_reg__0\(3),
      I4 => \throttl_cnt10_out__4\,
      I5 => \throttl_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E01"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_8\,
      I1 => \throttl_cnt_reg__0\(4),
      I2 => \throttl_cnt10_out__4\,
      I3 => \throttl_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt[7]_i_5_n_8\,
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt10_out__4\,
      I4 => \throttl_cnt_reg__0\(6),
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(5),
      I1 => \throttl_cnt[7]_i_5_n_8\,
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt10_out__4\,
      I5 => \throttl_cnt_reg__0\(7),
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt[7]_i_6_n_8\,
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(7),
      I5 => \throttl_cnt_reg__0\(3),
      O => throttl_cnt1
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \throttl_cnt_reg__0\(3),
      O => \throttl_cnt[7]_i_5_n_8\
    );
\throttl_cnt[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(2),
      O => \throttl_cnt[7]_i_6_n_8\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => \throttl_cnt_reg__0\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \throttl_cnt_reg__0\(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \throttl_cnt_reg__0\(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \throttl_cnt_reg__0\(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \throttl_cnt_reg__0\(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => \throttl_cnt_reg__0\(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => \throttl_cnt_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb_DSP48_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC;
    \j_2_reg_1265_reg[8]\ : out STD_LOGIC;
    CEP : out STD_LOGIC;
    DUMMY_MUX_Z : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    j_0_i_reg_451 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_reg_380_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \i_0_i_reg_416_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_37_reg_1283_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb_DSP48_0 is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cep\ : STD_LOGIC;
  signal \^dummy_mux_z\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[30]_i_3_n_8\ : STD_LOGIC;
  signal g0_b1_n_8 : STD_LOGIC;
  signal g0_b2_n_8 : STD_LOGIC;
  signal \^j_2_reg_1265_reg[8]\ : STD_LOGIC;
  signal \^p_0\ : STD_LOGIC;
  signal p_i_3_n_8 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  B(0) <= \^b\(0);
  CEP <= \^cep\;
  DUMMY_MUX_Z <= \^dummy_mux_z\;
  E(0) <= \^e\(0);
  P(31 downto 0) <= \^p\(31 downto 0);
  SR(0) <= \^sr\(0);
  \j_2_reg_1265_reg[8]\ <= \^j_2_reg_1265_reg[8]\;
  p_0 <= \^p_0\;
\ap_CS_fsm[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \ap_CS_fsm[30]_i_3_n_8\,
      I1 => \^j_2_reg_1265_reg[8]\,
      I2 => \j_reg_380_reg[10]\(9),
      I3 => \j_reg_380_reg[10]\(8),
      I4 => \j_reg_380_reg[10]\(7),
      O => \^p_0\
    );
\ap_CS_fsm[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \j_reg_380_reg[10]\(6),
      I1 => \j_reg_380_reg[10]\(10),
      I2 => \j_reg_380_reg[10]\(4),
      I3 => \j_reg_380_reg[10]\(5),
      O => \ap_CS_fsm[30]_i_3_n_8\
    );
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0145"
    )
        port map (
      I0 => \tmp_37_reg_1283_reg[3]\(0),
      I1 => \tmp_37_reg_1283_reg[3]\(1),
      I2 => \tmp_37_reg_1283_reg[3]\(2),
      I3 => \tmp_37_reg_1283_reg[3]\(3),
      O => \^b\(0)
    );
g0_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01C2"
    )
        port map (
      I0 => \tmp_37_reg_1283_reg[3]\(0),
      I1 => \tmp_37_reg_1283_reg[3]\(1),
      I2 => \tmp_37_reg_1283_reg[3]\(2),
      I3 => \tmp_37_reg_1283_reg[3]\(3),
      O => g0_b1_n_8
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01C0"
    )
        port map (
      I0 => \tmp_37_reg_1283_reg[3]\(0),
      I1 => \tmp_37_reg_1283_reg[3]\(1),
      I2 => \tmp_37_reg_1283_reg[3]\(2),
      I3 => \tmp_37_reg_1283_reg[3]\(3),
      O => g0_b2_n_8
    );
\i_0_i_reg_416[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \^p_0\,
      I1 => Q(0),
      I2 => j_0_i_reg_451(0),
      I3 => j_0_i_reg_451(1),
      I4 => Q(2),
      O => \^sr\(0)
    );
\i_0_i_reg_416[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => j_0_i_reg_451(1),
      I2 => j_0_i_reg_451(0),
      O => \^e\(0)
    );
\j_2_reg_1265[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \j_reg_380_reg[10]\(2),
      I1 => \j_reg_380_reg[10]\(1),
      I2 => \j_reg_380_reg[10]\(0),
      I3 => \j_reg_380_reg[10]\(3),
      O => \^j_2_reg_1265_reg[8]\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => g0_b2_n_8,
      B(16) => g0_b2_n_8,
      B(15) => g0_b2_n_8,
      B(14) => g0_b2_n_8,
      B(13) => g0_b2_n_8,
      B(12) => g0_b2_n_8,
      B(11) => g0_b2_n_8,
      B(10) => g0_b2_n_8,
      B(9) => g0_b2_n_8,
      B(8) => g0_b2_n_8,
      B(7) => g0_b2_n_8,
      B(6) => g0_b2_n_8,
      B(5) => g0_b2_n_8,
      B(4) => g0_b2_n_8,
      B(3) => g0_b2_n_8,
      B(2) => g0_b2_n_8,
      B(1) => g0_b1_n_8,
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 32) => B"0000000000000000",
      C(31 downto 0) => \^p\(31 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(3),
      CEB2 => CEB2,
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^cep\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 5) => B"01",
      OPMODE(4) => \^dummy_mux_z\,
      OPMODE(3) => '0',
      OPMODE(2) => p_i_3_n_8,
      OPMODE(1) => '0',
      OPMODE(0) => p_i_3_n_8,
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => \^sr\(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => Q(4),
      I1 => \i_0_i_reg_416_reg[1]\(0),
      I2 => \i_0_i_reg_416_reg[1]\(1),
      I3 => Q(1),
      O => \^cep\
    );
p_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \i_0_i_reg_416_reg[1]\(0),
      I1 => \i_0_i_reg_416_reg[1]\(1),
      I2 => Q(1),
      O => p_i_3_n_8
    );
\tmp_35_reg_1254[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => \i_0_i_reg_416_reg[1]\(1),
      I2 => \i_0_i_reg_416_reg[1]\(0),
      O => \^dummy_mux_z\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem0_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    gmem0_ARVALID : in STD_LOGIC;
    gmem0_RREADY : in STD_LOGIC;
    \Y_addr_reg_150_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read is
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \align_len_reg_n_8_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_8\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_11\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_55 : STD_LOGIC;
  signal buff_rdata_n_56 : STD_LOGIC;
  signal buff_rdata_n_57 : STD_LOGIC;
  signal buff_rdata_n_66 : STD_LOGIC;
  signal buff_rdata_n_67 : STD_LOGIC;
  signal buff_rdata_n_68 : STD_LOGIC;
  signal buff_rdata_n_69 : STD_LOGIC;
  signal buff_rdata_n_70 : STD_LOGIC;
  signal buff_rdata_n_71 : STD_LOGIC;
  signal buff_rdata_n_72 : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \bus_wide_gen.data_buf01_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_8\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_10\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_8 : STD_LOGIC;
  signal end_addr_carry_i_2_n_8 : STD_LOGIC;
  signal end_addr_carry_i_3_n_8 : STD_LOGIC;
  signal end_addr_carry_i_4_n_8 : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_8 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_10\ : STD_LOGIC;
  signal \first_sect_carry__0_n_11\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_8 : STD_LOGIC;
  signal first_sect_carry_i_2_n_8 : STD_LOGIC;
  signal first_sect_carry_i_3_n_8 : STD_LOGIC;
  signal first_sect_carry_i_4_n_8 : STD_LOGIC;
  signal first_sect_carry_n_10 : STD_LOGIC;
  signal first_sect_carry_n_11 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_10\ : STD_LOGIC;
  signal \last_sect_carry__0_n_11\ : STD_LOGIC;
  signal last_sect_carry_n_10 : STD_LOGIC;
  signal last_sect_carry_n_11 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem0_arlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem0_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_11\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_13\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_14\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_15\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_14 : STD_LOGIC;
  signal p_0_out_carry_n_15 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_8 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_8\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[9]\ : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair93";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair86";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair118";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem0_ARADDR(29 downto 0) <= \^m_axi_gmem0_araddr\(29 downto 0);
  \m_axi_gmem0_ARLEN[3]\(3 downto 0) <= \^m_axi_gmem0_arlen[3]\(3 downto 0);
  m_axi_gmem0_ARVALID <= \^m_axi_gmem0_arvalid\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_8_[31]\,
      R => SR(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      I1 => \start_addr_reg_n_8_[1]\,
      O => \beat_len_buf[1]_i_2_n_8\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_8_[31]\,
      I1 => \start_addr_reg_n_8_[0]\,
      O => \beat_len_buf[1]_i_3_n_8\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => SR(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => SR(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_8\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_9\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_10\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_8_[31]\,
      DI(0) => \align_len_reg_n_8_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_8_[31]\,
      S(2) => \align_len_reg_n_8_[31]\,
      S(1) => \beat_len_buf[1]_i_2_n_8\,
      S(0) => \beat_len_buf[1]_i_3_n_8\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => SR(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => SR(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => SR(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => SR(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_8\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_8\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_9\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_10\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_8_[31]\,
      S(2) => \align_len_reg_n_8_[31]\,
      S(1) => \align_len_reg_n_8_[31]\,
      S(0) => \align_len_reg_n_8_[31]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => SR(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => SR(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => SR(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_8\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_9\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_10\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_8_[31]\,
      S(2) => \align_len_reg_n_8_[31]\,
      S(1) => \align_len_reg_n_8_[31]\,
      S(0) => \align_len_reg_n_8_[31]\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      Q(2 downto 1) => usedw_reg(5 downto 4),
      Q(0) => usedw_reg(0),
      S(3) => buff_rdata_n_66,
      S(2) => buff_rdata_n_67,
      S(1) => buff_rdata_n_68,
      S(0) => buff_rdata_n_69,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[10]\ => buff_rdata_n_52,
      \bus_wide_gen.data_buf_reg[11]\ => buff_rdata_n_53,
      \bus_wide_gen.data_buf_reg[12]\ => buff_rdata_n_54,
      \bus_wide_gen.data_buf_reg[13]\ => buff_rdata_n_55,
      \bus_wide_gen.data_buf_reg[14]\ => buff_rdata_n_56,
      \bus_wide_gen.data_buf_reg[15]\ => buff_rdata_n_57,
      \bus_wide_gen.data_buf_reg[8]\ => buff_rdata_n_17,
      \bus_wide_gen.data_buf_reg[9]\ => buff_rdata_n_51,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      empty_n_reg_0(32) => data_pack(34),
      empty_n_reg_0(31) => buff_rdata_n_19,
      empty_n_reg_0(30) => buff_rdata_n_20,
      empty_n_reg_0(29) => buff_rdata_n_21,
      empty_n_reg_0(28) => buff_rdata_n_22,
      empty_n_reg_0(27) => buff_rdata_n_23,
      empty_n_reg_0(26) => buff_rdata_n_24,
      empty_n_reg_0(25) => buff_rdata_n_25,
      empty_n_reg_0(24) => buff_rdata_n_26,
      empty_n_reg_0(23) => buff_rdata_n_27,
      empty_n_reg_0(22) => buff_rdata_n_28,
      empty_n_reg_0(21) => buff_rdata_n_29,
      empty_n_reg_0(20) => buff_rdata_n_30,
      empty_n_reg_0(19) => buff_rdata_n_31,
      empty_n_reg_0(18) => buff_rdata_n_32,
      empty_n_reg_0(17) => buff_rdata_n_33,
      empty_n_reg_0(16) => buff_rdata_n_34,
      empty_n_reg_0(15) => buff_rdata_n_35,
      empty_n_reg_0(14) => buff_rdata_n_36,
      empty_n_reg_0(13) => buff_rdata_n_37,
      empty_n_reg_0(12) => buff_rdata_n_38,
      empty_n_reg_0(11) => buff_rdata_n_39,
      empty_n_reg_0(10) => buff_rdata_n_40,
      empty_n_reg_0(9) => buff_rdata_n_41,
      empty_n_reg_0(8) => buff_rdata_n_42,
      empty_n_reg_0(7) => buff_rdata_n_43,
      empty_n_reg_0(6) => buff_rdata_n_44,
      empty_n_reg_0(5) => buff_rdata_n_45,
      empty_n_reg_0(4) => buff_rdata_n_46,
      empty_n_reg_0(3) => buff_rdata_n_47,
      empty_n_reg_0(2) => buff_rdata_n_48,
      empty_n_reg_0(1) => buff_rdata_n_49,
      empty_n_reg_0(0) => buff_rdata_n_50,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      \q_reg[11]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_13\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_14\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_15\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_12,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_13,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_14,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_15,
      \usedw_reg[7]_0\(2) => buff_rdata_n_70,
      \usedw_reg[7]_0\(1) => buff_rdata_n_71,
      \usedw_reg[7]_0\(0) => buff_rdata_n_72
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_8_[24]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_8_[25]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_8_[26]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_8_[27]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_8_[28]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_8_[29]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_8_[30]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_8_[31]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_39\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_8_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo
     port map (
      D(23) => \bus_wide_gen.fifo_burst_n_12\,
      D(22) => \bus_wide_gen.fifo_burst_n_13\,
      D(21) => \bus_wide_gen.fifo_burst_n_14\,
      D(20) => \bus_wide_gen.fifo_burst_n_15\,
      D(19) => \bus_wide_gen.fifo_burst_n_16\,
      D(18) => \bus_wide_gen.fifo_burst_n_17\,
      D(17) => \bus_wide_gen.fifo_burst_n_18\,
      D(16) => \bus_wide_gen.fifo_burst_n_19\,
      D(15) => \bus_wide_gen.fifo_burst_n_20\,
      D(14) => \bus_wide_gen.fifo_burst_n_21\,
      D(13) => \bus_wide_gen.fifo_burst_n_22\,
      D(12) => \bus_wide_gen.fifo_burst_n_23\,
      D(11) => \bus_wide_gen.fifo_burst_n_24\,
      D(10) => \bus_wide_gen.fifo_burst_n_25\,
      D(9) => \bus_wide_gen.fifo_burst_n_26\,
      D(8) => \bus_wide_gen.fifo_burst_n_27\,
      D(7) => \bus_wide_gen.fifo_burst_n_28\,
      D(6) => \bus_wide_gen.fifo_burst_n_29\,
      D(5) => \bus_wide_gen.fifo_burst_n_30\,
      D(4) => \bus_wide_gen.fifo_burst_n_31\,
      D(3) => \bus_wide_gen.fifo_burst_n_32\,
      D(2) => \bus_wide_gen.fifo_burst_n_33\,
      D(1) => \bus_wide_gen.fifo_burst_n_34\,
      D(0) => \bus_wide_gen.fifo_burst_n_35\,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[23]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      \bus_wide_gen.data_buf_reg[23]_0\(15) => \bus_wide_gen.data_buf_reg_n_8_[23]\,
      \bus_wide_gen.data_buf_reg[23]_0\(14) => \bus_wide_gen.data_buf_reg_n_8_[22]\,
      \bus_wide_gen.data_buf_reg[23]_0\(13) => \bus_wide_gen.data_buf_reg_n_8_[21]\,
      \bus_wide_gen.data_buf_reg[23]_0\(12) => \bus_wide_gen.data_buf_reg_n_8_[20]\,
      \bus_wide_gen.data_buf_reg[23]_0\(11) => \bus_wide_gen.data_buf_reg_n_8_[19]\,
      \bus_wide_gen.data_buf_reg[23]_0\(10) => \bus_wide_gen.data_buf_reg_n_8_[18]\,
      \bus_wide_gen.data_buf_reg[23]_0\(9) => \bus_wide_gen.data_buf_reg_n_8_[17]\,
      \bus_wide_gen.data_buf_reg[23]_0\(8) => \bus_wide_gen.data_buf_reg_n_8_[16]\,
      \bus_wide_gen.data_buf_reg[23]_0\(7) => \bus_wide_gen.data_buf_reg_n_8_[15]\,
      \bus_wide_gen.data_buf_reg[23]_0\(6) => \bus_wide_gen.data_buf_reg_n_8_[14]\,
      \bus_wide_gen.data_buf_reg[23]_0\(5) => \bus_wide_gen.data_buf_reg_n_8_[13]\,
      \bus_wide_gen.data_buf_reg[23]_0\(4) => \bus_wide_gen.data_buf_reg_n_8_[12]\,
      \bus_wide_gen.data_buf_reg[23]_0\(3) => \bus_wide_gen.data_buf_reg_n_8_[11]\,
      \bus_wide_gen.data_buf_reg[23]_0\(2) => \bus_wide_gen.data_buf_reg_n_8_[10]\,
      \bus_wide_gen.data_buf_reg[23]_0\(1) => \bus_wide_gen.data_buf_reg_n_8_[9]\,
      \bus_wide_gen.data_buf_reg[23]_0\(0) => \bus_wide_gen.data_buf_reg_n_8_[8]\,
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.fifo_burst_n_39\,
      \bus_wide_gen.data_buf_reg[24]_0\ => \bus_wide_gen.data_buf_reg_n_8_[24]\,
      \bus_wide_gen.data_buf_reg[25]\ => \bus_wide_gen.data_buf_reg_n_8_[25]\,
      \bus_wide_gen.data_buf_reg[26]\ => \bus_wide_gen.data_buf_reg_n_8_[26]\,
      \bus_wide_gen.data_buf_reg[27]\ => \bus_wide_gen.data_buf_reg_n_8_[27]\,
      \bus_wide_gen.data_buf_reg[28]\ => \bus_wide_gen.data_buf_reg_n_8_[28]\,
      \bus_wide_gen.data_buf_reg[29]\ => \bus_wide_gen.data_buf_reg_n_8_[29]\,
      \bus_wide_gen.data_buf_reg[30]\ => \bus_wide_gen.data_buf_reg_n_8_[30]\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_44\,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.data_buf_reg_n_8_[31]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[1]\ => fifo_rctl_n_13,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_45\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_43\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_8\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_51\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_50\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_42\,
      \could_multi_bursts.arlen_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_40\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_41\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_8\,
      data_vld_reg_0 => fifo_rctl_n_9,
      \dout_buf_reg[16]\ => buff_rdata_n_17,
      \dout_buf_reg[17]\ => buff_rdata_n_51,
      \dout_buf_reg[18]\ => buff_rdata_n_52,
      \dout_buf_reg[19]\ => buff_rdata_n_53,
      \dout_buf_reg[20]\ => buff_rdata_n_54,
      \dout_buf_reg[21]\ => buff_rdata_n_55,
      \dout_buf_reg[22]\ => buff_rdata_n_56,
      \dout_buf_reg[23]\ => buff_rdata_n_57,
      \dout_buf_reg[34]\(32) => data_pack(34),
      \dout_buf_reg[34]\(31) => buff_rdata_n_19,
      \dout_buf_reg[34]\(30) => buff_rdata_n_20,
      \dout_buf_reg[34]\(29) => buff_rdata_n_21,
      \dout_buf_reg[34]\(28) => buff_rdata_n_22,
      \dout_buf_reg[34]\(27) => buff_rdata_n_23,
      \dout_buf_reg[34]\(26) => buff_rdata_n_24,
      \dout_buf_reg[34]\(25) => buff_rdata_n_25,
      \dout_buf_reg[34]\(24) => buff_rdata_n_26,
      \dout_buf_reg[34]\(23) => buff_rdata_n_27,
      \dout_buf_reg[34]\(22) => buff_rdata_n_28,
      \dout_buf_reg[34]\(21) => buff_rdata_n_29,
      \dout_buf_reg[34]\(20) => buff_rdata_n_30,
      \dout_buf_reg[34]\(19) => buff_rdata_n_31,
      \dout_buf_reg[34]\(18) => buff_rdata_n_32,
      \dout_buf_reg[34]\(17) => buff_rdata_n_33,
      \dout_buf_reg[34]\(16) => buff_rdata_n_34,
      \dout_buf_reg[34]\(15) => buff_rdata_n_35,
      \dout_buf_reg[34]\(14) => buff_rdata_n_36,
      \dout_buf_reg[34]\(13) => buff_rdata_n_37,
      \dout_buf_reg[34]\(12) => buff_rdata_n_38,
      \dout_buf_reg[34]\(11) => buff_rdata_n_39,
      \dout_buf_reg[34]\(10) => buff_rdata_n_40,
      \dout_buf_reg[34]\(9) => buff_rdata_n_41,
      \dout_buf_reg[34]\(8) => buff_rdata_n_42,
      \dout_buf_reg[34]\(7) => buff_rdata_n_43,
      \dout_buf_reg[34]\(6) => buff_rdata_n_44,
      \dout_buf_reg[34]\(5) => buff_rdata_n_45,
      \dout_buf_reg[34]\(4) => buff_rdata_n_46,
      \dout_buf_reg[34]\(3) => buff_rdata_n_47,
      \dout_buf_reg[34]\(2) => buff_rdata_n_48,
      \dout_buf_reg[34]\(1) => buff_rdata_n_49,
      \dout_buf_reg[34]\(0) => buff_rdata_n_50,
      empty_n_reg_0 => fifo_rctl_n_10,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      pout17_out => pout17_out,
      push => push,
      rdata_ack_t => rdata_ack_t,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_8_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_8_[0]\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_8_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_8_[1]\,
      \sect_len_buf_reg[9]\(9) => \sect_len_buf_reg_n_8_[9]\,
      \sect_len_buf_reg[9]\(8) => \sect_len_buf_reg_n_8_[8]\,
      \sect_len_buf_reg[9]\(7) => \sect_len_buf_reg_n_8_[7]\,
      \sect_len_buf_reg[9]\(6) => \sect_len_buf_reg_n_8_[6]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_8_[5]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_8_[4]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_8_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_8_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_8_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_8_[0]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_8\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_8\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_8\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_45\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_8\,
      R => SR(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_8_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_8_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_11,
      Q => \^m_axi_gmem0_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(2),
      I1 => \^m_axi_gmem0_arlen[3]\(2),
      I2 => \^m_axi_gmem0_arlen[3]\(1),
      I3 => \^m_axi_gmem0_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(1),
      I1 => \^m_axi_gmem0_arlen[3]\(1),
      I2 => \^m_axi_gmem0_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(0),
      I1 => \^m_axi_gmem0_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_8\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(4),
      I1 => \^m_axi_gmem0_arlen[3]\(2),
      I2 => \^m_axi_gmem0_arlen[3]\(0),
      I3 => \^m_axi_gmem0_arlen[3]\(1),
      I4 => \^m_axi_gmem0_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_8\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(3),
      I1 => \^m_axi_gmem0_arlen[3]\(3),
      I2 => \^m_axi_gmem0_arlen[3]\(2),
      I3 => \^m_axi_gmem0_arlen[3]\(0),
      I4 => \^m_axi_gmem0_arlen[3]\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_42\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem0_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem0_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem0_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem0_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem0_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem0_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem0_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem0_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem0_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem0_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem0_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem0_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem0_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem0_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem0_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem0_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem0_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem0_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem0_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem0_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem0_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem0_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem0_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem0_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem0_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem0_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem0_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem0_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_8\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem0_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem0_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem0_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem0_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem0_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem0_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_8\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem0_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^m_axi_gmem0_arlen[3]\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^m_axi_gmem0_arlen[3]\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^m_axi_gmem0_arlen[3]\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^m_axi_gmem0_arlen[3]\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_18
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_18
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_18
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_18
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_18
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_18
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_20,
      Q => \could_multi_bursts.sect_handling_reg_n_8\,
      R => SR(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_8_[0]\,
      R => SR(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_8_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_8_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_8_[1]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_8_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_8_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_8_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_8_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_8_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_8_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_8_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_8_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_8,
      CO(2) => end_addr_carry_n_9,
      CO(1) => end_addr_carry_n_10,
      CO(0) => end_addr_carry_n_11,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[3]\,
      DI(2) => \start_addr_reg_n_8_[2]\,
      DI(1) => \start_addr_reg_n_8_[1]\,
      DI(0) => \start_addr_reg_n_8_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_8,
      S(2) => end_addr_carry_i_2_n_8,
      S(1) => end_addr_carry_i_3_n_8,
      S(0) => end_addr_carry_i_4_n_8
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_8,
      CO(3) => \end_addr_carry__0_n_8\,
      CO(2) => \end_addr_carry__0_n_9\,
      CO(1) => \end_addr_carry__0_n_10\,
      CO(0) => \end_addr_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[7]\,
      DI(2) => \start_addr_reg_n_8_[6]\,
      DI(1) => \start_addr_reg_n_8_[5]\,
      DI(0) => \start_addr_reg_n_8_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_8\,
      S(2) => \end_addr_carry__0_i_2_n_8\,
      S(1) => \end_addr_carry__0_i_3_n_8\,
      S(0) => \end_addr_carry__0_i_4_n_8\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[7]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__0_i_1_n_8\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[6]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__0_i_2_n_8\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[5]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__0_i_3_n_8\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[4]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__0_i_4_n_8\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_8\,
      CO(3) => \end_addr_carry__1_n_8\,
      CO(2) => \end_addr_carry__1_n_9\,
      CO(1) => \end_addr_carry__1_n_10\,
      CO(0) => \end_addr_carry__1_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[11]\,
      DI(2) => \start_addr_reg_n_8_[10]\,
      DI(1) => \start_addr_reg_n_8_[9]\,
      DI(0) => \start_addr_reg_n_8_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_8\,
      S(2) => \end_addr_carry__1_i_2_n_8\,
      S(1) => \end_addr_carry__1_i_3_n_8\,
      S(0) => \end_addr_carry__1_i_4_n_8\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[11]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_1_n_8\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[10]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_2_n_8\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[9]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_3_n_8\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[8]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__1_i_4_n_8\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_8\,
      CO(3) => \end_addr_carry__2_n_8\,
      CO(2) => \end_addr_carry__2_n_9\,
      CO(1) => \end_addr_carry__2_n_10\,
      CO(0) => \end_addr_carry__2_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[15]\,
      DI(2) => \start_addr_reg_n_8_[14]\,
      DI(1) => \start_addr_reg_n_8_[13]\,
      DI(0) => \start_addr_reg_n_8_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_8\,
      S(2) => \end_addr_carry__2_i_2_n_8\,
      S(1) => \end_addr_carry__2_i_3_n_8\,
      S(0) => \end_addr_carry__2_i_4_n_8\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[15]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_1_n_8\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[14]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_2_n_8\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[13]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_3_n_8\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[12]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__2_i_4_n_8\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_8\,
      CO(3) => \end_addr_carry__3_n_8\,
      CO(2) => \end_addr_carry__3_n_9\,
      CO(1) => \end_addr_carry__3_n_10\,
      CO(0) => \end_addr_carry__3_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[19]\,
      DI(2) => \start_addr_reg_n_8_[18]\,
      DI(1) => \start_addr_reg_n_8_[17]\,
      DI(0) => \start_addr_reg_n_8_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_8\,
      S(2) => \end_addr_carry__3_i_2_n_8\,
      S(1) => \end_addr_carry__3_i_3_n_8\,
      S(0) => \end_addr_carry__3_i_4_n_8\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[19]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_1_n_8\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[18]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_2_n_8\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[17]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_3_n_8\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[16]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__3_i_4_n_8\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_8\,
      CO(3) => \end_addr_carry__4_n_8\,
      CO(2) => \end_addr_carry__4_n_9\,
      CO(1) => \end_addr_carry__4_n_10\,
      CO(0) => \end_addr_carry__4_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[23]\,
      DI(2) => \start_addr_reg_n_8_[22]\,
      DI(1) => \start_addr_reg_n_8_[21]\,
      DI(0) => \start_addr_reg_n_8_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_8\,
      S(2) => \end_addr_carry__4_i_2_n_8\,
      S(1) => \end_addr_carry__4_i_3_n_8\,
      S(0) => \end_addr_carry__4_i_4_n_8\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[23]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_1_n_8\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[22]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_2_n_8\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[21]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_3_n_8\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[20]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_4_n_8\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_8\,
      CO(3) => \end_addr_carry__5_n_8\,
      CO(2) => \end_addr_carry__5_n_9\,
      CO(1) => \end_addr_carry__5_n_10\,
      CO(0) => \end_addr_carry__5_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[27]\,
      DI(2) => \start_addr_reg_n_8_[26]\,
      DI(1) => \start_addr_reg_n_8_[25]\,
      DI(0) => \start_addr_reg_n_8_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_8\,
      S(2) => \end_addr_carry__5_i_2_n_8\,
      S(1) => \end_addr_carry__5_i_3_n_8\,
      S(0) => \end_addr_carry__5_i_4_n_8\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[27]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_1_n_8\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[26]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_2_n_8\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[25]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_3_n_8\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[24]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_4_n_8\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_8\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_9\,
      CO(1) => \end_addr_carry__6_n_10\,
      CO(0) => \end_addr_carry__6_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_8_[30]\,
      DI(1) => \start_addr_reg_n_8_[29]\,
      DI(0) => \start_addr_reg_n_8_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_8\,
      S(2) => \end_addr_carry__6_i_2_n_8\,
      S(1) => \end_addr_carry__6_i_3_n_8\,
      S(0) => \end_addr_carry__6_i_4_n_8\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[31]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_1_n_8\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[30]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_2_n_8\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[29]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_3_n_8\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[28]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_4_n_8\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[3]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => end_addr_carry_i_1_n_8
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[2]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => end_addr_carry_i_2_n_8
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[1]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => end_addr_carry_i_3_n_8
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[0]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => end_addr_carry_i_4_n_8
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      E(0) => align_len,
      Q(3 downto 0) => \bus_wide_gen.len_cnt_reg__0\(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => fifo_rctl_n_13,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_11,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_rctl_n_18,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_20,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_8\,
      data_vld_reg_0 => fifo_rctl_n_9,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_10,
      \end_addr_buf_reg[1]\(1) => \end_addr_buf_reg_n_8_[1]\,
      \end_addr_buf_reg[1]\(0) => \end_addr_buf_reg_n_8_[0]\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_8,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      p_20_in => p_20_in,
      pop0 => pop0,
      pout17_out => pout17_out,
      push => push,
      rreq_handling_reg => fifo_rctl_n_17,
      rreq_handling_reg_0 => rreq_handling_reg_n_8,
      \sect_addr_buf_reg[0]\(0) => fifo_rctl_n_19,
      \sect_cnt_reg[18]\(0) => first_sect,
      \sect_end_buf_reg[0]\ => fifo_rctl_n_22,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_8_[0]\,
      \sect_end_buf_reg[1]\ => fifo_rctl_n_21,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_8_[1]\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_40\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_41\
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rreq_n_11,
      D(18) => fifo_rreq_n_12,
      D(17) => fifo_rreq_n_13,
      D(16) => fifo_rreq_n_14,
      D(15) => fifo_rreq_n_15,
      D(14) => fifo_rreq_n_16,
      D(13) => fifo_rreq_n_17,
      D(12) => fifo_rreq_n_18,
      D(11) => fifo_rreq_n_19,
      D(10) => fifo_rreq_n_20,
      D(9) => fifo_rreq_n_21,
      D(8) => fifo_rreq_n_22,
      D(7) => fifo_rreq_n_23,
      D(6) => fifo_rreq_n_24,
      D(5) => fifo_rreq_n_25,
      D(4) => fifo_rreq_n_26,
      D(3) => fifo_rreq_n_27,
      D(2) => fifo_rreq_n_28,
      D(1) => fifo_rreq_n_29,
      D(0) => fifo_rreq_n_30,
      E(0) => fifo_rreq_n_40,
      Q(19) => \start_addr_reg_n_8_[31]\,
      Q(18) => \start_addr_reg_n_8_[30]\,
      Q(17) => \start_addr_reg_n_8_[29]\,
      Q(16) => \start_addr_reg_n_8_[28]\,
      Q(15) => \start_addr_reg_n_8_[27]\,
      Q(14) => \start_addr_reg_n_8_[26]\,
      Q(13) => \start_addr_reg_n_8_[25]\,
      Q(12) => \start_addr_reg_n_8_[24]\,
      Q(11) => \start_addr_reg_n_8_[23]\,
      Q(10) => \start_addr_reg_n_8_[22]\,
      Q(9) => \start_addr_reg_n_8_[21]\,
      Q(8) => \start_addr_reg_n_8_[20]\,
      Q(7) => \start_addr_reg_n_8_[19]\,
      Q(6) => \start_addr_reg_n_8_[18]\,
      Q(5) => \start_addr_reg_n_8_[17]\,
      Q(4) => \start_addr_reg_n_8_[16]\,
      Q(3) => \start_addr_reg_n_8_[15]\,
      Q(2) => \start_addr_reg_n_8_[14]\,
      Q(1) => \start_addr_reg_n_8_[13]\,
      Q(0) => \start_addr_reg_n_8_[12]\,
      S(3) => fifo_rreq_n_31,
      S(2) => fifo_rreq_n_32,
      S(1) => fifo_rreq_n_33,
      S(0) => fifo_rreq_n_34,
      SR(0) => SR(0),
      align_len0(0) => align_len0(31),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_35,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_36,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_37,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_8,
      invalid_len_event0 => invalid_len_event0,
      next_rreq => next_rreq,
      p_20_in => p_20_in,
      pop0 => pop0,
      rreq_handling_reg => rreq_handling_reg_n_8,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_8_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_8_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_8_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_8_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_8_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_8_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_8_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_8_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_8_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_8_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_8_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_8_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_8_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_8_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_8_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_8_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_8_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_8_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_8_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_8_[0]\,
      \start_addr_reg[31]\(31) => fifo_rreq_n_41,
      \start_addr_reg[31]\(30) => fifo_rreq_n_42,
      \start_addr_reg[31]\(29) => fifo_rreq_n_43,
      \start_addr_reg[31]\(28) => fifo_rreq_n_44,
      \start_addr_reg[31]\(27) => fifo_rreq_n_45,
      \start_addr_reg[31]\(26) => fifo_rreq_n_46,
      \start_addr_reg[31]\(25) => fifo_rreq_n_47,
      \start_addr_reg[31]\(24) => fifo_rreq_n_48,
      \start_addr_reg[31]\(23) => fifo_rreq_n_49,
      \start_addr_reg[31]\(22) => fifo_rreq_n_50,
      \start_addr_reg[31]\(21) => fifo_rreq_n_51,
      \start_addr_reg[31]\(20) => fifo_rreq_n_52,
      \start_addr_reg[31]\(19) => fifo_rreq_n_53,
      \start_addr_reg[31]\(18) => fifo_rreq_n_54,
      \start_addr_reg[31]\(17) => fifo_rreq_n_55,
      \start_addr_reg[31]\(16) => fifo_rreq_n_56,
      \start_addr_reg[31]\(15) => fifo_rreq_n_57,
      \start_addr_reg[31]\(14) => fifo_rreq_n_58,
      \start_addr_reg[31]\(13) => fifo_rreq_n_59,
      \start_addr_reg[31]\(12) => fifo_rreq_n_60,
      \start_addr_reg[31]\(11) => fifo_rreq_n_61,
      \start_addr_reg[31]\(10) => fifo_rreq_n_62,
      \start_addr_reg[31]\(9) => fifo_rreq_n_63,
      \start_addr_reg[31]\(8) => fifo_rreq_n_64,
      \start_addr_reg[31]\(7) => fifo_rreq_n_65,
      \start_addr_reg[31]\(6) => fifo_rreq_n_66,
      \start_addr_reg[31]\(5) => fifo_rreq_n_67,
      \start_addr_reg[31]\(4) => fifo_rreq_n_68,
      \start_addr_reg[31]\(3) => fifo_rreq_n_69,
      \start_addr_reg[31]\(2) => fifo_rreq_n_70,
      \start_addr_reg[31]\(1) => fifo_rreq_n_71,
      \start_addr_reg[31]\(0) => fifo_rreq_n_72,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_8,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_8,
      CO(2) => first_sect_carry_n_9,
      CO(1) => first_sect_carry_n_10,
      CO(0) => first_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_8,
      S(2) => first_sect_carry_i_2_n_8,
      S(1) => first_sect_carry_i_3_n_8,
      S(0) => first_sect_carry_i_4_n_8
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_8,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_10\,
      CO(0) => \first_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_8\,
      S(1) => \first_sect_carry__0_i_2_n_8\,
      S(0) => \first_sect_carry__0_i_3_n_8\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[18]\,
      I1 => p_0_in_0(18),
      I2 => p_0_in_0(19),
      I3 => \sect_cnt_reg_n_8_[19]\,
      O => \first_sect_carry__0_i_1_n_8\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_8_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_8_[17]\,
      I5 => p_0_in_0(17),
      O => \first_sect_carry__0_i_2_n_8\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[13]\,
      I1 => p_0_in_0(13),
      I2 => \sect_cnt_reg_n_8_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_8_[14]\,
      I5 => p_0_in_0(14),
      O => \first_sect_carry__0_i_3_n_8\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[10]\,
      I1 => p_0_in_0(10),
      I2 => \sect_cnt_reg_n_8_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_8_[11]\,
      I5 => p_0_in_0(11),
      O => first_sect_carry_i_1_n_8
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[7]\,
      I1 => p_0_in_0(7),
      I2 => \sect_cnt_reg_n_8_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_8_[8]\,
      I5 => p_0_in_0(8),
      O => first_sect_carry_i_2_n_8
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[4]\,
      I1 => p_0_in_0(4),
      I2 => \sect_cnt_reg_n_8_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_8_[5]\,
      I5 => p_0_in_0(5),
      O => first_sect_carry_i_3_n_8
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[1]\,
      I1 => p_0_in_0(1),
      I2 => \sect_cnt_reg_n_8_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_8_[2]\,
      I5 => p_0_in_0(2),
      O => first_sect_carry_i_4_n_8
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_8,
      CO(2) => last_sect_carry_n_9,
      CO(1) => last_sect_carry_n_10,
      CO(0) => last_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_31,
      S(2) => fifo_rreq_n_32,
      S(1) => fifo_rreq_n_33,
      S(0) => fifo_rreq_n_34
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_8,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_10\,
      CO(0) => \last_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_35,
      S(1) => fifo_rreq_n_36,
      S(0) => fifo_rreq_n_37
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_8,
      CO(2) => p_0_out_carry_n_9,
      CO(1) => p_0_out_carry_n_10,
      CO(0) => p_0_out_carry_n_11,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => p_0_out_carry_n_12,
      O(2) => p_0_out_carry_n_13,
      O(1) => p_0_out_carry_n_14,
      O(0) => p_0_out_carry_n_15,
      S(3) => buff_rdata_n_66,
      S(2) => buff_rdata_n_67,
      S(1) => buff_rdata_n_68,
      S(0) => buff_rdata_n_69
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_8,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_10\,
      CO(0) => \p_0_out_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_13\,
      O(1) => \p_0_out_carry__0_n_14\,
      O(0) => \p_0_out_carry__0_n_15\,
      S(3) => '0',
      S(2) => buff_rdata_n_70,
      S(1) => buff_rdata_n_71,
      S(0) => buff_rdata_n_72
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_17,
      Q => rreq_handling_reg_n_8,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_8_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_8_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_8_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_8_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_8_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_8_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_8_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_8_[0]\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_8\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      gmem0_RREADY => gmem0_RREADY,
      p(7 downto 0) => p(7 downto 0),
      rdata_ack_t => rdata_ack_t
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3
     port map (
      E(0) => E(0),
      Q(0) => rs2f_rreq_valid,
      SR(0) => SR(0),
      \Y_addr_reg_150_reg[31]\(31 downto 0) => \Y_addr_reg_150_reg[31]\(31 downto 0),
      ap_clk => ap_clk,
      gmem0_ARVALID => gmem0_ARVALID,
      \q_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_8_[0]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_8_[10]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_8_[11]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_8_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_8_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_8_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_8_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_8_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_8_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_8_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_8_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_8_[1]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_8_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_8_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_8_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_8_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_8_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_8_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_8_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_8_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_8_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_8_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_8_[2]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_8_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_8_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_8_[3]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_8_[4]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_8_[5]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_8_[6]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_8_[7]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_8_[8]\,
      R => fifo_rctl_n_19
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_8_[9]\,
      R => fifo_rctl_n_19
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_8,
      CO(2) => sect_cnt0_carry_n_9,
      CO(1) => sect_cnt0_carry_n_10,
      CO(0) => sect_cnt0_carry_n_11,
      CYINIT => \sect_cnt_reg_n_8_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_8_[4]\,
      S(2) => \sect_cnt_reg_n_8_[3]\,
      S(1) => \sect_cnt_reg_n_8_[2]\,
      S(0) => \sect_cnt_reg_n_8_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_8,
      CO(3) => \sect_cnt0_carry__0_n_8\,
      CO(2) => \sect_cnt0_carry__0_n_9\,
      CO(1) => \sect_cnt0_carry__0_n_10\,
      CO(0) => \sect_cnt0_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_8_[8]\,
      S(2) => \sect_cnt_reg_n_8_[7]\,
      S(1) => \sect_cnt_reg_n_8_[6]\,
      S(0) => \sect_cnt_reg_n_8_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_8\,
      CO(3) => \sect_cnt0_carry__1_n_8\,
      CO(2) => \sect_cnt0_carry__1_n_9\,
      CO(1) => \sect_cnt0_carry__1_n_10\,
      CO(0) => \sect_cnt0_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_8_[12]\,
      S(2) => \sect_cnt_reg_n_8_[11]\,
      S(1) => \sect_cnt_reg_n_8_[10]\,
      S(0) => \sect_cnt_reg_n_8_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_8\,
      CO(3) => \sect_cnt0_carry__2_n_8\,
      CO(2) => \sect_cnt0_carry__2_n_9\,
      CO(1) => \sect_cnt0_carry__2_n_10\,
      CO(0) => \sect_cnt0_carry__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_8_[16]\,
      S(2) => \sect_cnt_reg_n_8_[15]\,
      S(1) => \sect_cnt_reg_n_8_[14]\,
      S(0) => \sect_cnt_reg_n_8_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_8\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_10\,
      CO(0) => \sect_cnt0_carry__3_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_8_[19]\,
      S(1) => \sect_cnt_reg_n_8_[18]\,
      S(0) => \sect_cnt_reg_n_8_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_30,
      Q => \sect_cnt_reg_n_8_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_8_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_8_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_8_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_8_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_8_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_8_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_8_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_8_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_8_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_8_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_29,
      Q => \sect_cnt_reg_n_8_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_28,
      Q => \sect_cnt_reg_n_8_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_27,
      Q => \sect_cnt_reg_n_8_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_26,
      Q => \sect_cnt_reg_n_8_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_8_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_8_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_8_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_8_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_40,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_8_[9]\,
      R => SR(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_22,
      Q => \sect_end_buf_reg_n_8_[0]\,
      R => SR(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_21,
      Q => \sect_end_buf_reg_n_8_[1]\,
      R => SR(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_8_[2]\,
      I2 => \end_addr_buf_reg_n_8_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_8\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_8_[3]\,
      I2 => \end_addr_buf_reg_n_8_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_8\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_8_[4]\,
      I2 => \end_addr_buf_reg_n_8_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_8\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_8_[5]\,
      I2 => \end_addr_buf_reg_n_8_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_8\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_8_[6]\,
      I2 => \end_addr_buf_reg_n_8_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_8\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_8_[7]\,
      I2 => \end_addr_buf_reg_n_8_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_8\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_8_[8]\,
      I2 => \end_addr_buf_reg_n_8_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_8\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_8_[9]\,
      I2 => \end_addr_buf_reg_n_8_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_8\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_8_[10]\,
      I2 => \end_addr_buf_reg_n_8_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_8\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_8_[11]\,
      I2 => \end_addr_buf_reg_n_8_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_8\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[0]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[1]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[2]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[3]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[4]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[5]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[6]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[7]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[8]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[9]_i_2_n_8\,
      Q => \sect_len_buf_reg_n_8_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[0]\,
      Q => \start_addr_buf_reg_n_8_[0]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[10]\,
      Q => \start_addr_buf_reg_n_8_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[11]\,
      Q => \start_addr_buf_reg_n_8_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[12]\,
      Q => p_0_in_0(0),
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[13]\,
      Q => p_0_in_0(1),
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[14]\,
      Q => p_0_in_0(2),
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[15]\,
      Q => p_0_in_0(3),
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[16]\,
      Q => p_0_in_0(4),
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[17]\,
      Q => p_0_in_0(5),
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[18]\,
      Q => p_0_in_0(6),
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[19]\,
      Q => p_0_in_0(7),
      R => SR(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[1]\,
      Q => \start_addr_buf_reg_n_8_[1]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[20]\,
      Q => p_0_in_0(8),
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[21]\,
      Q => p_0_in_0(9),
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[22]\,
      Q => p_0_in_0(10),
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[23]\,
      Q => p_0_in_0(11),
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[24]\,
      Q => p_0_in_0(12),
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[25]\,
      Q => p_0_in_0(13),
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[26]\,
      Q => p_0_in_0(14),
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[27]\,
      Q => p_0_in_0(15),
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[28]\,
      Q => p_0_in_0(16),
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[29]\,
      Q => p_0_in_0(17),
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[2]\,
      Q => \start_addr_buf_reg_n_8_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[30]\,
      Q => p_0_in_0(18),
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[31]\,
      Q => p_0_in_0(19),
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[3]\,
      Q => \start_addr_buf_reg_n_8_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[4]\,
      Q => \start_addr_buf_reg_n_8_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[5]\,
      Q => \start_addr_buf_reg_n_8_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[6]\,
      Q => \start_addr_buf_reg_n_8_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[7]\,
      Q => \start_addr_buf_reg_n_8_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[8]\,
      Q => \start_addr_buf_reg_n_8_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[9]\,
      Q => \start_addr_buf_reg_n_8_[9]\,
      R => SR(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_72,
      Q => \start_addr_reg_n_8_[0]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_8_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_8_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_8_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_8_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_8_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_8_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_8_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_8_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_8_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_8_[19]\,
      R => SR(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_71,
      Q => \start_addr_reg_n_8_[1]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_8_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_8_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_8_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_8_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_8_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_8_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_8_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_8_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_8_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_8_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_8_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_8_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_8_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_8_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_8_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_8_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_8_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_8_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_8_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_8_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write is
begin
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    \j6_reg_473_reg[2]\ : out STD_LOGIC;
    \val_reg_1331_reg[0]\ : out STD_LOGIC;
    \j6_reg_473_reg[0]\ : out STD_LOGIC;
    \j6_reg_473_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_6_reg_1326_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \val_reg_1331_reg[0]_0\ : out STD_LOGIC;
    \gmem1_addr_4_reg_1216_reg[29]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \i4_reg_368_reg[7]\ : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem1_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_6_reg_1326_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j6_reg_473_reg[2]_0\ : in STD_LOGIC;
    tmp_11_fu_960_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : in STD_LOGIC;
    \i5_reg_462_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_reg_ioackin_gmem1_ARREADY : in STD_LOGIC;
    \i4_reg_368_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \i3_reg_357_reg[13]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[28]\ : in STD_LOGIC;
    \out_pix3_reg_1111_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read is
  signal align_len : STD_LOGIC;
  signal \align_len0_carry__0_n_10\ : STD_LOGIC;
  signal \align_len0_carry__0_n_11\ : STD_LOGIC;
  signal \align_len0_carry__0_n_12\ : STD_LOGIC;
  signal \align_len0_carry__0_n_13\ : STD_LOGIC;
  signal \align_len0_carry__0_n_14\ : STD_LOGIC;
  signal \align_len0_carry__0_n_15\ : STD_LOGIC;
  signal \align_len0_carry__0_n_8\ : STD_LOGIC;
  signal \align_len0_carry__0_n_9\ : STD_LOGIC;
  signal \align_len0_carry__1_n_10\ : STD_LOGIC;
  signal \align_len0_carry__1_n_11\ : STD_LOGIC;
  signal \align_len0_carry__1_n_12\ : STD_LOGIC;
  signal \align_len0_carry__1_n_13\ : STD_LOGIC;
  signal \align_len0_carry__1_n_14\ : STD_LOGIC;
  signal \align_len0_carry__1_n_15\ : STD_LOGIC;
  signal \align_len0_carry__1_n_8\ : STD_LOGIC;
  signal \align_len0_carry__1_n_9\ : STD_LOGIC;
  signal \align_len0_carry__2_n_15\ : STD_LOGIC;
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_11 : STD_LOGIC;
  signal align_len0_carry_n_12 : STD_LOGIC;
  signal align_len0_carry_n_13 : STD_LOGIC;
  signal align_len0_carry_n_14 : STD_LOGIC;
  signal align_len0_carry_n_8 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_8_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_8\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_12\ : STD_LOGIC;
  signal \end_addr_carry__0_n_13\ : STD_LOGIC;
  signal \end_addr_carry__0_n_14\ : STD_LOGIC;
  signal \end_addr_carry__0_n_15\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_12\ : STD_LOGIC;
  signal \end_addr_carry__1_n_13\ : STD_LOGIC;
  signal \end_addr_carry__1_n_14\ : STD_LOGIC;
  signal \end_addr_carry__1_n_15\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_12\ : STD_LOGIC;
  signal \end_addr_carry__2_n_13\ : STD_LOGIC;
  signal \end_addr_carry__2_n_14\ : STD_LOGIC;
  signal \end_addr_carry__2_n_15\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_12\ : STD_LOGIC;
  signal \end_addr_carry__3_n_13\ : STD_LOGIC;
  signal \end_addr_carry__3_n_14\ : STD_LOGIC;
  signal \end_addr_carry__3_n_15\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_12\ : STD_LOGIC;
  signal \end_addr_carry__4_n_13\ : STD_LOGIC;
  signal \end_addr_carry__4_n_14\ : STD_LOGIC;
  signal \end_addr_carry__4_n_15\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_12\ : STD_LOGIC;
  signal \end_addr_carry__5_n_13\ : STD_LOGIC;
  signal \end_addr_carry__5_n_14\ : STD_LOGIC;
  signal \end_addr_carry__5_n_15\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_14\ : STD_LOGIC;
  signal \end_addr_carry__6_n_15\ : STD_LOGIC;
  signal \end_addr_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry_i_4__1_n_8\ : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_12 : STD_LOGIC;
  signal end_addr_carry_n_13 : STD_LOGIC;
  signal end_addr_carry_n_14 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 52 downto 42 );
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_84 : STD_LOGIC;
  signal fifo_rreq_n_85 : STD_LOGIC;
  signal fifo_rreq_n_87 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_8 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_10\ : STD_LOGIC;
  signal \first_sect_carry__0_n_11\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_8\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_8\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_8\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_8\ : STD_LOGIC;
  signal first_sect_carry_n_10 : STD_LOGIC;
  signal first_sect_carry_n_11 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_8 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_10\ : STD_LOGIC;
  signal \last_sect_carry__0_n_11\ : STD_LOGIC;
  signal last_sect_carry_n_10 : STD_LOGIC;
  signal last_sect_carry_n_11 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem1_arlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_arvalid\ : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_8 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__1_n_8\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_15\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_12 : STD_LOGIC;
  signal sect_cnt0_carry_n_13 : STD_LOGIC;
  signal sect_cnt0_carry_n_14 : STD_LOGIC;
  signal sect_cnt0_carry_n_15 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_8_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_8\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair160";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair150";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair179";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem1_ARADDR(29 downto 0) <= \^m_axi_gmem1_araddr\(29 downto 0);
  \m_axi_gmem1_ARLEN[3]\(3 downto 0) <= \^m_axi_gmem1_arlen[3]\(3 downto 0);
  m_axi_gmem1_ARVALID <= \^m_axi_gmem1_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_8,
      CO(2) => align_len0_carry_n_9,
      CO(1) => align_len0_carry_n_10,
      CO(0) => align_len0_carry_n_11,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => fifo_rreq_data(42),
      DI(1 downto 0) => B"00",
      O(3) => align_len0_carry_n_12,
      O(2) => align_len0_carry_n_13,
      O(1) => align_len0_carry_n_14,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => '1',
      S(2) => fifo_rreq_n_78,
      S(1 downto 0) => B"11"
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_8,
      CO(3) => \align_len0_carry__0_n_8\,
      CO(2) => \align_len0_carry__0_n_9\,
      CO(1) => \align_len0_carry__0_n_10\,
      CO(0) => \align_len0_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(48 downto 47),
      DI(1) => '0',
      DI(0) => fifo_rreq_data(45),
      O(3) => \align_len0_carry__0_n_12\,
      O(2) => \align_len0_carry__0_n_13\,
      O(1) => \align_len0_carry__0_n_14\,
      O(0) => \align_len0_carry__0_n_15\,
      S(3) => fifo_rreq_n_75,
      S(2) => fifo_rreq_n_76,
      S(1) => '1',
      S(0) => fifo_rreq_n_77
    );
\align_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__0_n_8\,
      CO(3) => \align_len0_carry__1_n_8\,
      CO(2) => \align_len0_carry__1_n_9\,
      CO(1) => \align_len0_carry__1_n_10\,
      CO(0) => \align_len0_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(52 downto 49),
      O(3) => \align_len0_carry__1_n_12\,
      O(2) => \align_len0_carry__1_n_13\,
      O(1) => \align_len0_carry__1_n_14\,
      O(0) => \align_len0_carry__1_n_15\,
      S(3) => fifo_rreq_n_33,
      S(2) => fifo_rreq_n_34,
      S(1) => fifo_rreq_n_35,
      S(0) => fifo_rreq_n_36
    );
\align_len0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__1_n_8\,
      CO(3 downto 0) => \NLW_align_len0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \align_len0_carry__2_n_15\,
      S(3 downto 0) => B"0001"
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_14,
      Q => \align_len_reg_n_8_[11]\,
      R => SR(0)
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_13,
      Q => \align_len_reg_n_8_[12]\,
      R => SR(0)
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_12,
      Q => \align_len_reg_n_8_[14]\,
      R => SR(0)
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_15\,
      Q => \align_len_reg_n_8_[15]\,
      R => SR(0)
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_14\,
      Q => \align_len_reg_n_8_[16]\,
      R => SR(0)
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_13\,
      Q => \align_len_reg_n_8_[17]\,
      R => SR(0)
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_12\,
      Q => \align_len_reg_n_8_[18]\,
      R => SR(0)
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_15\,
      Q => \align_len_reg_n_8_[19]\,
      R => SR(0)
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_14\,
      Q => \align_len_reg_n_8_[20]\,
      R => SR(0)
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_13\,
      Q => \align_len_reg_n_8_[21]\,
      R => SR(0)
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_12\,
      Q => \align_len_reg_n_8_[22]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__2_n_15\,
      Q => \align_len_reg_n_8_[31]\,
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_8_[11]\,
      Q => \beat_len_buf_reg_n_8_[9]\,
      R => SR(0)
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0\
     port map (
      E(0) => next_beat,
      Q(8) => data_pack(34),
      Q(7) => buff_rdata_n_13,
      Q(6) => buff_rdata_n_14,
      Q(5) => buff_rdata_n_15,
      Q(4) => buff_rdata_n_16,
      Q(3) => buff_rdata_n_17,
      Q(2) => buff_rdata_n_18,
      Q(1) => buff_rdata_n_19,
      Q(0) => buff_rdata_n_20,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_11,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_8\,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_8\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_16,
      Q => \^m_axi_gmem1_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(2),
      I1 => \^m_axi_gmem1_arlen[3]\(2),
      I2 => \^m_axi_gmem1_arlen[3]\(1),
      I3 => \^m_axi_gmem1_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_8\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(1),
      I1 => \^m_axi_gmem1_arlen[3]\(1),
      I2 => \^m_axi_gmem1_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_8\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(0),
      I1 => \^m_axi_gmem1_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_8\
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(4),
      I1 => \^m_axi_gmem1_arlen[3]\(2),
      I2 => \^m_axi_gmem1_arlen[3]\(0),
      I3 => \^m_axi_gmem1_arlen[3]\(1),
      I4 => \^m_axi_gmem1_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_8\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(3),
      I1 => \^m_axi_gmem1_arlen[3]\(3),
      I2 => \^m_axi_gmem1_arlen[3]\(2),
      I3 => \^m_axi_gmem1_arlen[3]\(0),
      I4 => \^m_axi_gmem1_arlen[3]\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_8\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_8\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem1_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem1_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem1_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem1_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem1_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem1_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem1_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem1_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem1_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem1_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem1_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem1_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem1_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem1_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem1_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem1_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem1_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem1_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem1_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem1_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem1_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem1_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem1_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem1_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem1_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_8\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_8\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_8\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem1_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem1_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem1_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem1_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15\,
      S(3 downto 2) => \^m_axi_gmem1_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_8\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_8\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem1_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_11,
      Q => \^m_axi_gmem1_arlen[3]\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_12,
      Q => \^m_axi_gmem1_arlen[3]\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_13,
      Q => \^m_axi_gmem1_arlen[3]\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_15,
      Q => \^m_axi_gmem1_arlen[3]\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__2\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__2\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__2\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \p_0_in__2\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_8
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_8
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_8
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_8
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_8
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_8
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_20,
      Q => \could_multi_bursts.sect_handling_reg_n_8\,
      R => SR(0)
    );
\end_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[2]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_buf[2]_i_1__0_n_8\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_15\,
      Q => \end_addr_buf_reg_n_8_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_14\,
      Q => \end_addr_buf_reg_n_8_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_13\,
      Q => \end_addr_buf_reg_n_8_[12]\,
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_12\,
      Q => \end_addr_buf_reg_n_8_[13]\,
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_15\,
      Q => \end_addr_buf_reg_n_8_[14]\,
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_14\,
      Q => \end_addr_buf_reg_n_8_[15]\,
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_13\,
      Q => \end_addr_buf_reg_n_8_[16]\,
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_12\,
      Q => \end_addr_buf_reg_n_8_[17]\,
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_15\,
      Q => \end_addr_buf_reg_n_8_[18]\,
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_14\,
      Q => \end_addr_buf_reg_n_8_[19]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_13\,
      Q => \end_addr_buf_reg_n_8_[20]\,
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_12\,
      Q => \end_addr_buf_reg_n_8_[21]\,
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_15\,
      Q => \end_addr_buf_reg_n_8_[22]\,
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_14\,
      Q => \end_addr_buf_reg_n_8_[23]\,
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_13\,
      Q => \end_addr_buf_reg_n_8_[24]\,
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_12\,
      Q => \end_addr_buf_reg_n_8_[25]\,
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_15\,
      Q => \end_addr_buf_reg_n_8_[26]\,
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_14\,
      Q => \end_addr_buf_reg_n_8_[27]\,
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_13\,
      Q => \end_addr_buf_reg_n_8_[28]\,
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_12\,
      Q => \end_addr_buf_reg_n_8_[29]\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__0_n_8\,
      Q => \end_addr_buf_reg_n_8_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_15\,
      Q => \end_addr_buf_reg_n_8_[30]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_14\,
      Q => \end_addr_buf_reg_n_8_[31]\,
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_14,
      Q => \end_addr_buf_reg_n_8_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_13,
      Q => \end_addr_buf_reg_n_8_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_12,
      Q => \end_addr_buf_reg_n_8_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_15\,
      Q => \end_addr_buf_reg_n_8_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_14\,
      Q => \end_addr_buf_reg_n_8_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_13\,
      Q => \end_addr_buf_reg_n_8_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_12\,
      Q => \end_addr_buf_reg_n_8_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_8,
      CO(2) => end_addr_carry_n_9,
      CO(1) => end_addr_carry_n_10,
      CO(0) => end_addr_carry_n_11,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[5]\,
      DI(2) => \start_addr_reg_n_8_[4]\,
      DI(1) => \start_addr_reg_n_8_[3]\,
      DI(0) => \start_addr_reg_n_8_[2]\,
      O(3) => end_addr_carry_n_12,
      O(2) => end_addr_carry_n_13,
      O(1) => end_addr_carry_n_14,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__1_n_8\,
      S(2) => \end_addr_carry_i_2__1_n_8\,
      S(1) => \end_addr_carry_i_3__1_n_8\,
      S(0) => \end_addr_carry_i_4__1_n_8\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_8,
      CO(3) => \end_addr_carry__0_n_8\,
      CO(2) => \end_addr_carry__0_n_9\,
      CO(1) => \end_addr_carry__0_n_10\,
      CO(0) => \end_addr_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[9]\,
      DI(2) => \start_addr_reg_n_8_[8]\,
      DI(1) => \start_addr_reg_n_8_[7]\,
      DI(0) => \start_addr_reg_n_8_[6]\,
      O(3) => \end_addr_carry__0_n_12\,
      O(2) => \end_addr_carry__0_n_13\,
      O(1) => \end_addr_carry__0_n_14\,
      O(0) => \end_addr_carry__0_n_15\,
      S(3) => \end_addr_carry__0_i_1__1_n_8\,
      S(2) => \end_addr_carry__0_i_2__1_n_8\,
      S(1) => \end_addr_carry__0_i_3__1_n_8\,
      S(0) => \end_addr_carry__0_i_4__1_n_8\
    );
\end_addr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[9]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__0_i_1__1_n_8\
    );
\end_addr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[8]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__0_i_2__1_n_8\
    );
\end_addr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[7]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__0_i_3__1_n_8\
    );
\end_addr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[6]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__0_i_4__1_n_8\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_8\,
      CO(3) => \end_addr_carry__1_n_8\,
      CO(2) => \end_addr_carry__1_n_9\,
      CO(1) => \end_addr_carry__1_n_10\,
      CO(0) => \end_addr_carry__1_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[13]\,
      DI(2) => \start_addr_reg_n_8_[12]\,
      DI(1) => \start_addr_reg_n_8_[11]\,
      DI(0) => \start_addr_reg_n_8_[10]\,
      O(3) => \end_addr_carry__1_n_12\,
      O(2) => \end_addr_carry__1_n_13\,
      O(1) => \end_addr_carry__1_n_14\,
      O(0) => \end_addr_carry__1_n_15\,
      S(3) => \end_addr_carry__1_i_1__1_n_8\,
      S(2) => \end_addr_carry__1_i_2__1_n_8\,
      S(1) => \end_addr_carry__1_i_3__1_n_8\,
      S(0) => \end_addr_carry__1_i_4__1_n_8\
    );
\end_addr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[13]\,
      I1 => \align_len_reg_n_8_[14]\,
      O => \end_addr_carry__1_i_1__1_n_8\
    );
\end_addr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[12]\,
      I1 => \align_len_reg_n_8_[12]\,
      O => \end_addr_carry__1_i_2__1_n_8\
    );
\end_addr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[11]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__1_i_3__1_n_8\
    );
\end_addr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[10]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__1_i_4__1_n_8\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_8\,
      CO(3) => \end_addr_carry__2_n_8\,
      CO(2) => \end_addr_carry__2_n_9\,
      CO(1) => \end_addr_carry__2_n_10\,
      CO(0) => \end_addr_carry__2_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[17]\,
      DI(2) => \start_addr_reg_n_8_[16]\,
      DI(1) => \start_addr_reg_n_8_[15]\,
      DI(0) => \start_addr_reg_n_8_[14]\,
      O(3) => \end_addr_carry__2_n_12\,
      O(2) => \end_addr_carry__2_n_13\,
      O(1) => \end_addr_carry__2_n_14\,
      O(0) => \end_addr_carry__2_n_15\,
      S(3) => \end_addr_carry__2_i_1__1_n_8\,
      S(2) => \end_addr_carry__2_i_2__1_n_8\,
      S(1) => \end_addr_carry__2_i_3__1_n_8\,
      S(0) => \end_addr_carry__2_i_4__1_n_8\
    );
\end_addr_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[17]\,
      I1 => \align_len_reg_n_8_[17]\,
      O => \end_addr_carry__2_i_1__1_n_8\
    );
\end_addr_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[16]\,
      I1 => \align_len_reg_n_8_[16]\,
      O => \end_addr_carry__2_i_2__1_n_8\
    );
\end_addr_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[15]\,
      I1 => \align_len_reg_n_8_[15]\,
      O => \end_addr_carry__2_i_3__1_n_8\
    );
\end_addr_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[14]\,
      I1 => \align_len_reg_n_8_[14]\,
      O => \end_addr_carry__2_i_4__1_n_8\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_8\,
      CO(3) => \end_addr_carry__3_n_8\,
      CO(2) => \end_addr_carry__3_n_9\,
      CO(1) => \end_addr_carry__3_n_10\,
      CO(0) => \end_addr_carry__3_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[21]\,
      DI(2) => \start_addr_reg_n_8_[20]\,
      DI(1) => \start_addr_reg_n_8_[19]\,
      DI(0) => \start_addr_reg_n_8_[18]\,
      O(3) => \end_addr_carry__3_n_12\,
      O(2) => \end_addr_carry__3_n_13\,
      O(1) => \end_addr_carry__3_n_14\,
      O(0) => \end_addr_carry__3_n_15\,
      S(3) => \end_addr_carry__3_i_1__1_n_8\,
      S(2) => \end_addr_carry__3_i_2__1_n_8\,
      S(1) => \end_addr_carry__3_i_3__1_n_8\,
      S(0) => \end_addr_carry__3_i_4__1_n_8\
    );
\end_addr_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[21]\,
      I1 => \align_len_reg_n_8_[21]\,
      O => \end_addr_carry__3_i_1__1_n_8\
    );
\end_addr_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[20]\,
      I1 => \align_len_reg_n_8_[20]\,
      O => \end_addr_carry__3_i_2__1_n_8\
    );
\end_addr_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[19]\,
      I1 => \align_len_reg_n_8_[19]\,
      O => \end_addr_carry__3_i_3__1_n_8\
    );
\end_addr_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[18]\,
      I1 => \align_len_reg_n_8_[18]\,
      O => \end_addr_carry__3_i_4__1_n_8\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_8\,
      CO(3) => \end_addr_carry__4_n_8\,
      CO(2) => \end_addr_carry__4_n_9\,
      CO(1) => \end_addr_carry__4_n_10\,
      CO(0) => \end_addr_carry__4_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[25]\,
      DI(2) => \start_addr_reg_n_8_[24]\,
      DI(1) => \start_addr_reg_n_8_[23]\,
      DI(0) => \start_addr_reg_n_8_[22]\,
      O(3) => \end_addr_carry__4_n_12\,
      O(2) => \end_addr_carry__4_n_13\,
      O(1) => \end_addr_carry__4_n_14\,
      O(0) => \end_addr_carry__4_n_15\,
      S(3) => \end_addr_carry__4_i_1__1_n_8\,
      S(2) => \end_addr_carry__4_i_2__1_n_8\,
      S(1) => \end_addr_carry__4_i_3__1_n_8\,
      S(0) => \end_addr_carry__4_i_4__1_n_8\
    );
\end_addr_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[25]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_1__1_n_8\
    );
\end_addr_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[24]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_2__1_n_8\
    );
\end_addr_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[23]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_3__1_n_8\
    );
\end_addr_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[22]\,
      I1 => \align_len_reg_n_8_[22]\,
      O => \end_addr_carry__4_i_4__1_n_8\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_8\,
      CO(3) => \end_addr_carry__5_n_8\,
      CO(2) => \end_addr_carry__5_n_9\,
      CO(1) => \end_addr_carry__5_n_10\,
      CO(0) => \end_addr_carry__5_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[29]\,
      DI(2) => \start_addr_reg_n_8_[28]\,
      DI(1) => \start_addr_reg_n_8_[27]\,
      DI(0) => \start_addr_reg_n_8_[26]\,
      O(3) => \end_addr_carry__5_n_12\,
      O(2) => \end_addr_carry__5_n_13\,
      O(1) => \end_addr_carry__5_n_14\,
      O(0) => \end_addr_carry__5_n_15\,
      S(3) => \end_addr_carry__5_i_1__1_n_8\,
      S(2) => \end_addr_carry__5_i_2__1_n_8\,
      S(1) => \end_addr_carry__5_i_3__1_n_8\,
      S(0) => \end_addr_carry__5_i_4__1_n_8\
    );
\end_addr_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[29]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_1__1_n_8\
    );
\end_addr_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[28]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_2__1_n_8\
    );
\end_addr_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[27]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_3__1_n_8\
    );
\end_addr_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[26]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_4__1_n_8\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_8\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_8_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_14\,
      O(0) => \end_addr_carry__6_n_15\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__1_n_8\,
      S(0) => \end_addr_carry__6_i_2__1_n_8\
    );
\end_addr_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[31]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_1__1_n_8\
    );
\end_addr_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[30]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_2__1_n_8\
    );
\end_addr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[5]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry_i_1__1_n_8\
    );
\end_addr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[4]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry_i_2__1_n_8\
    );
\end_addr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[3]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry_i_3__1_n_8\
    );
\end_addr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[2]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry_i_4__1_n_8\
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\
     port map (
      CO(0) => first_sect,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_8\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_16,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem1_arvalid\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_11,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => fifo_rctl_n_14,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_12,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_13,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_15,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_rctl_n_8,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_20,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_8\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_8,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      pop0 => pop0,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_19,
      rreq_handling_reg_0 => rreq_handling_reg_n_8,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_10,
      \sect_cnt_reg[18]\(0) => last_sect
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\
     port map (
      D(19) => fifo_rreq_n_12,
      D(18) => fifo_rreq_n_13,
      D(17) => fifo_rreq_n_14,
      D(16) => fifo_rreq_n_15,
      D(15) => fifo_rreq_n_16,
      D(14) => fifo_rreq_n_17,
      D(13) => fifo_rreq_n_18,
      D(12) => fifo_rreq_n_19,
      D(11) => fifo_rreq_n_20,
      D(10) => fifo_rreq_n_21,
      D(9) => fifo_rreq_n_22,
      D(8) => fifo_rreq_n_23,
      D(7) => fifo_rreq_n_24,
      D(6) => fifo_rreq_n_25,
      D(5) => fifo_rreq_n_26,
      D(4) => fifo_rreq_n_27,
      D(3) => fifo_rreq_n_28,
      D(2) => fifo_rreq_n_29,
      D(1) => fifo_rreq_n_30,
      D(0) => fifo_rreq_n_31,
      E(0) => align_len,
      O(2) => \sect_cnt0_carry__3_n_13\,
      O(1) => \sect_cnt0_carry__3_n_14\,
      O(0) => \sect_cnt0_carry__3_n_15\,
      Q(19) => \start_addr_reg_n_8_[31]\,
      Q(18) => \start_addr_reg_n_8_[30]\,
      Q(17) => \start_addr_reg_n_8_[29]\,
      Q(16) => \start_addr_reg_n_8_[28]\,
      Q(15) => \start_addr_reg_n_8_[27]\,
      Q(14) => \start_addr_reg_n_8_[26]\,
      Q(13) => \start_addr_reg_n_8_[25]\,
      Q(12) => \start_addr_reg_n_8_[24]\,
      Q(11) => \start_addr_reg_n_8_[23]\,
      Q(10) => \start_addr_reg_n_8_[22]\,
      Q(9) => \start_addr_reg_n_8_[21]\,
      Q(8) => \start_addr_reg_n_8_[20]\,
      Q(7) => \start_addr_reg_n_8_[19]\,
      Q(6) => \start_addr_reg_n_8_[18]\,
      Q(5) => \start_addr_reg_n_8_[17]\,
      Q(4) => \start_addr_reg_n_8_[16]\,
      Q(3) => \start_addr_reg_n_8_[15]\,
      Q(2) => \start_addr_reg_n_8_[14]\,
      Q(1) => \start_addr_reg_n_8_[13]\,
      Q(0) => \start_addr_reg_n_8_[12]\,
      S(3) => fifo_rreq_n_33,
      S(2) => fifo_rreq_n_34,
      S(1) => fifo_rreq_n_35,
      S(0) => fifo_rreq_n_36,
      SR(0) => SR(0),
      \align_len_reg[14]\(0) => fifo_rreq_n_78,
      \align_len_reg[18]\(2) => fifo_rreq_n_75,
      \align_len_reg[18]\(1) => fifo_rreq_n_76,
      \align_len_reg[18]\(0) => fifo_rreq_n_77,
      \align_len_reg[22]\(37 downto 32) => fifo_rreq_data(52 downto 47),
      \align_len_reg[22]\(31) => fifo_rreq_data(45),
      \align_len_reg[22]\(30) => fifo_rreq_data(42),
      \align_len_reg[22]\(29) => fifo_rreq_n_45,
      \align_len_reg[22]\(28) => fifo_rreq_n_46,
      \align_len_reg[22]\(27) => fifo_rreq_n_47,
      \align_len_reg[22]\(26) => fifo_rreq_n_48,
      \align_len_reg[22]\(25) => fifo_rreq_n_49,
      \align_len_reg[22]\(24) => fifo_rreq_n_50,
      \align_len_reg[22]\(23) => fifo_rreq_n_51,
      \align_len_reg[22]\(22) => fifo_rreq_n_52,
      \align_len_reg[22]\(21) => fifo_rreq_n_53,
      \align_len_reg[22]\(20) => fifo_rreq_n_54,
      \align_len_reg[22]\(19) => fifo_rreq_n_55,
      \align_len_reg[22]\(18) => fifo_rreq_n_56,
      \align_len_reg[22]\(17) => fifo_rreq_n_57,
      \align_len_reg[22]\(16) => fifo_rreq_n_58,
      \align_len_reg[22]\(15) => fifo_rreq_n_59,
      \align_len_reg[22]\(14) => fifo_rreq_n_60,
      \align_len_reg[22]\(13) => fifo_rreq_n_61,
      \align_len_reg[22]\(12) => fifo_rreq_n_62,
      \align_len_reg[22]\(11) => fifo_rreq_n_63,
      \align_len_reg[22]\(10) => fifo_rreq_n_64,
      \align_len_reg[22]\(9) => fifo_rreq_n_65,
      \align_len_reg[22]\(8) => fifo_rreq_n_66,
      \align_len_reg[22]\(7) => fifo_rreq_n_67,
      \align_len_reg[22]\(6) => fifo_rreq_n_68,
      \align_len_reg[22]\(5) => fifo_rreq_n_69,
      \align_len_reg[22]\(4) => fifo_rreq_n_70,
      \align_len_reg[22]\(3) => fifo_rreq_n_71,
      \align_len_reg[22]\(2) => fifo_rreq_n_72,
      \align_len_reg[22]\(1) => fifo_rreq_n_73,
      \align_len_reg[22]\(0) => fifo_rreq_n_74,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \data_p1_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_8_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_8_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_8_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_8_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_8_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_8_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_8_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_8_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_8_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_8_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_8_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_8_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_8_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_8_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_8_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_8_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_8_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_8_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_8_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_8_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_8,
      invalid_len_event0 => invalid_len_event0,
      next_rreq => next_rreq,
      p_21_in => p_21_in,
      pop0 => pop0,
      rreq_handling_reg => rreq_handling_reg_n_8,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[0]\(0) => fifo_rreq_n_87,
      \sect_cnt_reg[0]_0\(3) => sect_cnt0_carry_n_12,
      \sect_cnt_reg[0]_0\(2) => sect_cnt0_carry_n_13,
      \sect_cnt_reg[0]_0\(1) => sect_cnt0_carry_n_14,
      \sect_cnt_reg[0]_0\(0) => sect_cnt0_carry_n_15,
      \sect_cnt_reg[12]\(3) => \sect_cnt0_carry__1_n_12\,
      \sect_cnt_reg[12]\(2) => \sect_cnt0_carry__1_n_13\,
      \sect_cnt_reg[12]\(1) => \sect_cnt0_carry__1_n_14\,
      \sect_cnt_reg[12]\(0) => \sect_cnt0_carry__1_n_15\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__2_n_12\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__2_n_13\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__2_n_14\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__2_n_15\,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_8_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_8_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_8_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_8_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_8_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_8_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_8_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_8_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_8_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_8_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_8_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_8_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_8_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_8_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_8_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_8_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_8_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_8_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_8_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_8_[0]\,
      \sect_cnt_reg[8]\(3) => \sect_cnt0_carry__0_n_12\,
      \sect_cnt_reg[8]\(2) => \sect_cnt0_carry__0_n_13\,
      \sect_cnt_reg[8]\(1) => \sect_cnt0_carry__0_n_14\,
      \sect_cnt_reg[8]\(0) => \sect_cnt0_carry__0_n_15\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_8_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_8_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_8_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_8_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_8_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_8_[4]\,
      \start_addr_reg[2]\(3) => fifo_rreq_n_79,
      \start_addr_reg[2]\(2) => fifo_rreq_n_80,
      \start_addr_reg[2]\(1) => fifo_rreq_n_81,
      \start_addr_reg[2]\(0) => fifo_rreq_n_82,
      \start_addr_reg[2]_0\(2) => fifo_rreq_n_83,
      \start_addr_reg[2]_0\(1) => fifo_rreq_n_84,
      \start_addr_reg[2]_0\(0) => fifo_rreq_n_85,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_8,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_8,
      CO(2) => first_sect_carry_n_9,
      CO(1) => first_sect_carry_n_10,
      CO(0) => first_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_8\,
      S(2) => \first_sect_carry_i_2__1_n_8\,
      S(1) => \first_sect_carry_i_3__1_n_8\,
      S(0) => \first_sect_carry_i_4__1_n_8\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_8,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_10\,
      CO(0) => \first_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__1_n_8\,
      S(1) => \first_sect_carry__0_i_2__1_n_8\,
      S(0) => \first_sect_carry__0_i_3__1_n_8\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[18]\,
      I1 => \start_addr_buf_reg_n_8_[30]\,
      I2 => \start_addr_buf_reg_n_8_[31]\,
      I3 => \sect_cnt_reg_n_8_[19]\,
      O => \first_sect_carry__0_i_1__1_n_8\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[16]\,
      I1 => \start_addr_buf_reg_n_8_[28]\,
      I2 => \sect_cnt_reg_n_8_[15]\,
      I3 => \start_addr_buf_reg_n_8_[27]\,
      I4 => \sect_cnt_reg_n_8_[17]\,
      I5 => \start_addr_buf_reg_n_8_[29]\,
      O => \first_sect_carry__0_i_2__1_n_8\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[13]\,
      I1 => \start_addr_buf_reg_n_8_[25]\,
      I2 => \sect_cnt_reg_n_8_[12]\,
      I3 => \start_addr_buf_reg_n_8_[24]\,
      I4 => \sect_cnt_reg_n_8_[14]\,
      I5 => \start_addr_buf_reg_n_8_[26]\,
      O => \first_sect_carry__0_i_3__1_n_8\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[10]\,
      I1 => \start_addr_buf_reg_n_8_[22]\,
      I2 => \sect_cnt_reg_n_8_[9]\,
      I3 => \start_addr_buf_reg_n_8_[21]\,
      I4 => \sect_cnt_reg_n_8_[11]\,
      I5 => \start_addr_buf_reg_n_8_[23]\,
      O => \first_sect_carry_i_1__1_n_8\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[7]\,
      I1 => \start_addr_buf_reg_n_8_[19]\,
      I2 => \sect_cnt_reg_n_8_[6]\,
      I3 => \start_addr_buf_reg_n_8_[18]\,
      I4 => \sect_cnt_reg_n_8_[8]\,
      I5 => \start_addr_buf_reg_n_8_[20]\,
      O => \first_sect_carry_i_2__1_n_8\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[4]\,
      I1 => \start_addr_buf_reg_n_8_[16]\,
      I2 => \sect_cnt_reg_n_8_[3]\,
      I3 => \start_addr_buf_reg_n_8_[15]\,
      I4 => \sect_cnt_reg_n_8_[5]\,
      I5 => \start_addr_buf_reg_n_8_[17]\,
      O => \first_sect_carry_i_3__1_n_8\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_8_[1]\,
      I1 => \start_addr_buf_reg_n_8_[13]\,
      I2 => \sect_cnt_reg_n_8_[0]\,
      I3 => \start_addr_buf_reg_n_8_[12]\,
      I4 => \sect_cnt_reg_n_8_[2]\,
      I5 => \start_addr_buf_reg_n_8_[14]\,
      O => \first_sect_carry_i_4__1_n_8\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_8,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_8,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_8,
      CO(2) => last_sect_carry_n_9,
      CO(1) => last_sect_carry_n_10,
      CO(0) => last_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_79,
      S(2) => fifo_rreq_n_80,
      S(1) => fifo_rreq_n_81,
      S(0) => fifo_rreq_n_82
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_8,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_10\,
      CO(0) => \last_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_83,
      S(1) => fifo_rreq_n_84,
      S(0) => fifo_rreq_n_85
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_19,
      Q => rreq_handling_reg_n_8,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\
     port map (
      D(0) => D(2),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_equal_gen.data_buf_reg[7]\(7 downto 0) => \bus_equal_gen.data_buf\(7 downto 0),
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_8\,
      full_n_reg => full_n_reg,
      \i5_reg_462_reg[20]\(20 downto 0) => \i5_reg_462_reg[20]\(20 downto 0),
      \i_6_reg_1326_reg[0]\(0) => \i_6_reg_1326_reg[0]\(0),
      \i_6_reg_1326_reg[0]_0\(0) => \i_6_reg_1326_reg[0]_0\(0),
      \j6_reg_473_reg[0]\ => \j6_reg_473_reg[0]\,
      \j6_reg_473_reg[1]\ => \j6_reg_473_reg[1]\,
      \j6_reg_473_reg[2]\ => \j6_reg_473_reg[2]\,
      \j6_reg_473_reg[2]_0\ => \j6_reg_473_reg[2]_0\,
      rdata_ack_t => rdata_ack_t,
      tmp_11_fu_960_p1(1 downto 0) => tmp_11_fu_960_p1(1 downto 0),
      \val_reg_1331_reg[0]\ => \val_reg_1331_reg[0]\,
      \val_reg_1331_reg[0]_0\ => \val_reg_1331_reg[0]_0\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[28]\ => \ap_CS_fsm_reg[28]\,
      \ap_CS_fsm_reg[29]\ => \ap_CS_fsm_reg[29]\,
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem1_ARREADY => ap_reg_ioackin_gmem1_ARREADY,
      \gmem1_addr_4_reg_1216_reg[29]\ => \gmem1_addr_4_reg_1216_reg[29]\,
      \i3_reg_357_reg[13]\ => \i3_reg_357_reg[13]\,
      \i4_reg_368_reg[10]\(10 downto 0) => \i4_reg_368_reg[10]\(10 downto 0),
      \i4_reg_368_reg[7]\ => \i4_reg_368_reg[7]\,
      \out_pix3_reg_1111_reg[29]\(29 downto 0) => \out_pix3_reg_1111_reg[29]\(29 downto 0),
      \q_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \state_reg[1]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[10]\,
      O => \sect_addr_buf[10]_i_1__1_n_8\
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[11]\,
      O => \sect_addr_buf[11]_i_2__1_n_8\
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[0]\,
      O => \sect_addr_buf[12]_i_1__1_n_8\
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[1]\,
      O => \sect_addr_buf[13]_i_1__1_n_8\
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[2]\,
      O => \sect_addr_buf[14]_i_1__1_n_8\
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[3]\,
      O => \sect_addr_buf[15]_i_1__1_n_8\
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[4]\,
      O => \sect_addr_buf[16]_i_1__1_n_8\
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[5]\,
      O => \sect_addr_buf[17]_i_1__1_n_8\
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[6]\,
      O => \sect_addr_buf[18]_i_1__1_n_8\
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[7]\,
      O => \sect_addr_buf[19]_i_1__1_n_8\
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[8]\,
      O => \sect_addr_buf[20]_i_1__1_n_8\
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[9]\,
      O => \sect_addr_buf[21]_i_1__1_n_8\
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[10]\,
      O => \sect_addr_buf[22]_i_1__1_n_8\
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[11]\,
      O => \sect_addr_buf[23]_i_1__1_n_8\
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[12]\,
      O => \sect_addr_buf[24]_i_1__1_n_8\
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[13]\,
      O => \sect_addr_buf[25]_i_1__1_n_8\
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[14]\,
      O => \sect_addr_buf[26]_i_1__1_n_8\
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[15]\,
      O => \sect_addr_buf[27]_i_1__1_n_8\
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[16]\,
      O => \sect_addr_buf[28]_i_1__1_n_8\
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[17]\,
      O => \sect_addr_buf[29]_i_1__1_n_8\
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[2]\,
      O => \sect_addr_buf[2]_i_1__1_n_8\
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[18]\,
      O => \sect_addr_buf[30]_i_1__1_n_8\
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_8_[19]\,
      O => \sect_addr_buf[31]_i_1__1_n_8\
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[3]\,
      O => \sect_addr_buf[3]_i_1__1_n_8\
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[4]\,
      O => \sect_addr_buf[4]_i_1__1_n_8\
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[5]\,
      O => \sect_addr_buf[5]_i_1__1_n_8\
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[6]\,
      O => \sect_addr_buf[6]_i_1__1_n_8\
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[7]\,
      O => \sect_addr_buf[7]_i_1__1_n_8\
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[8]\,
      O => \sect_addr_buf[8]_i_1__1_n_8\
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_8_[9]\,
      O => \sect_addr_buf[9]_i_1__1_n_8\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[10]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[11]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[2]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[3]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[4]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[5]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[6]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[7]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[8]\,
      R => fifo_rctl_n_10
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1__1_n_8\,
      Q => \sect_addr_buf_reg_n_8_[9]\,
      R => fifo_rctl_n_10
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_8,
      CO(2) => sect_cnt0_carry_n_9,
      CO(1) => sect_cnt0_carry_n_10,
      CO(0) => sect_cnt0_carry_n_11,
      CYINIT => \sect_cnt_reg_n_8_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => sect_cnt0_carry_n_12,
      O(2) => sect_cnt0_carry_n_13,
      O(1) => sect_cnt0_carry_n_14,
      O(0) => sect_cnt0_carry_n_15,
      S(3) => \sect_cnt_reg_n_8_[4]\,
      S(2) => \sect_cnt_reg_n_8_[3]\,
      S(1) => \sect_cnt_reg_n_8_[2]\,
      S(0) => \sect_cnt_reg_n_8_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_8,
      CO(3) => \sect_cnt0_carry__0_n_8\,
      CO(2) => \sect_cnt0_carry__0_n_9\,
      CO(1) => \sect_cnt0_carry__0_n_10\,
      CO(0) => \sect_cnt0_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__0_n_12\,
      O(2) => \sect_cnt0_carry__0_n_13\,
      O(1) => \sect_cnt0_carry__0_n_14\,
      O(0) => \sect_cnt0_carry__0_n_15\,
      S(3) => \sect_cnt_reg_n_8_[8]\,
      S(2) => \sect_cnt_reg_n_8_[7]\,
      S(1) => \sect_cnt_reg_n_8_[6]\,
      S(0) => \sect_cnt_reg_n_8_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_8\,
      CO(3) => \sect_cnt0_carry__1_n_8\,
      CO(2) => \sect_cnt0_carry__1_n_9\,
      CO(1) => \sect_cnt0_carry__1_n_10\,
      CO(0) => \sect_cnt0_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__1_n_12\,
      O(2) => \sect_cnt0_carry__1_n_13\,
      O(1) => \sect_cnt0_carry__1_n_14\,
      O(0) => \sect_cnt0_carry__1_n_15\,
      S(3) => \sect_cnt_reg_n_8_[12]\,
      S(2) => \sect_cnt_reg_n_8_[11]\,
      S(1) => \sect_cnt_reg_n_8_[10]\,
      S(0) => \sect_cnt_reg_n_8_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_8\,
      CO(3) => \sect_cnt0_carry__2_n_8\,
      CO(2) => \sect_cnt0_carry__2_n_9\,
      CO(1) => \sect_cnt0_carry__2_n_10\,
      CO(0) => \sect_cnt0_carry__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__2_n_12\,
      O(2) => \sect_cnt0_carry__2_n_13\,
      O(1) => \sect_cnt0_carry__2_n_14\,
      O(0) => \sect_cnt0_carry__2_n_15\,
      S(3) => \sect_cnt_reg_n_8_[16]\,
      S(2) => \sect_cnt_reg_n_8_[15]\,
      S(1) => \sect_cnt_reg_n_8_[14]\,
      S(0) => \sect_cnt_reg_n_8_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_8\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_10\,
      CO(0) => \sect_cnt0_carry__3_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2) => \sect_cnt0_carry__3_n_13\,
      O(1) => \sect_cnt0_carry__3_n_14\,
      O(0) => \sect_cnt0_carry__3_n_15\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_8_[19]\,
      S(1) => \sect_cnt_reg_n_8_[18]\,
      S(0) => \sect_cnt_reg_n_8_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_31,
      Q => \sect_cnt_reg_n_8_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_8_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_8_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_8_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_8_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_8_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_8_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_8_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_8_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_8_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_8_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_30,
      Q => \sect_cnt_reg_n_8_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_29,
      Q => \sect_cnt_reg_n_8_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_28,
      Q => \sect_cnt_reg_n_8_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_27,
      Q => \sect_cnt_reg_n_8_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_26,
      Q => \sect_cnt_reg_n_8_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_8_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_8_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_8_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_87,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_8_[9]\,
      R => SR(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[2]\,
      I1 => \end_addr_buf_reg_n_8_[2]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_8\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[3]\,
      I1 => \end_addr_buf_reg_n_8_[3]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_8\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[4]\,
      I1 => \end_addr_buf_reg_n_8_[4]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_8\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[5]\,
      I1 => \end_addr_buf_reg_n_8_[5]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_8\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[6]\,
      I1 => \end_addr_buf_reg_n_8_[6]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_8\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[7]\,
      I1 => \end_addr_buf_reg_n_8_[7]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_8\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[8]\,
      I1 => \end_addr_buf_reg_n_8_[8]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_8\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[9]\,
      I1 => \end_addr_buf_reg_n_8_[9]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_8\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[10]\,
      I1 => \end_addr_buf_reg_n_8_[10]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_8\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_8_[11]\,
      I1 => \end_addr_buf_reg_n_8_[11]\,
      I2 => \beat_len_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_8\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[0]_i_1_n_8\,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[1]_i_1_n_8\,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[2]_i_1_n_8\,
      Q => p_1_in(2),
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[3]_i_1_n_8\,
      Q => p_1_in(3),
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[4]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[5]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[6]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[7]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[8]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[9]_i_2_n_8\,
      Q => \sect_len_buf_reg_n_8_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[10]\,
      Q => \start_addr_buf_reg_n_8_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[11]\,
      Q => \start_addr_buf_reg_n_8_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[12]\,
      Q => \start_addr_buf_reg_n_8_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[13]\,
      Q => \start_addr_buf_reg_n_8_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[14]\,
      Q => \start_addr_buf_reg_n_8_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[15]\,
      Q => \start_addr_buf_reg_n_8_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[16]\,
      Q => \start_addr_buf_reg_n_8_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[17]\,
      Q => \start_addr_buf_reg_n_8_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[18]\,
      Q => \start_addr_buf_reg_n_8_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[19]\,
      Q => \start_addr_buf_reg_n_8_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[20]\,
      Q => \start_addr_buf_reg_n_8_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[21]\,
      Q => \start_addr_buf_reg_n_8_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[22]\,
      Q => \start_addr_buf_reg_n_8_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[23]\,
      Q => \start_addr_buf_reg_n_8_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[24]\,
      Q => \start_addr_buf_reg_n_8_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[25]\,
      Q => \start_addr_buf_reg_n_8_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[26]\,
      Q => \start_addr_buf_reg_n_8_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[27]\,
      Q => \start_addr_buf_reg_n_8_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[28]\,
      Q => \start_addr_buf_reg_n_8_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[29]\,
      Q => \start_addr_buf_reg_n_8_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[2]\,
      Q => \start_addr_buf_reg_n_8_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[30]\,
      Q => \start_addr_buf_reg_n_8_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[31]\,
      Q => \start_addr_buf_reg_n_8_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[3]\,
      Q => \start_addr_buf_reg_n_8_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[4]\,
      Q => \start_addr_buf_reg_n_8_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[5]\,
      Q => \start_addr_buf_reg_n_8_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[6]\,
      Q => \start_addr_buf_reg_n_8_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[7]\,
      Q => \start_addr_buf_reg_n_8_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[8]\,
      Q => \start_addr_buf_reg_n_8_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_8_[9]\,
      Q => \start_addr_buf_reg_n_8_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_8_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_8_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_8_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_8_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_8_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_8_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_8_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_8_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_8_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_8_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_8_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_8_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_8_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_8_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_8_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_8_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_8_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_8_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_8_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_8_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_74,
      Q => \start_addr_reg_n_8_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_8_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_8_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_73,
      Q => \start_addr_reg_n_8_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_72,
      Q => \start_addr_reg_n_8_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_71,
      Q => \start_addr_reg_n_8_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_8_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_8_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_8_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_8_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BREADY : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WLAST : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[0]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[7]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \q_tmp_reg[0]\ : out STD_LOGIC;
    I_BREADY1 : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    \i5_reg_462_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i5_reg_462_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm110_out : out STD_LOGIC;
    ap_NS_fsm128_out : out STD_LOGIC;
    \q_tmp_reg[0]_1\ : out STD_LOGIC;
    \q_tmp_reg[0]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    \i2_reg_346_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i2_reg_346_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i3_reg_357_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_380_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    \i_reg_324_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem1_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_reg_324_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_380_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \x_weight_0_i_reg_404_reg[2]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    edge_val_1_i_reg_1318 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_weight_0_i_reg_404_reg[5]\ : in STD_LOGIC;
    \i2_reg_346_reg[13]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : in STD_LOGIC;
    \i_0_i_reg_416_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[34]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    i1_reg_335_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp_11_fu_960_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j6_reg_473_reg[2]\ : in STD_LOGIC;
    \i_reg_324_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \fourWide_fu_178_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \i4_reg_368_reg[3]\ : in STD_LOGIC;
    \out_pix4_sum6_reg_1145_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix3_reg_1111_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_4_reg_1216_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_5_reg_1259_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum2_reg_1186_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum1_reg_1167_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \i3_reg_357_reg[13]\ : in STD_LOGIC;
    \i5_reg_462_reg[17]\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : in STD_LOGIC;
    throttl_cnt1 : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \req_en__6\ : in STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^i_bready1\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_0 : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_10\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_11\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_10\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_11\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_10\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_11\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_10\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_11\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \align_len_reg_n_8_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_8_[9]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_56 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal buff_wdata_n_58 : STD_LOGIC;
  signal buff_wdata_n_59 : STD_LOGIC;
  signal buff_wdata_n_60 : STD_LOGIC;
  signal buff_wdata_n_61 : STD_LOGIC;
  signal buff_wdata_n_62 : STD_LOGIC;
  signal buff_wdata_n_63 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_8\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_6_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_8\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_8\ : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_17 : STD_LOGIC;
  signal fifo_resp_n_18 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_to_user_n_23 : STD_LOGIC;
  signal fifo_resp_to_user_n_24 : STD_LOGIC;
  signal fifo_resp_to_user_n_25 : STD_LOGIC;
  signal fifo_resp_to_user_n_26 : STD_LOGIC;
  signal fifo_resp_to_user_n_27 : STD_LOGIC;
  signal fifo_resp_to_user_n_28 : STD_LOGIC;
  signal fifo_resp_to_user_n_29 : STD_LOGIC;
  signal fifo_resp_to_user_n_30 : STD_LOGIC;
  signal fifo_resp_to_user_n_31 : STD_LOGIC;
  signal fifo_resp_to_user_n_32 : STD_LOGIC;
  signal fifo_resp_to_user_n_33 : STD_LOGIC;
  signal fifo_resp_to_user_n_34 : STD_LOGIC;
  signal fifo_resp_to_user_n_35 : STD_LOGIC;
  signal fifo_resp_to_user_n_36 : STD_LOGIC;
  signal fifo_resp_to_user_n_37 : STD_LOGIC;
  signal fifo_resp_to_user_n_38 : STD_LOGIC;
  signal fifo_resp_to_user_n_39 : STD_LOGIC;
  signal fifo_resp_to_user_n_40 : STD_LOGIC;
  signal fifo_resp_to_user_n_41 : STD_LOGIC;
  signal fifo_resp_to_user_n_42 : STD_LOGIC;
  signal fifo_resp_to_user_n_43 : STD_LOGIC;
  signal fifo_resp_to_user_n_44 : STD_LOGIC;
  signal fifo_resp_to_user_n_45 : STD_LOGIC;
  signal fifo_resp_to_user_n_46 : STD_LOGIC;
  signal fifo_resp_to_user_n_47 : STD_LOGIC;
  signal fifo_resp_to_user_n_48 : STD_LOGIC;
  signal fifo_resp_to_user_n_49 : STD_LOGIC;
  signal fifo_resp_to_user_n_50 : STD_LOGIC;
  signal fifo_resp_to_user_n_51 : STD_LOGIC;
  signal fifo_resp_to_user_n_52 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 52 downto 32 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_89 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_n_94 : STD_LOGIC;
  signal fifo_wreq_n_95 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_8 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_10\ : STD_LOGIC;
  signal \first_sect_carry__0_n_11\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_8\ : STD_LOGIC;
  signal first_sect_carry_n_10 : STD_LOGIC;
  signal first_sect_carry_n_11 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal gmem1_AWREADY : STD_LOGIC;
  signal gmem1_AWVALID : STD_LOGIC;
  signal gmem1_WREADY : STD_LOGIC;
  signal \^i5_reg_462_reg[0]_0\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_10\ : STD_LOGIC;
  signal \last_sect_carry__0_n_11\ : STD_LOGIC;
  signal last_sect_carry_n_10 : STD_LOGIC;
  signal last_sect_carry_n_11 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem1_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal \^m_axi_gmem1_wlast\ : STD_LOGIC;
  signal \^m_axi_gmem1_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_26_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_tmp_reg[0]\ : STD_LOGIC;
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal rs_wreq_n_26 : STD_LOGIC;
  signal rs_wreq_n_27 : STD_LOGIC;
  signal rs_wreq_n_28 : STD_LOGIC;
  signal rs_wreq_n_29 : STD_LOGIC;
  signal rs_wreq_n_30 : STD_LOGIC;
  signal rs_wreq_n_31 : STD_LOGIC;
  signal rs_wreq_n_32 : STD_LOGIC;
  signal rs_wreq_n_33 : STD_LOGIC;
  signal rs_wreq_n_34 : STD_LOGIC;
  signal rs_wreq_n_35 : STD_LOGIC;
  signal rs_wreq_n_36 : STD_LOGIC;
  signal rs_wreq_n_37 : STD_LOGIC;
  signal rs_wreq_n_38 : STD_LOGIC;
  signal rs_wreq_n_39 : STD_LOGIC;
  signal rs_wreq_n_40 : STD_LOGIC;
  signal rs_wreq_n_41 : STD_LOGIC;
  signal rs_wreq_n_42 : STD_LOGIC;
  signal rs_wreq_n_43 : STD_LOGIC;
  signal rs_wreq_n_44 : STD_LOGIC;
  signal rs_wreq_n_45 : STD_LOGIC;
  signal rs_wreq_n_46 : STD_LOGIC;
  signal rs_wreq_n_47 : STD_LOGIC;
  signal rs_wreq_n_48 : STD_LOGIC;
  signal rs_wreq_n_49 : STD_LOGIC;
  signal rs_wreq_n_50 : STD_LOGIC;
  signal rs_wreq_n_51 : STD_LOGIC;
  signal rs_wreq_n_52 : STD_LOGIC;
  signal rs_wreq_n_53 : STD_LOGIC;
  signal rs_wreq_n_54 : STD_LOGIC;
  signal rs_wreq_n_55 : STD_LOGIC;
  signal rs_wreq_n_56 : STD_LOGIC;
  signal rs_wreq_n_57 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sect_addr_buf_reg_n_8_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_8_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_8\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_8_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_8_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_8_[9]\ : STD_LOGIC;
  signal \^throttl_cnt10_out__4\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_8 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair254";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair247";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair279";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  I_BREADY1 <= \^i_bready1\;
  SR(0) <= \^sr\(0);
  empty_n_reg <= \^empty_n_reg\;
  \i5_reg_462_reg[0]_0\ <= \^i5_reg_462_reg[0]_0\;
  m_axi_gmem1_AWADDR(29 downto 0) <= \^m_axi_gmem1_awaddr\(29 downto 0);
  \m_axi_gmem1_AWLEN[3]\(3 downto 0) <= \^m_axi_gmem1_awlen[3]\(3 downto 0);
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
  m_axi_gmem1_WLAST <= \^m_axi_gmem1_wlast\;
  m_axi_gmem1_WVALID <= \^m_axi_gmem1_wvalid\;
  \q_tmp_reg[0]\ <= \^q_tmp_reg[0]\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
  \throttl_cnt10_out__4\ <= \^throttl_cnt10_out__4\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_8\,
      CO(2) => \align_len0_inferred__1/i__carry_n_9\,
      CO(1) => \align_len0_inferred__1/i__carry_n_10\,
      CO(0) => \align_len0_inferred__1/i__carry_n_11\,
      CYINIT => '0',
      DI(3) => fifo_wreq_data(39),
      DI(2) => '0',
      DI(1) => fifo_wreq_data(32),
      DI(0) => '0',
      O(3 downto 2) => align_len0(9 downto 8),
      O(1) => align_len0(2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_86,
      S(2) => '1',
      S(1) => fifo_wreq_n_87,
      S(0) => '1'
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_8\,
      CO(3) => \align_len0_inferred__1/i__carry__0_n_8\,
      CO(2) => \align_len0_inferred__1/i__carry__0_n_9\,
      CO(1) => \align_len0_inferred__1/i__carry__0_n_10\,
      CO(0) => \align_len0_inferred__1/i__carry__0_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => fifo_wreq_data(42 downto 40),
      O(3) => align_len0(14),
      O(2 downto 0) => align_len0(12 downto 10),
      S(3) => '1',
      S(2) => fifo_wreq_n_83,
      S(1) => fifo_wreq_n_84,
      S(0) => fifo_wreq_n_85
    );
\align_len0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__0_n_8\,
      CO(3) => \align_len0_inferred__1/i__carry__1_n_8\,
      CO(2) => \align_len0_inferred__1/i__carry__1_n_9\,
      CO(1) => \align_len0_inferred__1/i__carry__1_n_10\,
      CO(0) => \align_len0_inferred__1/i__carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(48 downto 47),
      DI(1) => '0',
      DI(0) => fifo_wreq_data(45),
      O(3 downto 0) => align_len0(18 downto 15),
      S(3) => fifo_wreq_n_80,
      S(2) => fifo_wreq_n_81,
      S(1) => '1',
      S(0) => fifo_wreq_n_82
    );
\align_len0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__1_n_8\,
      CO(3) => \align_len0_inferred__1/i__carry__2_n_8\,
      CO(2) => \align_len0_inferred__1/i__carry__2_n_9\,
      CO(1) => \align_len0_inferred__1/i__carry__2_n_10\,
      CO(0) => \align_len0_inferred__1/i__carry__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(52 downto 49),
      O(3 downto 0) => align_len0(22 downto 19),
      S(3) => fifo_wreq_n_76,
      S(2) => fifo_wreq_n_77,
      S(1) => fifo_wreq_n_78,
      S(0) => fifo_wreq_n_79
    );
\align_len0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__2_n_8\,
      CO(3 downto 0) => \NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => align_len0(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(10),
      Q => \align_len_reg_n_8_[10]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(11),
      Q => \align_len_reg_n_8_[11]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(12),
      Q => \align_len_reg_n_8_[12]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(14),
      Q => \align_len_reg_n_8_[14]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(15),
      Q => \align_len_reg_n_8_[15]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(16),
      Q => \align_len_reg_n_8_[16]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(17),
      Q => \align_len_reg_n_8_[17]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(18),
      Q => \align_len_reg_n_8_[18]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(19),
      Q => \align_len_reg_n_8_[19]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(20),
      Q => \align_len_reg_n_8_[20]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(21),
      Q => \align_len_reg_n_8_[21]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(22),
      Q => \align_len_reg_n_8_[22]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(2),
      Q => \align_len_reg_n_8_[2]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(31),
      Q => \align_len_reg_n_8_[31]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(8),
      Q => \align_len_reg_n_8_[8]\,
      R => fifo_wreq_n_10
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(9),
      Q => \align_len_reg_n_8_[9]\,
      R => fifo_wreq_n_10
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_8_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_8_[8]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_8_[9]\,
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_8_[10]\,
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_8_[11]\,
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer
     port map (
      D(3) => D(17),
      D(2 downto 1) => D(12 downto 11),
      D(0) => D(7),
      Q(7) => Q(29),
      Q(6) => Q(21),
      Q(5 downto 4) => Q(15 downto 14),
      Q(3) => Q(10),
      Q(2) => Q(5),
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      ap_NS_fsm128_out => ap_NS_fsm128_out,
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_27,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \^m_axi_gmem1_wvalid\,
      \bus_equal_gen.len_cnt_reg[7]\(1 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 6),
      \bus_equal_gen.strb_buf_reg[3]\(35 downto 32) => tmp_strb(3 downto 0),
      \bus_equal_gen.strb_buf_reg[3]\(31) => buff_wdata_n_32,
      \bus_equal_gen.strb_buf_reg[3]\(30) => buff_wdata_n_33,
      \bus_equal_gen.strb_buf_reg[3]\(29) => buff_wdata_n_34,
      \bus_equal_gen.strb_buf_reg[3]\(28) => buff_wdata_n_35,
      \bus_equal_gen.strb_buf_reg[3]\(27) => buff_wdata_n_36,
      \bus_equal_gen.strb_buf_reg[3]\(26) => buff_wdata_n_37,
      \bus_equal_gen.strb_buf_reg[3]\(25) => buff_wdata_n_38,
      \bus_equal_gen.strb_buf_reg[3]\(24) => buff_wdata_n_39,
      \bus_equal_gen.strb_buf_reg[3]\(23) => buff_wdata_n_40,
      \bus_equal_gen.strb_buf_reg[3]\(22) => buff_wdata_n_41,
      \bus_equal_gen.strb_buf_reg[3]\(21) => buff_wdata_n_42,
      \bus_equal_gen.strb_buf_reg[3]\(20) => buff_wdata_n_43,
      \bus_equal_gen.strb_buf_reg[3]\(19) => buff_wdata_n_44,
      \bus_equal_gen.strb_buf_reg[3]\(18) => buff_wdata_n_45,
      \bus_equal_gen.strb_buf_reg[3]\(17) => buff_wdata_n_46,
      \bus_equal_gen.strb_buf_reg[3]\(16) => buff_wdata_n_47,
      \bus_equal_gen.strb_buf_reg[3]\(15) => buff_wdata_n_48,
      \bus_equal_gen.strb_buf_reg[3]\(14) => buff_wdata_n_49,
      \bus_equal_gen.strb_buf_reg[3]\(13) => buff_wdata_n_50,
      \bus_equal_gen.strb_buf_reg[3]\(12) => buff_wdata_n_51,
      \bus_equal_gen.strb_buf_reg[3]\(11) => buff_wdata_n_52,
      \bus_equal_gen.strb_buf_reg[3]\(10) => buff_wdata_n_53,
      \bus_equal_gen.strb_buf_reg[3]\(9) => buff_wdata_n_54,
      \bus_equal_gen.strb_buf_reg[3]\(8) => buff_wdata_n_55,
      \bus_equal_gen.strb_buf_reg[3]\(7) => buff_wdata_n_56,
      \bus_equal_gen.strb_buf_reg[3]\(6) => buff_wdata_n_57,
      \bus_equal_gen.strb_buf_reg[3]\(5) => buff_wdata_n_58,
      \bus_equal_gen.strb_buf_reg[3]\(4) => buff_wdata_n_59,
      \bus_equal_gen.strb_buf_reg[3]\(3) => buff_wdata_n_60,
      \bus_equal_gen.strb_buf_reg[3]\(2) => buff_wdata_n_61,
      \bus_equal_gen.strb_buf_reg[3]\(1) => buff_wdata_n_62,
      \bus_equal_gen.strb_buf_reg[3]\(0) => buff_wdata_n_63,
      data_valid => data_valid,
      edge_val_1_i_reg_1318(7 downto 0) => edge_val_1_i_reg_1318(7 downto 0),
      \fourWide_fu_178_reg[31]\(31 downto 0) => \fourWide_fu_178_reg[31]\(31 downto 0),
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_WREADY => gmem1_WREADY,
      i1_reg_335_reg(15 downto 0) => i1_reg_335_reg(15 downto 0),
      \i5_reg_462_reg[0]\ => \^i5_reg_462_reg[0]_0\,
      \i_reg_324_reg[0]\(0) => \i_reg_324_reg[0]\(0),
      \i_reg_324_reg[10]\(0) => \i_reg_324_reg[10]\(0),
      \i_reg_324_reg[10]_0\(10 downto 0) => \i_reg_324_reg[10]_0\(10 downto 0),
      \j6_reg_473_reg[2]\ => \j6_reg_473_reg[2]\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      mem_reg_0 => mem_reg,
      \q_reg[0]\ => buff_wdata_n_26,
      \q_tmp_reg[0]_0\ => \^q_tmp_reg[0]\,
      \q_tmp_reg[0]_1\ => \q_tmp_reg[0]_1\,
      \q_tmp_reg[0]_2\ => \q_tmp_reg[0]_2\,
      \q_tmp_reg[0]_3\ => \^q_tmp_reg[0]_0\,
      tmp_11_fu_960_p1(1 downto 0) => tmp_11_fu_960_p1(1 downto 0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_18\,
      Q => \^m_axi_gmem1_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_27,
      Q => \^m_axi_gmem1_wvalid\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_63,
      Q => m_axi_gmem1_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_53,
      Q => m_axi_gmem1_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_52,
      Q => m_axi_gmem1_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_51,
      Q => m_axi_gmem1_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_50,
      Q => m_axi_gmem1_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_49,
      Q => m_axi_gmem1_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_48,
      Q => m_axi_gmem1_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_47,
      Q => m_axi_gmem1_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_46,
      Q => m_axi_gmem1_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_45,
      Q => m_axi_gmem1_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_gmem1_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_62,
      Q => m_axi_gmem1_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_gmem1_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_gmem1_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_gmem1_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_gmem1_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_gmem1_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_gmem1_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_gmem1_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_gmem1_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_gmem1_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_gmem1_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_61,
      Q => m_axi_gmem1_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_gmem1_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_gmem1_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_60,
      Q => m_axi_gmem1_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_59,
      Q => m_axi_gmem1_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_58,
      Q => m_axi_gmem1_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_57,
      Q => m_axi_gmem1_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_56,
      Q => m_axi_gmem1_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_55,
      Q => m_axi_gmem1_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_54,
      Q => m_axi_gmem1_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo
     port map (
      E(0) => p_30_in,
      Q(9 downto 4) => sect_len_buf(9 downto 4),
      Q(3) => \sect_len_buf_reg_n_8_[3]\,
      Q(2) => \sect_len_buf_reg_n_8_[2]\,
      Q(1) => \sect_len_buf_reg_n_8_[1]\,
      Q(0) => \sect_len_buf_reg_n_8_[0]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.fifo_burst_n_18\,
      \bus_equal_gen.WVALID_Dummy_reg\ => \^m_axi_gmem1_wvalid\,
      \bus_equal_gen.len_cnt_reg[5]\(5 downto 0) => \bus_equal_gen.len_cnt_reg__0\(5 downto 0),
      \bus_equal_gen.len_cnt_reg[7]\(0) => \bus_equal_gen.fifo_burst_n_10\,
      \bus_equal_gen.len_cnt_reg[7]_0\ => buff_wdata_n_26,
      \could_multi_bursts.awlen_buf_reg[3]\ => \bus_equal_gen.fifo_burst_n_15\,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => \bus_equal_gen.fifo_burst_n_16\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_valid => data_valid,
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem1_WLAST => \^m_axi_gmem1_wlast\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(1),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(2),
      I3 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(3),
      I4 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      I4 => \bus_equal_gen.len_cnt_reg__0\(4),
      I5 => \bus_equal_gen.len_cnt_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt[7]_i_3_n_8\,
      I1 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt[7]_i_3_n_8\,
      I1 => \bus_equal_gen.len_cnt_reg__0\(6),
      I2 => \bus_equal_gen.len_cnt_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_8\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_10\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_gmem1_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_gmem1_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_gmem1_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_gmem1_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_13,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(2),
      I1 => \^m_axi_gmem1_awlen[3]\(2),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_8\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(1),
      I1 => \^m_axi_gmem1_awlen[3]\(1),
      I2 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_8\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(0),
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_8\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(4),
      I1 => \^m_axi_gmem1_awlen[3]\(2),
      I2 => \^m_axi_gmem1_awlen[3]\(0),
      I3 => \^m_axi_gmem1_awlen[3]\(1),
      I4 => \^m_axi_gmem1_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_8\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(3),
      I1 => \^m_axi_gmem1_awlen[3]\(3),
      I2 => \^m_axi_gmem1_awlen[3]\(2),
      I3 => \^m_axi_gmem1_awlen[3]\(0),
      I4 => \^m_axi_gmem1_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_8\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_8_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_8\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem1_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem1_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem1_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem1_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem1_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem1_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem1_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem1_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem1_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem1_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem1_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem1_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem1_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem1_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem1_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem1_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem1_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem1_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem1_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem1_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem1_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem1_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem1_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem1_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem1_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_8\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_8\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_8\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem1_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem1_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem1_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem1_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_10\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem1_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_8\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_8\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem1_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^m_axi_gmem1_awlen[3]\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^m_axi_gmem1_awlen[3]\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^m_axi_gmem1_awlen[3]\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^m_axi_gmem1_awlen[3]\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_18,
      Q => \could_multi_bursts.last_sect_buf_reg_n_8\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_resp_n_8
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_resp_n_8
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_resp_n_8
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_resp_n_8
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_resp_n_8
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_resp_n_8
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_12,
      Q => \could_multi_bursts.sect_handling_reg_n_8\,
      R => \^sr\(0)
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[2]\,
      I1 => \align_len_reg_n_8_[2]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_8_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_8_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_8_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_8,
      CO(2) => end_addr_carry_n_9,
      CO(1) => end_addr_carry_n_10,
      CO(0) => end_addr_carry_n_11,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[5]\,
      DI(2) => \start_addr_reg_n_8_[4]\,
      DI(1) => \start_addr_reg_n_8_[3]\,
      DI(0) => \start_addr_reg_n_8_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_8\,
      S(2) => \end_addr_carry_i_2__0_n_8\,
      S(1) => \end_addr_carry_i_3__0_n_8\,
      S(0) => \end_addr_carry_i_4__0_n_8\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_8,
      CO(3) => \end_addr_carry__0_n_8\,
      CO(2) => \end_addr_carry__0_n_9\,
      CO(1) => \end_addr_carry__0_n_10\,
      CO(0) => \end_addr_carry__0_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[9]\,
      DI(2) => \start_addr_reg_n_8_[8]\,
      DI(1) => \start_addr_reg_n_8_[7]\,
      DI(0) => \start_addr_reg_n_8_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_carry__0_i_1__0_n_8\,
      S(2) => \end_addr_carry__0_i_2__0_n_8\,
      S(1) => \end_addr_carry__0_i_3__0_n_8\,
      S(0) => \end_addr_carry__0_i_4__0_n_8\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[9]\,
      I1 => \align_len_reg_n_8_[9]\,
      O => \end_addr_carry__0_i_1__0_n_8\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[8]\,
      I1 => \align_len_reg_n_8_[8]\,
      O => \end_addr_carry__0_i_2__0_n_8\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[7]\,
      I1 => \align_len_reg_n_8_[8]\,
      O => \end_addr_carry__0_i_3__0_n_8\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[6]\,
      I1 => \align_len_reg_n_8_[8]\,
      O => \end_addr_carry__0_i_4__0_n_8\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_8\,
      CO(3) => \end_addr_carry__1_n_8\,
      CO(2) => \end_addr_carry__1_n_9\,
      CO(1) => \end_addr_carry__1_n_10\,
      CO(0) => \end_addr_carry__1_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[13]\,
      DI(2) => \start_addr_reg_n_8_[12]\,
      DI(1) => \start_addr_reg_n_8_[11]\,
      DI(0) => \start_addr_reg_n_8_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_carry__1_i_1__0_n_8\,
      S(2) => \end_addr_carry__1_i_2__0_n_8\,
      S(1) => \end_addr_carry__1_i_3__0_n_8\,
      S(0) => \end_addr_carry__1_i_4__0_n_8\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[13]\,
      I1 => \align_len_reg_n_8_[14]\,
      O => \end_addr_carry__1_i_1__0_n_8\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[12]\,
      I1 => \align_len_reg_n_8_[12]\,
      O => \end_addr_carry__1_i_2__0_n_8\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[11]\,
      I1 => \align_len_reg_n_8_[11]\,
      O => \end_addr_carry__1_i_3__0_n_8\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[10]\,
      I1 => \align_len_reg_n_8_[10]\,
      O => \end_addr_carry__1_i_4__0_n_8\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_8\,
      CO(3) => \end_addr_carry__2_n_8\,
      CO(2) => \end_addr_carry__2_n_9\,
      CO(1) => \end_addr_carry__2_n_10\,
      CO(0) => \end_addr_carry__2_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[17]\,
      DI(2) => \start_addr_reg_n_8_[16]\,
      DI(1) => \start_addr_reg_n_8_[15]\,
      DI(0) => \start_addr_reg_n_8_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_carry__2_i_1__0_n_8\,
      S(2) => \end_addr_carry__2_i_2__0_n_8\,
      S(1) => \end_addr_carry__2_i_3__0_n_8\,
      S(0) => \end_addr_carry__2_i_4__0_n_8\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[17]\,
      I1 => \align_len_reg_n_8_[17]\,
      O => \end_addr_carry__2_i_1__0_n_8\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[16]\,
      I1 => \align_len_reg_n_8_[16]\,
      O => \end_addr_carry__2_i_2__0_n_8\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[15]\,
      I1 => \align_len_reg_n_8_[15]\,
      O => \end_addr_carry__2_i_3__0_n_8\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[14]\,
      I1 => \align_len_reg_n_8_[14]\,
      O => \end_addr_carry__2_i_4__0_n_8\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_8\,
      CO(3) => \end_addr_carry__3_n_8\,
      CO(2) => \end_addr_carry__3_n_9\,
      CO(1) => \end_addr_carry__3_n_10\,
      CO(0) => \end_addr_carry__3_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[21]\,
      DI(2) => \start_addr_reg_n_8_[20]\,
      DI(1) => \start_addr_reg_n_8_[19]\,
      DI(0) => \start_addr_reg_n_8_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_carry__3_i_1__0_n_8\,
      S(2) => \end_addr_carry__3_i_2__0_n_8\,
      S(1) => \end_addr_carry__3_i_3__0_n_8\,
      S(0) => \end_addr_carry__3_i_4__0_n_8\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[21]\,
      I1 => \align_len_reg_n_8_[21]\,
      O => \end_addr_carry__3_i_1__0_n_8\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[20]\,
      I1 => \align_len_reg_n_8_[20]\,
      O => \end_addr_carry__3_i_2__0_n_8\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[19]\,
      I1 => \align_len_reg_n_8_[19]\,
      O => \end_addr_carry__3_i_3__0_n_8\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[18]\,
      I1 => \align_len_reg_n_8_[18]\,
      O => \end_addr_carry__3_i_4__0_n_8\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_8\,
      CO(3) => \end_addr_carry__4_n_8\,
      CO(2) => \end_addr_carry__4_n_9\,
      CO(1) => \end_addr_carry__4_n_10\,
      CO(0) => \end_addr_carry__4_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[25]\,
      DI(2) => \start_addr_reg_n_8_[24]\,
      DI(1) => \start_addr_reg_n_8_[23]\,
      DI(0) => \start_addr_reg_n_8_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_carry__4_i_1__0_n_8\,
      S(2) => \end_addr_carry__4_i_2__0_n_8\,
      S(1) => \end_addr_carry__4_i_3__0_n_8\,
      S(0) => \end_addr_carry__4_i_4__0_n_8\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[25]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_1__0_n_8\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[24]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_2__0_n_8\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[23]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__4_i_3__0_n_8\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[22]\,
      I1 => \align_len_reg_n_8_[22]\,
      O => \end_addr_carry__4_i_4__0_n_8\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_8\,
      CO(3) => \end_addr_carry__5_n_8\,
      CO(2) => \end_addr_carry__5_n_9\,
      CO(1) => \end_addr_carry__5_n_10\,
      CO(0) => \end_addr_carry__5_n_11\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_8_[29]\,
      DI(2) => \start_addr_reg_n_8_[28]\,
      DI(1) => \start_addr_reg_n_8_[27]\,
      DI(0) => \start_addr_reg_n_8_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_carry__5_i_1__0_n_8\,
      S(2) => \end_addr_carry__5_i_2__0_n_8\,
      S(1) => \end_addr_carry__5_i_3__0_n_8\,
      S(0) => \end_addr_carry__5_i_4__0_n_8\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[29]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_1__0_n_8\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[28]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_2__0_n_8\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[27]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_3__0_n_8\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[26]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__5_i_4__0_n_8\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_8\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_8_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__0_n_8\,
      S(0) => \end_addr_carry__6_i_2__0_n_8\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[31]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_1__0_n_8\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[30]\,
      I1 => \align_len_reg_n_8_[31]\,
      O => \end_addr_carry__6_i_2__0_n_8\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[5]\,
      I1 => \align_len_reg_n_8_[8]\,
      O => \end_addr_carry_i_1__0_n_8\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[4]\,
      I1 => \align_len_reg_n_8_[8]\,
      O => \end_addr_carry_i_2__0_n_8\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[3]\,
      I1 => \align_len_reg_n_8_[8]\,
      O => \end_addr_carry_i_3__0_n_8\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_8_[2]\,
      I1 => \align_len_reg_n_8_[2]\,
      O => \end_addr_carry_i_4__0_n_8\
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => first_sect,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_13,
      \could_multi_bursts.last_sect_buf_reg\ => fifo_resp_n_18,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_8\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_resp_n_8,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_12,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_8\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_8,
      full_n_reg_0 => \^m_axi_gmem1_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      p_26_in => p_26_in,
      pop0 => pop0,
      push => push,
      \sect_addr_buf_reg[2]\(0) => fifo_resp_n_10,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_len_buf_reg[5]\ => \bus_equal_gen.fifo_burst_n_16\,
      \sect_len_buf_reg[8]\ => \bus_equal_gen.fifo_burst_n_15\,
      \throttl_cnt_reg[3]\ => \throttl_cnt_reg[3]\,
      \throttl_cnt_reg[7]\ => \throttl_cnt_reg[7]_0\,
      wreq_handling_reg => fifo_resp_n_17,
      wreq_handling_reg_0 => wreq_handling_reg_n_8
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2\
     port map (
      D(8) => D(21),
      D(7) => D(18),
      D(6 downto 5) => D(14 downto 13),
      D(4 downto 3) => D(9 downto 8),
      D(2 downto 0) => D(4 downto 2),
      E(0) => load_p2,
      I_BREADY1 => \^i_bready1\,
      Q(17 downto 16) => Q(31 downto 30),
      Q(15) => Q(27),
      Q(14 downto 13) => Q(25 downto 24),
      Q(12) => Q(20),
      Q(11 downto 9) => Q(18 downto 16),
      Q(8) => Q(14),
      Q(7 downto 6) => Q(12 downto 11),
      Q(5 downto 2) => Q(9 downto 6),
      Q(1) => Q(4),
      Q(0) => Q(1),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[13]\ => rs_wreq_n_31,
      \ap_CS_fsm_reg[13]_0\ => rs_wreq_n_36,
      \ap_CS_fsm_reg[13]_1\ => rs_wreq_n_38,
      \ap_CS_fsm_reg[13]_2\ => rs_wreq_n_47,
      \ap_CS_fsm_reg[37]\ => rs_wreq_n_56,
      \ap_CS_fsm_reg[37]_0\ => rs_wreq_n_57,
      \ap_CS_fsm_reg[7]\ => \^q_tmp_reg[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_rst_n => ap_rst_n,
      \data_p2_reg[29]\(29) => fifo_resp_to_user_n_23,
      \data_p2_reg[29]\(28) => fifo_resp_to_user_n_24,
      \data_p2_reg[29]\(27) => fifo_resp_to_user_n_25,
      \data_p2_reg[29]\(26) => fifo_resp_to_user_n_26,
      \data_p2_reg[29]\(25) => fifo_resp_to_user_n_27,
      \data_p2_reg[29]\(24) => fifo_resp_to_user_n_28,
      \data_p2_reg[29]\(23) => fifo_resp_to_user_n_29,
      \data_p2_reg[29]\(22) => fifo_resp_to_user_n_30,
      \data_p2_reg[29]\(21) => fifo_resp_to_user_n_31,
      \data_p2_reg[29]\(20) => fifo_resp_to_user_n_32,
      \data_p2_reg[29]\(19) => fifo_resp_to_user_n_33,
      \data_p2_reg[29]\(18) => fifo_resp_to_user_n_34,
      \data_p2_reg[29]\(17) => fifo_resp_to_user_n_35,
      \data_p2_reg[29]\(16) => fifo_resp_to_user_n_36,
      \data_p2_reg[29]\(15) => fifo_resp_to_user_n_37,
      \data_p2_reg[29]\(14) => fifo_resp_to_user_n_38,
      \data_p2_reg[29]\(13) => fifo_resp_to_user_n_39,
      \data_p2_reg[29]\(12) => fifo_resp_to_user_n_40,
      \data_p2_reg[29]\(11) => fifo_resp_to_user_n_41,
      \data_p2_reg[29]\(10) => fifo_resp_to_user_n_42,
      \data_p2_reg[29]\(9) => fifo_resp_to_user_n_43,
      \data_p2_reg[29]\(8) => fifo_resp_to_user_n_44,
      \data_p2_reg[29]\(7) => fifo_resp_to_user_n_45,
      \data_p2_reg[29]\(6) => fifo_resp_to_user_n_46,
      \data_p2_reg[29]\(5) => fifo_resp_to_user_n_47,
      \data_p2_reg[29]\(4) => fifo_resp_to_user_n_48,
      \data_p2_reg[29]\(3) => fifo_resp_to_user_n_49,
      \data_p2_reg[29]\(2) => fifo_resp_to_user_n_50,
      \data_p2_reg[29]\(1) => fifo_resp_to_user_n_51,
      \data_p2_reg[29]\(0) => fifo_resp_to_user_n_52,
      empty_n_reg_0 => \^empty_n_reg\,
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_AWVALID => gmem1_AWVALID,
      \gmem1_addr_4_reg_1216_reg[29]\(28 downto 0) => \gmem1_addr_4_reg_1216_reg[29]\(29 downto 1),
      \gmem1_addr_5_reg_1259_reg[29]\(28 downto 0) => \gmem1_addr_5_reg_1259_reg[29]\(29 downto 1),
      \i2_reg_346_reg[13]\ => \i2_reg_346_reg[13]\,
      \i2_reg_346_reg[6]\(0) => \i2_reg_346_reg[6]\(0),
      \i2_reg_346_reg[6]_0\(0) => \i2_reg_346_reg[6]_0\(0),
      \i3_reg_357_reg[0]\(0) => \i3_reg_357_reg[0]\(0),
      \i4_reg_368_reg[3]\ => \i4_reg_368_reg[3]\,
      \j_reg_380_reg[0]\(0) => \j_reg_380_reg[0]\(0),
      \j_reg_380_reg[1]\(0) => \j_reg_380_reg[1]\(0),
      m_axi_gmem1_BREADY => \^m_axi_gmem1_bready\,
      \out_pix3_reg_1111_reg[29]\(29 downto 0) => \out_pix3_reg_1111_reg[29]\(29 downto 0),
      \out_pix4_sum2_reg_1186_reg[0]\ => rs_wreq_n_26,
      \out_pix4_sum2_reg_1186_reg[11]\ => rs_wreq_n_37,
      \out_pix4_sum2_reg_1186_reg[13]\ => rs_wreq_n_39,
      \out_pix4_sum2_reg_1186_reg[14]\ => rs_wreq_n_40,
      \out_pix4_sum2_reg_1186_reg[15]\ => rs_wreq_n_41,
      \out_pix4_sum2_reg_1186_reg[16]\ => rs_wreq_n_42,
      \out_pix4_sum2_reg_1186_reg[17]\ => rs_wreq_n_43,
      \out_pix4_sum2_reg_1186_reg[18]\ => rs_wreq_n_44,
      \out_pix4_sum2_reg_1186_reg[19]\ => rs_wreq_n_45,
      \out_pix4_sum2_reg_1186_reg[1]\ => rs_wreq_n_27,
      \out_pix4_sum2_reg_1186_reg[20]\ => rs_wreq_n_46,
      \out_pix4_sum2_reg_1186_reg[22]\ => rs_wreq_n_48,
      \out_pix4_sum2_reg_1186_reg[23]\ => rs_wreq_n_49,
      \out_pix4_sum2_reg_1186_reg[24]\ => rs_wreq_n_50,
      \out_pix4_sum2_reg_1186_reg[25]\ => rs_wreq_n_51,
      \out_pix4_sum2_reg_1186_reg[26]\ => rs_wreq_n_52,
      \out_pix4_sum2_reg_1186_reg[27]\ => rs_wreq_n_53,
      \out_pix4_sum2_reg_1186_reg[28]\ => rs_wreq_n_54,
      \out_pix4_sum2_reg_1186_reg[29]\ => rs_wreq_n_55,
      \out_pix4_sum2_reg_1186_reg[2]\ => rs_wreq_n_28,
      \out_pix4_sum2_reg_1186_reg[3]\ => rs_wreq_n_29,
      \out_pix4_sum2_reg_1186_reg[4]\ => rs_wreq_n_30,
      \out_pix4_sum2_reg_1186_reg[6]\ => rs_wreq_n_32,
      \out_pix4_sum2_reg_1186_reg[7]\ => rs_wreq_n_33,
      \out_pix4_sum2_reg_1186_reg[8]\ => rs_wreq_n_34,
      \out_pix4_sum2_reg_1186_reg[9]\ => rs_wreq_n_35,
      \out_pix4_sum6_reg_1145_reg[29]\(29 downto 0) => \out_pix4_sum6_reg_1145_reg[29]\(29 downto 0),
      push => push
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0\
     port map (
      D(19) => fifo_wreq_n_14,
      D(18) => fifo_wreq_n_15,
      D(17) => fifo_wreq_n_16,
      D(16) => fifo_wreq_n_17,
      D(15) => fifo_wreq_n_18,
      D(14) => fifo_wreq_n_19,
      D(13) => fifo_wreq_n_20,
      D(12) => fifo_wreq_n_21,
      D(11) => fifo_wreq_n_22,
      D(10) => fifo_wreq_n_23,
      D(9) => fifo_wreq_n_24,
      D(8) => fifo_wreq_n_25,
      D(7) => fifo_wreq_n_26,
      D(6) => fifo_wreq_n_27,
      D(5) => fifo_wreq_n_28,
      D(4) => fifo_wreq_n_29,
      D(3) => fifo_wreq_n_30,
      D(2) => fifo_wreq_n_31,
      D(1) => fifo_wreq_n_32,
      D(0) => fifo_wreq_n_33,
      E(0) => align_len0_0,
      Q(19) => \start_addr_reg_n_8_[31]\,
      Q(18) => \start_addr_reg_n_8_[30]\,
      Q(17) => \start_addr_reg_n_8_[29]\,
      Q(16) => \start_addr_reg_n_8_[28]\,
      Q(15) => \start_addr_reg_n_8_[27]\,
      Q(14) => \start_addr_reg_n_8_[26]\,
      Q(13) => \start_addr_reg_n_8_[25]\,
      Q(12) => \start_addr_reg_n_8_[24]\,
      Q(11) => \start_addr_reg_n_8_[23]\,
      Q(10) => \start_addr_reg_n_8_[22]\,
      Q(9) => \start_addr_reg_n_8_[21]\,
      Q(8) => \start_addr_reg_n_8_[20]\,
      Q(7) => \start_addr_reg_n_8_[19]\,
      Q(6) => \start_addr_reg_n_8_[18]\,
      Q(5) => \start_addr_reg_n_8_[17]\,
      Q(4) => \start_addr_reg_n_8_[16]\,
      Q(3) => \start_addr_reg_n_8_[15]\,
      Q(2) => \start_addr_reg_n_8_[14]\,
      Q(1) => \start_addr_reg_n_8_[13]\,
      Q(0) => \start_addr_reg_n_8_[12]\,
      S(3) => fifo_wreq_n_76,
      S(2) => fifo_wreq_n_77,
      S(1) => fifo_wreq_n_78,
      S(0) => fifo_wreq_n_79,
      SR(0) => \^sr\(0),
      \align_len_reg[14]\(2) => fifo_wreq_n_83,
      \align_len_reg[14]\(1) => fifo_wreq_n_84,
      \align_len_reg[14]\(0) => fifo_wreq_n_85,
      \align_len_reg[18]\(2) => fifo_wreq_n_80,
      \align_len_reg[18]\(1) => fifo_wreq_n_81,
      \align_len_reg[18]\(0) => fifo_wreq_n_82,
      \align_len_reg[22]\(41 downto 36) => fifo_wreq_data(52 downto 47),
      \align_len_reg[22]\(35) => fifo_wreq_data(45),
      \align_len_reg[22]\(34 downto 31) => fifo_wreq_data(42 downto 39),
      \align_len_reg[22]\(30) => fifo_wreq_data(32),
      \align_len_reg[22]\(29) => fifo_wreq_n_46,
      \align_len_reg[22]\(28) => fifo_wreq_n_47,
      \align_len_reg[22]\(27) => fifo_wreq_n_48,
      \align_len_reg[22]\(26) => fifo_wreq_n_49,
      \align_len_reg[22]\(25) => fifo_wreq_n_50,
      \align_len_reg[22]\(24) => fifo_wreq_n_51,
      \align_len_reg[22]\(23) => fifo_wreq_n_52,
      \align_len_reg[22]\(22) => fifo_wreq_n_53,
      \align_len_reg[22]\(21) => fifo_wreq_n_54,
      \align_len_reg[22]\(20) => fifo_wreq_n_55,
      \align_len_reg[22]\(19) => fifo_wreq_n_56,
      \align_len_reg[22]\(18) => fifo_wreq_n_57,
      \align_len_reg[22]\(17) => fifo_wreq_n_58,
      \align_len_reg[22]\(16) => fifo_wreq_n_59,
      \align_len_reg[22]\(15) => fifo_wreq_n_60,
      \align_len_reg[22]\(14) => fifo_wreq_n_61,
      \align_len_reg[22]\(13) => fifo_wreq_n_62,
      \align_len_reg[22]\(12) => fifo_wreq_n_63,
      \align_len_reg[22]\(11) => fifo_wreq_n_64,
      \align_len_reg[22]\(10) => fifo_wreq_n_65,
      \align_len_reg[22]\(9) => fifo_wreq_n_66,
      \align_len_reg[22]\(8) => fifo_wreq_n_67,
      \align_len_reg[22]\(7) => fifo_wreq_n_68,
      \align_len_reg[22]\(6) => fifo_wreq_n_69,
      \align_len_reg[22]\(5) => fifo_wreq_n_70,
      \align_len_reg[22]\(4) => fifo_wreq_n_71,
      \align_len_reg[22]\(3) => fifo_wreq_n_72,
      \align_len_reg[22]\(2) => fifo_wreq_n_73,
      \align_len_reg[22]\(1) => fifo_wreq_n_74,
      \align_len_reg[22]\(0) => fifo_wreq_n_75,
      \align_len_reg[31]\(0) => fifo_wreq_n_10,
      \align_len_reg[31]_0\(3) => fifo_wreq_n_88,
      \align_len_reg[31]_0\(2) => fifo_wreq_n_89,
      \align_len_reg[31]_0\(1) => fifo_wreq_n_90,
      \align_len_reg[31]_0\(0) => fifo_wreq_n_91,
      \align_len_reg[31]_1\(2) => fifo_wreq_n_92,
      \align_len_reg[31]_1\(1) => fifo_wreq_n_93,
      \align_len_reg[31]_1\(0) => fifo_wreq_n_94,
      \align_len_reg[9]\(1) => fifo_wreq_n_86,
      \align_len_reg[9]\(0) => fifo_wreq_n_87,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[45]\(33) => rs2f_wreq_data(45),
      \data_p1_reg[45]\(32) => rs2f_wreq_data(42),
      \data_p1_reg[45]\(31) => rs2f_wreq_data(39),
      \data_p1_reg[45]\(30) => rs2f_wreq_data(32),
      \data_p1_reg[45]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_8,
      invalid_len_event_reg => fifo_wreq_n_11,
      next_wreq => next_wreq,
      p_26_in => p_26_in,
      pop0 => pop0,
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => fifo_wreq_n_95,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(19 downto 0) => sect_cnt(19 downto 0),
      \state_reg[0]\(0) => rs2f_wreq_valid,
      wreq_handling_reg => wreq_handling_reg_n_8
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_8,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_8,
      CO(2) => first_sect_carry_n_9,
      CO(1) => first_sect_carry_n_10,
      CO(0) => first_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_8\,
      S(2) => \first_sect_carry_i_2__0_n_8\,
      S(1) => \first_sect_carry_i_3__0_n_8\,
      S(0) => \first_sect_carry_i_4__0_n_8\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_8,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_10\,
      CO(0) => \first_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_8\,
      S(1) => \first_sect_carry__0_i_2__0_n_8\,
      S(0) => \first_sect_carry__0_i_3__0_n_8\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt(18),
      I1 => start_addr_buf(30),
      I2 => start_addr_buf(31),
      I3 => sect_cnt(19),
      O => \first_sect_carry__0_i_1__0_n_8\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(16),
      I1 => start_addr_buf(28),
      I2 => sect_cnt(15),
      I3 => start_addr_buf(27),
      I4 => sect_cnt(17),
      I5 => start_addr_buf(29),
      O => \first_sect_carry__0_i_2__0_n_8\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(13),
      I1 => start_addr_buf(25),
      I2 => sect_cnt(12),
      I3 => start_addr_buf(24),
      I4 => sect_cnt(14),
      I5 => start_addr_buf(26),
      O => \first_sect_carry__0_i_3__0_n_8\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(10),
      I1 => start_addr_buf(22),
      I2 => sect_cnt(9),
      I3 => start_addr_buf(21),
      I4 => sect_cnt(11),
      I5 => start_addr_buf(23),
      O => \first_sect_carry_i_1__0_n_8\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(7),
      I1 => start_addr_buf(19),
      I2 => sect_cnt(6),
      I3 => start_addr_buf(18),
      I4 => sect_cnt(8),
      I5 => start_addr_buf(20),
      O => \first_sect_carry_i_2__0_n_8\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(4),
      I1 => start_addr_buf(16),
      I2 => sect_cnt(3),
      I3 => start_addr_buf(15),
      I4 => sect_cnt(5),
      I5 => start_addr_buf(17),
      O => \first_sect_carry_i_3__0_n_8\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(1),
      I1 => start_addr_buf(13),
      I2 => sect_cnt(0),
      I3 => start_addr_buf(12),
      I4 => sect_cnt(2),
      I5 => start_addr_buf(14),
      O => \first_sect_carry_i_4__0_n_8\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_11,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_8,
      CO(2) => last_sect_carry_n_9,
      CO(1) => last_sect_carry_n_10,
      CO(0) => last_sect_carry_n_11,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_88,
      S(2) => fifo_wreq_n_89,
      S(1) => fifo_wreq_n_90,
      S(0) => fifo_wreq_n_91
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_8,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_10\,
      CO(0) => \last_sect_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_92,
      S(1) => fifo_wreq_n_93,
      S(0) => fifo_wreq_n_94
    );
m_axi_gmem1_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \req_en__6\,
      O => m_axi_gmem1_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice
     port map (
      D(8 downto 7) => D(20 downto 19),
      D(6 downto 5) => D(16 downto 15),
      D(4) => D(10),
      D(3 downto 2) => D(6 downto 5),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      I_BREADY1 => \^i_bready1\,
      O(1 downto 0) => O(1 downto 0),
      Q(16 downto 14) => Q(28 downto 26),
      Q(13 downto 9) => Q(23 downto 19),
      Q(8 downto 7) => Q(14 downto 13),
      Q(6 downto 4) => Q(10 downto 8),
      Q(3 downto 2) => Q(4 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[34]\ => \ap_CS_fsm_reg[34]\,
      \ap_CS_fsm_reg[37]\(29) => fifo_resp_to_user_n_23,
      \ap_CS_fsm_reg[37]\(28) => fifo_resp_to_user_n_24,
      \ap_CS_fsm_reg[37]\(27) => fifo_resp_to_user_n_25,
      \ap_CS_fsm_reg[37]\(26) => fifo_resp_to_user_n_26,
      \ap_CS_fsm_reg[37]\(25) => fifo_resp_to_user_n_27,
      \ap_CS_fsm_reg[37]\(24) => fifo_resp_to_user_n_28,
      \ap_CS_fsm_reg[37]\(23) => fifo_resp_to_user_n_29,
      \ap_CS_fsm_reg[37]\(22) => fifo_resp_to_user_n_30,
      \ap_CS_fsm_reg[37]\(21) => fifo_resp_to_user_n_31,
      \ap_CS_fsm_reg[37]\(20) => fifo_resp_to_user_n_32,
      \ap_CS_fsm_reg[37]\(19) => fifo_resp_to_user_n_33,
      \ap_CS_fsm_reg[37]\(18) => fifo_resp_to_user_n_34,
      \ap_CS_fsm_reg[37]\(17) => fifo_resp_to_user_n_35,
      \ap_CS_fsm_reg[37]\(16) => fifo_resp_to_user_n_36,
      \ap_CS_fsm_reg[37]\(15) => fifo_resp_to_user_n_37,
      \ap_CS_fsm_reg[37]\(14) => fifo_resp_to_user_n_38,
      \ap_CS_fsm_reg[37]\(13) => fifo_resp_to_user_n_39,
      \ap_CS_fsm_reg[37]\(12) => fifo_resp_to_user_n_40,
      \ap_CS_fsm_reg[37]\(11) => fifo_resp_to_user_n_41,
      \ap_CS_fsm_reg[37]\(10) => fifo_resp_to_user_n_42,
      \ap_CS_fsm_reg[37]\(9) => fifo_resp_to_user_n_43,
      \ap_CS_fsm_reg[37]\(8) => fifo_resp_to_user_n_44,
      \ap_CS_fsm_reg[37]\(7) => fifo_resp_to_user_n_45,
      \ap_CS_fsm_reg[37]\(6) => fifo_resp_to_user_n_46,
      \ap_CS_fsm_reg[37]\(5) => fifo_resp_to_user_n_47,
      \ap_CS_fsm_reg[37]\(4) => fifo_resp_to_user_n_48,
      \ap_CS_fsm_reg[37]\(3) => fifo_resp_to_user_n_49,
      \ap_CS_fsm_reg[37]\(2) => fifo_resp_to_user_n_50,
      \ap_CS_fsm_reg[37]\(1) => fifo_resp_to_user_n_51,
      \ap_CS_fsm_reg[37]\(0) => fifo_resp_to_user_n_52,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg[47]\,
      ap_NS_fsm110_out => ap_NS_fsm110_out,
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg,
      \data_p1_reg[39]_0\ => rs_wreq_n_57,
      \data_p2_reg[0]_0\ => rs_wreq_n_26,
      \data_p2_reg[0]_1\ => rs_wreq_n_56,
      \data_p2_reg[10]_0\ => rs_wreq_n_36,
      \data_p2_reg[11]_0\ => rs_wreq_n_37,
      \data_p2_reg[12]_0\ => rs_wreq_n_38,
      \data_p2_reg[13]_0\ => rs_wreq_n_39,
      \data_p2_reg[14]_0\ => rs_wreq_n_40,
      \data_p2_reg[15]_0\ => rs_wreq_n_41,
      \data_p2_reg[16]_0\ => rs_wreq_n_42,
      \data_p2_reg[17]_0\ => rs_wreq_n_43,
      \data_p2_reg[18]_0\ => rs_wreq_n_44,
      \data_p2_reg[19]_0\ => rs_wreq_n_45,
      \data_p2_reg[1]_0\ => rs_wreq_n_27,
      \data_p2_reg[20]_0\ => rs_wreq_n_46,
      \data_p2_reg[21]_0\ => rs_wreq_n_47,
      \data_p2_reg[22]_0\ => rs_wreq_n_48,
      \data_p2_reg[23]_0\ => rs_wreq_n_49,
      \data_p2_reg[24]_0\ => rs_wreq_n_50,
      \data_p2_reg[25]_0\ => rs_wreq_n_51,
      \data_p2_reg[26]_0\ => rs_wreq_n_52,
      \data_p2_reg[27]_0\ => rs_wreq_n_53,
      \data_p2_reg[28]_0\ => rs_wreq_n_54,
      \data_p2_reg[29]_0\ => rs_wreq_n_55,
      \data_p2_reg[2]_0\ => rs_wreq_n_28,
      \data_p2_reg[3]_0\ => rs_wreq_n_29,
      \data_p2_reg[4]_0\ => rs_wreq_n_30,
      \data_p2_reg[5]_0\ => rs_wreq_n_31,
      \data_p2_reg[6]_0\ => rs_wreq_n_32,
      \data_p2_reg[7]_0\ => rs_wreq_n_33,
      \data_p2_reg[8]_0\ => rs_wreq_n_34,
      \data_p2_reg[9]_0\ => rs_wreq_n_35,
      edge_val_1_i_reg_1318(1 downto 0) => edge_val_1_i_reg_1318(7 downto 6),
      \edge_val_1_i_reg_1318_reg[0]\ => \edge_val_1_i_reg_1318_reg[0]\,
      \edge_val_1_i_reg_1318_reg[6]\ => \edge_val_1_i_reg_1318_reg[6]\,
      \edge_val_1_i_reg_1318_reg[7]\ => \edge_val_1_i_reg_1318_reg[7]\,
      empty_n_reg => \^empty_n_reg\,
      full_n_reg => \^i5_reg_462_reg[0]_0\,
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_AWVALID => gmem1_AWVALID,
      gmem1_WREADY => gmem1_WREADY,
      \gmem1_addr_4_reg_1216_reg[0]\(0) => \gmem1_addr_4_reg_1216_reg[29]\(0),
      \gmem1_addr_5_reg_1259_reg[0]\(0) => \gmem1_addr_5_reg_1259_reg[29]\(0),
      \i2_reg_346_reg[13]\ => \i2_reg_346_reg[13]\,
      \i3_reg_357_reg[13]\ => \i3_reg_357_reg[13]\,
      \i5_reg_462_reg[0]\(0) => \i5_reg_462_reg[0]\(0),
      \i5_reg_462_reg[17]\ => \i5_reg_462_reg[17]\,
      \i_0_i_reg_416_reg[1]\(1 downto 0) => \i_0_i_reg_416_reg[1]\(1 downto 0),
      \i_reg_324_reg[10]\ => \^q_tmp_reg[0]_0\,
      \out_pix4_sum1_reg_1167_reg[29]\(29 downto 0) => \out_pix4_sum1_reg_1167_reg[29]\(29 downto 0),
      \out_pix4_sum2_reg_1186_reg[29]\(29 downto 0) => \out_pix4_sum2_reg_1186_reg[29]\(29 downto 0),
      \q_reg[52]\(33) => rs2f_wreq_data(45),
      \q_reg[52]\(32) => rs2f_wreq_data(42),
      \q_reg[52]\(31) => rs2f_wreq_data(39),
      \q_reg[52]\(30) => rs2f_wreq_data(32),
      \q_reg[52]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0(0) => load_p2,
      \state_reg[0]_0\(0) => rs2f_wreq_valid,
      \state_reg[0]_1\(0) => \state_reg[0]\(0),
      \x_weight_0_i_reg_404_reg[2]\ => \x_weight_0_i_reg_404_reg[2]\,
      \x_weight_0_i_reg_404_reg[5]\ => \x_weight_0_i_reg_404_reg[5]\
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_8_[10]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_8_[11]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_8_[2]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_8_[3]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_8_[4]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_8_[5]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_8_[6]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_8_[7]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_8_[8]\,
      R => fifo_resp_n_10
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_8_[9]\,
      R => fifo_resp_n_10
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_8,
      CO(2) => sect_cnt0_carry_n_9,
      CO(1) => sect_cnt0_carry_n_10,
      CO(0) => sect_cnt0_carry_n_11,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_8,
      CO(3) => \sect_cnt0_carry__0_n_8\,
      CO(2) => \sect_cnt0_carry__0_n_9\,
      CO(1) => \sect_cnt0_carry__0_n_10\,
      CO(0) => \sect_cnt0_carry__0_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_8\,
      CO(3) => \sect_cnt0_carry__1_n_8\,
      CO(2) => \sect_cnt0_carry__1_n_9\,
      CO(1) => \sect_cnt0_carry__1_n_10\,
      CO(0) => \sect_cnt0_carry__1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_8\,
      CO(3) => \sect_cnt0_carry__2_n_8\,
      CO(2) => \sect_cnt0_carry__2_n_9\,
      CO(1) => \sect_cnt0_carry__2_n_10\,
      CO(0) => \sect_cnt0_carry__2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_8\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_10\,
      CO(0) => \sect_cnt0_carry__3_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_33,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_23,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_22,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_21,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_20,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_19,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_18,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_17,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_16,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_15,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_14,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_32,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_31,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_30,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_29,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_28,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_27,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_26,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_25,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_95,
      D => fifo_wreq_n_24,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => start_addr_buf(2),
      I2 => \end_addr_buf_reg_n_8_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_8\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(3),
      I1 => \end_addr_buf_reg_n_8_[3]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_8\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(4),
      I1 => \end_addr_buf_reg_n_8_[4]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_8\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(5),
      I1 => \end_addr_buf_reg_n_8_[5]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_8\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(6),
      I1 => \end_addr_buf_reg_n_8_[6]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_8\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(7),
      I1 => \end_addr_buf_reg_n_8_[7]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_8\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(8),
      I1 => \end_addr_buf_reg_n_8_[8]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_8\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => start_addr_buf(9),
      I2 => \end_addr_buf_reg_n_8_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_8\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => start_addr_buf(10),
      I2 => \end_addr_buf_reg_n_8_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_8\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => start_addr_buf(11),
      I2 => \end_addr_buf_reg_n_8_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_8\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[0]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[1]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[2]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[3]_i_1_n_8\,
      Q => \sect_len_buf_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[4]_i_1_n_8\,
      Q => sect_len_buf(4),
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[5]_i_1_n_8\,
      Q => sect_len_buf(5),
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[6]_i_1_n_8\,
      Q => sect_len_buf(6),
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[7]_i_1_n_8\,
      Q => sect_len_buf(7),
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[8]_i_1_n_8\,
      Q => sect_len_buf(8),
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[9]_i_2_n_8\,
      Q => sect_len_buf(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[2]\,
      Q => start_addr_buf(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_8_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_67,
      Q => \start_addr_reg_n_8_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_66,
      Q => \start_addr_reg_n_8_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_65,
      Q => \start_addr_reg_n_8_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_8_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_8_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_8_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_8_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_8_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_8_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_8_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_8_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_8_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_8_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_8_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_8_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_8_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_51,
      Q => \start_addr_reg_n_8_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_50,
      Q => \start_addr_reg_n_8_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_49,
      Q => \start_addr_reg_n_8_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_48,
      Q => \start_addr_reg_n_8_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_75,
      Q => \start_addr_reg_n_8_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_47,
      Q => \start_addr_reg_n_8_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_8_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_74,
      Q => \start_addr_reg_n_8_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_73,
      Q => \start_addr_reg_n_8_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_72,
      Q => \start_addr_reg_n_8_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_71,
      Q => \start_addr_reg_n_8_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_70,
      Q => \start_addr_reg_n_8_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_69,
      Q => \start_addr_reg_n_8_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_68,
      Q => \start_addr_reg_n_8_[9]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_gmem1_awlen[3]\(0),
      I1 => \^throttl_cnt10_out__4\,
      I2 => \throttl_cnt_reg[0]_0\(0),
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => throttl_cnt1,
      I1 => m_axi_gmem1_WREADY,
      I2 => \^m_axi_gmem1_wvalid\,
      I3 => \^throttl_cnt10_out__4\,
      O => \throttl_cnt_reg[7]\(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(2),
      I4 => \^m_axi_gmem1_awlen[3]\(3),
      I5 => AWREADY_Dummy,
      O => \^throttl_cnt10_out__4\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_17,
      Q => wreq_handling_reg_n_8,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : out STD_LOGIC;
    \j_2_reg_1265_reg[8]\ : out STD_LOGIC;
    CEP : out STD_LOGIC;
    DUMMY_MUX_Z : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    j_0_i_reg_451 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_reg_380_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \i_0_i_reg_416_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_37_reg_1283_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb is
begin
sobel_filter_mac_bkb_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb_DSP48_0
     port map (
      A(7 downto 0) => A(7 downto 0),
      B(0) => B(0),
      CEA2 => CEA2,
      CEB2 => CEB2,
      CEP => CEP,
      DUMMY_MUX_Z => DUMMY_MUX_Z,
      E(0) => E(0),
      P(31 downto 0) => P(31 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \i_0_i_reg_416_reg[1]\(1 downto 0) => \i_0_i_reg_416_reg[1]\(1 downto 0),
      j_0_i_reg_451(1 downto 0) => j_0_i_reg_451(1 downto 0),
      \j_2_reg_1265_reg[8]\ => \j_2_reg_1265_reg[8]\,
      \j_reg_380_reg[10]\(10 downto 0) => \j_reg_380_reg[10]\(10 downto 0),
      p_0 => \^p\,
      \tmp_37_reg_1283_reg[3]\(3 downto 0) => \tmp_37_reg_1283_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    gmem0_ARREADY : out STD_LOGIC;
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem0_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    gmem0_ARVALID : in STD_LOGIC;
    gmem0_RREADY : in STD_LOGIC;
    \Y_addr_reg_150_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \Y_addr_reg_150_reg[31]\(31 downto 0) => \Y_addr_reg_150_reg[31]\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gmem0_ARVALID => gmem0_ARVALID,
      gmem0_RREADY => gmem0_RREADY,
      m_axi_gmem0_ARADDR(29 downto 0) => m_axi_gmem0_ARADDR(29 downto 0),
      \m_axi_gmem0_ARLEN[3]\(3 downto 0) => \m_axi_gmem0_ARLEN[3]\(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      p(7 downto 0) => p(7 downto 0),
      s_ready_t_reg => gmem0_ARREADY
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi is
  port (
    \j6_reg_473_reg[2]\ : out STD_LOGIC;
    gmem1_RREADY : out STD_LOGIC;
    \j6_reg_473_reg[0]\ : out STD_LOGIC;
    \j6_reg_473_reg[1]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[0]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[7]\ : out STD_LOGIC;
    \edge_val_1_i_reg_1318_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    gmem1_BVALID : out STD_LOGIC;
    \q_tmp_reg[0]\ : out STD_LOGIC;
    I_BREADY1 : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm110_out : out STD_LOGIC;
    \q_tmp_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm128_out : out STD_LOGIC;
    \q_tmp_reg[0]_2\ : out STD_LOGIC;
    \q_tmp_reg[0]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    \val_reg_1331_reg[0]\ : out STD_LOGIC;
    \i2_reg_346_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i2_reg_346_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i3_reg_357_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[29]\ : out STD_LOGIC;
    \j_reg_380_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem1_addr_4_reg_1216_reg[29]\ : out STD_LOGIC;
    \i4_reg_368_reg[7]\ : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    \i_reg_324_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    \i_reg_324_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_6_reg_1326_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_380_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_WLAST : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \j6_reg_473_reg[2]_0\ : in STD_LOGIC;
    tmp_11_fu_960_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_weight_0_i_reg_404_reg[2]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : in STD_LOGIC;
    edge_val_1_i_reg_1318 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_weight_0_i_reg_404_reg[5]\ : in STD_LOGIC;
    \i2_reg_346_reg[13]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : in STD_LOGIC;
    \i_0_i_reg_416_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[34]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    i1_reg_335_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \i_reg_324_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \fourWide_fu_178_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \i5_reg_462_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_reg_ioackin_gmem1_ARREADY : in STD_LOGIC;
    \i4_reg_368_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \out_pix4_sum6_reg_1145_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix3_reg_1111_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_4_reg_1216_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_5_reg_1259_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum2_reg_1186_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum1_reg_1167_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \i3_reg_357_reg[13]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[28]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi is
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal \^ap_cs_fsm_reg[29]\ : STD_LOGIC;
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal bus_read_n_17 : STD_LOGIC;
  signal bus_write_n_95 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_tmp_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \req_en__6\ : STD_LOGIC;
  signal throttl_cnt1 : STD_LOGIC;
  signal \throttl_cnt10_out__4\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^val_reg_1331_reg[0]\ : STD_LOGIC;
  signal wreq_throttl_n_11 : STD_LOGIC;
  signal wreq_throttl_n_13 : STD_LOGIC;
begin
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
  \ap_CS_fsm_reg[29]\ <= \^ap_cs_fsm_reg[29]\;
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  \q_tmp_reg[0]_1\(0) <= \^q_tmp_reg[0]_1\(0);
  \val_reg_1331_reg[0]\ <= \^val_reg_1331_reg[0]\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read
     port map (
      D(2) => D(23),
      D(1) => D(20),
      D(0) => D(14),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(3 downto 2) => Q(29 downto 28),
      Q(1) => Q(18),
      Q(0) => Q(13),
      SR(0) => \^q_tmp_reg[0]_1\(0),
      \ap_CS_fsm_reg[28]\ => \ap_CS_fsm_reg[28]\,
      \ap_CS_fsm_reg[29]\ => \^ap_cs_fsm_reg[29]\,
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem1_ARREADY => ap_reg_ioackin_gmem1_ARREADY,
      ap_rst_n => ap_rst_n,
      full_n_reg => \^ap_ns_fsm1\,
      \gmem1_addr_4_reg_1216_reg[29]\ => \gmem1_addr_4_reg_1216_reg[29]\,
      \i3_reg_357_reg[13]\ => \i3_reg_357_reg[13]\,
      \i4_reg_368_reg[10]\(10 downto 0) => \i4_reg_368_reg[10]\(10 downto 0),
      \i4_reg_368_reg[7]\ => \i4_reg_368_reg[7]\,
      \i5_reg_462_reg[20]\(20 downto 0) => \i5_reg_462_reg[20]\(20 downto 0),
      \i_6_reg_1326_reg[0]\(0) => bus_read_n_17,
      \i_6_reg_1326_reg[0]_0\(0) => \i_6_reg_1326_reg[0]\(0),
      \j6_reg_473_reg[0]\ => \j6_reg_473_reg[0]\,
      \j6_reg_473_reg[1]\ => \j6_reg_473_reg[1]\,
      \j6_reg_473_reg[2]\ => \j6_reg_473_reg[2]\,
      \j6_reg_473_reg[2]_0\ => \j6_reg_473_reg[2]_0\,
      m_axi_gmem1_ARADDR(29 downto 0) => m_axi_gmem1_ARADDR(29 downto 0),
      \m_axi_gmem1_ARLEN[3]\(3 downto 0) => ARLEN(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      \out_pix3_reg_1111_reg[29]\(29 downto 0) => \out_pix3_reg_1111_reg[29]\(29 downto 0),
      tmp_11_fu_960_p1(1 downto 0) => tmp_11_fu_960_p1(1 downto 0),
      \val_reg_1331_reg[0]\ => gmem1_RREADY,
      \val_reg_1331_reg[0]_0\ => \^val_reg_1331_reg[0]\
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(21) => D(24),
      D(20 downto 19) => D(22 downto 21),
      D(18 downto 14) => D(19 downto 15),
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      I_BREADY1 => I_BREADY1,
      O(1 downto 0) => O(1 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^q_tmp_reg[0]_1\(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[34]\ => \ap_CS_fsm_reg[34]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg[47]\,
      ap_NS_fsm110_out => ap_NS_fsm110_out,
      ap_NS_fsm128_out => ap_NS_fsm128_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg,
      ap_rst_n => ap_rst_n,
      edge_val_1_i_reg_1318(7 downto 0) => edge_val_1_i_reg_1318(7 downto 0),
      \edge_val_1_i_reg_1318_reg[0]\ => \edge_val_1_i_reg_1318_reg[0]\,
      \edge_val_1_i_reg_1318_reg[6]\ => \edge_val_1_i_reg_1318_reg[6]\,
      \edge_val_1_i_reg_1318_reg[7]\ => \edge_val_1_i_reg_1318_reg[7]\,
      empty_n_reg => gmem1_BVALID,
      \fourWide_fu_178_reg[31]\(31 downto 0) => \fourWide_fu_178_reg[31]\(31 downto 0),
      \gmem1_addr_4_reg_1216_reg[29]\(29 downto 0) => \gmem1_addr_4_reg_1216_reg[29]_0\(29 downto 0),
      \gmem1_addr_5_reg_1259_reg[29]\(29 downto 0) => \gmem1_addr_5_reg_1259_reg[29]\(29 downto 0),
      i1_reg_335_reg(15 downto 0) => i1_reg_335_reg(15 downto 0),
      \i2_reg_346_reg[13]\ => \i2_reg_346_reg[13]\,
      \i2_reg_346_reg[6]\(0) => \i2_reg_346_reg[6]\(0),
      \i2_reg_346_reg[6]_0\(0) => \i2_reg_346_reg[6]_0\(0),
      \i3_reg_357_reg[0]\(0) => \i3_reg_357_reg[0]\(0),
      \i3_reg_357_reg[13]\ => \i3_reg_357_reg[13]\,
      \i4_reg_368_reg[3]\ => \^ap_cs_fsm_reg[29]\,
      \i5_reg_462_reg[0]\(0) => SR(0),
      \i5_reg_462_reg[0]_0\ => \^ap_ns_fsm1\,
      \i5_reg_462_reg[17]\ => \^val_reg_1331_reg[0]\,
      \i_0_i_reg_416_reg[1]\(1 downto 0) => \i_0_i_reg_416_reg[1]\(1 downto 0),
      \i_reg_324_reg[0]\(0) => \i_reg_324_reg[0]\(0),
      \i_reg_324_reg[10]\(0) => \i_reg_324_reg[10]\(0),
      \i_reg_324_reg[10]_0\(10 downto 0) => \i_reg_324_reg[10]_0\(10 downto 0),
      \j6_reg_473_reg[2]\ => \j6_reg_473_reg[2]_0\,
      \j_reg_380_reg[0]\(0) => \j_reg_380_reg[0]\(0),
      \j_reg_380_reg[1]\(0) => \j_reg_380_reg[1]\(0),
      m_axi_gmem1_AWADDR(29 downto 0) => m_axi_gmem1_AWADDR(29 downto 0),
      \m_axi_gmem1_AWLEN[3]\(3 downto 0) => \^awlen\(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      mem_reg => mem_reg,
      \out_pix3_reg_1111_reg[29]\(29 downto 0) => \out_pix3_reg_1111_reg[29]\(29 downto 0),
      \out_pix4_sum1_reg_1167_reg[29]\(29 downto 0) => \out_pix4_sum1_reg_1167_reg[29]\(29 downto 0),
      \out_pix4_sum2_reg_1186_reg[29]\(29 downto 0) => \out_pix4_sum2_reg_1186_reg[29]\(29 downto 0),
      \out_pix4_sum6_reg_1145_reg[29]\(29 downto 0) => \out_pix4_sum6_reg_1145_reg[29]\(29 downto 0),
      \q_tmp_reg[0]\ => \q_tmp_reg[0]\,
      \q_tmp_reg[0]_0\ => \q_tmp_reg[0]_0\,
      \q_tmp_reg[0]_1\ => \q_tmp_reg[0]_2\,
      \q_tmp_reg[0]_2\ => \q_tmp_reg[0]_3\,
      \req_en__6\ => \req_en__6\,
      \state_reg[0]\(0) => bus_read_n_17,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\,
      \throttl_cnt_reg[0]\(0) => p_0_in(0),
      \throttl_cnt_reg[0]_0\(0) => throttl_cnt_reg(0),
      \throttl_cnt_reg[3]\ => wreq_throttl_n_11,
      \throttl_cnt_reg[7]\(0) => bus_write_n_95,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_13,
      tmp_11_fu_960_p1(1 downto 0) => tmp_11_fu_960_p1(1 downto 0),
      \x_weight_0_i_reg_404_reg[2]\ => \x_weight_0_i_reg_404_reg[2]\,
      \x_weight_0_i_reg_404_reg[5]\ => \x_weight_0_i_reg_404_reg[5]\
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl
     port map (
      AWLEN(2 downto 0) => \^awlen\(3 downto 1),
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => p_0_in(0),
      E(0) => bus_write_n_95,
      Q(0) => throttl_cnt_reg(0),
      SR(0) => \^q_tmp_reg[0]_1\(0),
      ap_clk => ap_clk,
      \could_multi_bursts.loop_cnt_reg[5]\ => wreq_throttl_n_11,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => wreq_throttl_n_13,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      \req_en__6\ => \req_en__6\,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b01000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b10000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "56'b00000000000000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal I_BREADY1 : STD_LOGIC;
  signal I_BREADY4 : STD_LOGIC;
  signal I_BREADY5 : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_10_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_11_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_12_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_13_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_14_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_15_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_7_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_8_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[11]_i_9_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_10_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_11_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_12_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_7_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_8_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[15]_i_9_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_10_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_7_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_8_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[19]_i_9_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_10_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_8_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[23]_i_9_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_10_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_11_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_7_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_8_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[3]_i_9_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_10_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_11_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_7_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_8_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150[7]_i_9_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_2_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_2_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_2_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[19]_i_2_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[23]_i_3_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[23]_i_3_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \Y_addr_reg_150_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_14_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_15_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[28]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[52]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[41]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[42]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[46]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[52]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[53]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[54]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_8_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state35 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_CS_fsm_state56 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm110_out : STD_LOGIC;
  signal ap_NS_fsm113_out : STD_LOGIC;
  signal ap_NS_fsm114_out : STD_LOGIC;
  signal ap_NS_fsm124_out : STD_LOGIC;
  signal ap_NS_fsm128_out : STD_LOGIC;
  signal ap_NS_fsm133_out : STD_LOGIC;
  signal ap_NS_fsm134_out : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_ARREADY_i_1_n_8 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_AWREADY_reg_n_8 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_i_1_n_8 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_i_2_n_8 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_reg_n_8 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \bus_read/rs_rreq/load_p2\ : STD_LOGIC;
  signal edge_val_1_i_reg_1318 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \edge_val_1_i_reg_1318[0]_i_1_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[1]_i_1_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[1]_i_2_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[2]_i_1_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[3]_i_1_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[4]_i_1_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_10_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_11_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_12_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_13_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_14_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_15_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_16_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_18_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_19_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_20_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_21_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_25_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_26_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_27_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_28_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_29_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_30_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_31_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_32_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_34_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_35_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_36_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_37_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_38_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_39_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_3_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_40_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_41_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_43_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_44_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_45_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_46_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_47_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_48_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_49_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_4_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_50_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_52_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_53_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_54_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_55_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_56_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_57_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_58_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_59_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_61_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_62_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_63_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_64_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_65_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_66_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_67_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_68_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_70_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_71_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_72_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_73_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_74_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_75_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_76_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_77_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_78_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_79_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_7_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_80_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_81_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_82_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_83_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_84_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_85_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_86_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_87_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_88_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_89_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_8_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_90_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_91_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_92_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_93_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[5]_i_9_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318[6]_i_2_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_22_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_22_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_22_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_23_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_23_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_23_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_24_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_24_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_24_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_24_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_33_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_33_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_33_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_33_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_42_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_42_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_42_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_42_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_51_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_51_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_51_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_51_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_5_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_5_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_5_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_60_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_60_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_60_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_60_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_69_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_69_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_69_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_69_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_6_n_10\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_6_n_11\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_6_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1318_reg[5]_i_6_n_9\ : STD_LOGIC;
  signal fourWide_1_fu_1079_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fourWide_fu_178 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fullIndex_cast_fu_690_p1 : STD_LOGIC_VECTOR ( 22 downto 7 );
  signal fullIndex_reg_1226 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \fullIndex_reg_1226[0]_i_1_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226[8]_i_2_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226[8]_i_3_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226[8]_i_4_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226[8]_i_5_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \fullIndex_reg_1226_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \g0_b1__0_n_8\ : STD_LOGIC;
  signal \g0_b2__0_n_8\ : STD_LOGIC;
  signal gmem0_ARREADY : STD_LOGIC;
  signal gmem0_ARVALID : STD_LOGIC;
  signal gmem0_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_RREADY : STD_LOGIC;
  signal gmem0_RVALID : STD_LOGIC;
  signal gmem1_BVALID : STD_LOGIC;
  signal gmem1_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem1_RREADY : STD_LOGIC;
  signal \gmem1_addr_4_reg_1216_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal gmem1_addr_5_reg_1259 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal gmem1_addr_5_reg_12590 : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[11]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[11]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[11]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[11]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[15]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[15]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[15]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[15]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[19]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[19]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[19]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[19]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[23]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[23]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[23]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[23]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[23]_i_6_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[27]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[27]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[27]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[27]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[29]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[29]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[3]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[3]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[3]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[3]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[7]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[7]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[7]_i_4_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259[7]_i_5_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[29]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_5_reg_1259_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_getVal_fu_484_ap_start_reg : STD_LOGIC;
  signal grp_getVal_fu_484_m_axi_Y_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_getVal_fu_484_n_16 : STD_LOGIC;
  signal \i1_reg_335[0]_i_4_n_8\ : STD_LOGIC;
  signal i1_reg_335_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i1_reg_335_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i1_reg_335_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \i1_reg_335_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i1_reg_335_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i1_reg_335_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i2_reg_346 : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[10]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[11]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[12]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[13]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[14]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[15]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[16]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[17]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[18]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[19]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[20]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[6]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[7]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[8]\ : STD_LOGIC;
  signal \i2_reg_346_reg_n_8_[9]\ : STD_LOGIC;
  signal i3_reg_357 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \i4_reg_368[10]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[10]_i_4_n_8\ : STD_LOGIC;
  signal \i4_reg_368[10]_i_5_n_8\ : STD_LOGIC;
  signal \i4_reg_368[2]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[3]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[4]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[5]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[6]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[7]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368[8]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_368_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i5_reg_462 : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[0]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[10]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[11]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[12]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[13]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[14]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[15]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[16]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[17]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[18]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[19]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[1]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[20]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[2]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[3]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[4]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[5]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[6]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[7]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[8]\ : STD_LOGIC;
  signal \i5_reg_462_reg_n_8_[9]\ : STD_LOGIC;
  signal i_0_i_reg_416 : STD_LOGIC;
  signal i_1_fu_534_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_3_fu_582_p2 : STD_LOGIC_VECTOR ( 20 downto 6 );
  signal i_3_reg_1172 : STD_LOGIC_VECTOR ( 20 downto 6 );
  signal i_3_reg_11720 : STD_LOGIC;
  signal \i_3_reg_1172[13]_i_2_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172[20]_i_3_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172[20]_i_4_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172[9]_i_2_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172[9]_i_3_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172[9]_i_4_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \i_3_reg_1172_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal i_4_fu_613_p2 : STD_LOGIC_VECTOR ( 20 downto 6 );
  signal i_4_reg_1191 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal i_4_reg_11910 : STD_LOGIC;
  signal \i_4_reg_1191[13]_i_2_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191[20]_i_3_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191[20]_i_4_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191[9]_i_2_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191[9]_i_3_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191[9]_i_4_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \i_4_reg_1191_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal i_5_fu_694_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_6_fu_914_p2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal i_6_reg_1326 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal i_6_reg_13260 : STD_LOGIC;
  signal \i_6_reg_1326_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_1326_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_7_fu_706_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_7_reg_1244 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_7_reg_1244[0]_i_1_n_8\ : STD_LOGIC;
  signal \i_7_reg_1244[1]_i_1_n_8\ : STD_LOGIC;
  signal i_reg_324 : STD_LOGIC;
  signal \i_reg_324[10]_i_4_n_8\ : STD_LOGIC;
  signal \i_reg_324_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal inter_pix : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inter_pix_read_reg_1106 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j6_reg_4730 : STD_LOGIC;
  signal \j6_reg_473_reg_n_8_[2]\ : STD_LOGIC;
  signal j_0_i_reg_451 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_0_i_reg_451[0]_i_1_n_8\ : STD_LOGIC;
  signal \j_0_i_reg_451[1]_i_1_n_8\ : STD_LOGIC;
  signal j_2_fu_758_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_2_reg_1265 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_2_reg_1265[10]_i_3_n_8\ : STD_LOGIC;
  signal j_3_fu_770_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_3_reg_1273 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_3_reg_1273[0]_i_1_n_8\ : STD_LOGIC;
  signal \j_3_reg_1273[1]_i_1_n_8\ : STD_LOGIC;
  signal j_reg_380 : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[0]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[10]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[1]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[2]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[3]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[4]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[5]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[6]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[7]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[8]\ : STD_LOGIC;
  signal \j_reg_380_reg_n_8_[9]\ : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_pix : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal out_pix3_reg_1111 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum1_fu_577_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum1_reg_1167 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_pix4_sum1_reg_1167[11]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[11]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[11]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[11]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[15]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[15]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[15]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[15]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[19]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[19]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[19]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[19]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[23]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[3]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[3]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[3]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[3]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[7]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[7]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[7]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167[7]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[29]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1167_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal out_pix4_sum2_fu_608_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum2_reg_1186 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_pix4_sum2_reg_1186[11]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[11]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[11]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[11]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[15]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[15]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[15]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[15]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[19]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[19]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[19]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[19]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[23]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[3]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[3]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[3]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[3]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[7]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[7]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[7]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186[7]_i_5_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[29]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1186_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal out_pix4_sum6_fu_540_p2 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal out_pix4_sum6_reg_1145 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_pix4_sum6_reg_1145[13]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[13]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[13]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[17]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[17]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[17]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[21]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[21]_i_3_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[21]_i_4_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145[9]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[21]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[21]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[25]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[25]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[29]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[29]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[29]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum6_reg_1145_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal out_pix4_sum8_fu_743_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal p_shl5_cast_fu_730_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal reg_4980 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_10 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_11 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_12 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_13 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_14 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_41 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_43 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_46 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_51 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_52 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_53 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_54 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_55 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_56 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_57 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_60 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_62 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_63 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_65 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_67 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_8 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_10 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_12 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_13 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_15 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_16 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_17 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_18 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_19 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_20 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_21 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_22 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_23 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_24 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_25 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_26 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_27 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_28 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_29 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_30 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_31 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_32 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_33 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_34 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_35 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_36 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_37 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_38 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_39 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_40 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_41 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_42 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_43 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_44 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_45 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_46 : STD_LOGIC;
  signal sobel_filter_mac_bkb_U7_n_9 : STD_LOGIC;
  signal tmp_11_fu_960_p1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal tmp_16_fu_858_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_18_reg_1249 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_18_reg_1249[1]_i_1_n_8\ : STD_LOGIC;
  signal tmp_23_fu_776_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_23_reg_1278 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_25_cast1_reg_1124 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal tmp_2_reg_1205 : STD_LOGIC_VECTOR ( 22 downto 7 );
  signal \tmp_2_reg_1205[13]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[13]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[13]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[13]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[17]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[17]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[17]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[17]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[21]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[21]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[21]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[21]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[22]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[9]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[9]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205[9]_i_4_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[21]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[21]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_reg_1205_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal tmp_35_fu_734_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tmp_35_reg_1254 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_37_fu_786_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_37_reg_1283 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_cast_fu_126_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal val_reg_1331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_weight_0_i_reg_404_reg_n_8_[0]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[10]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[11]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[12]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[13]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[14]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[15]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[16]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[17]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[18]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[19]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[1]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[20]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[21]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[22]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[23]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[24]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[25]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[26]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[27]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[28]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[29]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[2]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[30]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[31]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[3]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[4]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[5]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[6]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[7]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[8]\ : STD_LOGIC;
  signal \x_weight_0_i_reg_404_reg_n_8_[9]\ : STD_LOGIC;
  signal x_weight_1_i_reg_439 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal x_weight_reg_1308_reg_i_10_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_11_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_12_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_13_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_14_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_15_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_16_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_17_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_18_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_19_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_1_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_20_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_21_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_22_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_23_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_24_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_25_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_26_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_27_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_28_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_29_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_2_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_30_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_31_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_32_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_3_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_4_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_5_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_6_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_7_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_8_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_i_9_n_8 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_100 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_101 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_102 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_103 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_104 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_105 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_106 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_107 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_108 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_109 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_110 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_111 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_112 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_113 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_82 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_83 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_84 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_85 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_86 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_87 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_88 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_89 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_90 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_91 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_92 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_93 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_94 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_95 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_96 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_97 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_98 : STD_LOGIC;
  signal x_weight_reg_1308_reg_n_99 : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[0]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[10]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[11]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[12]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[13]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[14]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[15]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[16]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[17]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[18]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[19]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[1]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[20]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[21]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[22]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[23]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[24]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[25]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[26]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[27]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[28]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[29]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[2]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[30]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[31]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[3]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[4]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[5]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[6]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[7]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[8]\ : STD_LOGIC;
  signal \y_weight_0_i_reg_392_reg_n_8_[9]\ : STD_LOGIC;
  signal y_weight_1_i_reg_427 : STD_LOGIC;
  signal \NLW_Y_addr_reg_150_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Y_addr_reg_150_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_1_i_reg_1318_reg[5]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fullIndex_reg_1226_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fullIndex_reg_1226_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i1_reg_335_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_3_reg_1172_reg[20]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_3_reg_1172_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_4_reg_1191_reg[20]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_4_reg_1191_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_6_reg_1326_reg[20]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix4_sum6_reg_1145_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_2_reg_1205_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_1205_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_2_reg_1205_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_x_weight_reg_1308_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_x_weight_reg_1308_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_x_weight_reg_1308_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_x_weight_reg_1308_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_x_weight_reg_1308_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_x_weight_reg_1308_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_x_weight_reg_1308_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_x_weight_reg_1308_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_x_weight_reg_1308_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_x_weight_reg_1308_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_x_weight_reg_1308_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_13\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_14\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_CS_fsm[52]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair294";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_reg_ioackin_gmem1_ARREADY_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of ap_reg_ioackin_gmem1_WREADY_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1318[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1318[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1318[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1318[4]_i_1\ : label is "soft_lutpair295";
  attribute HLUTNM : string;
  attribute HLUTNM of \edge_val_1_i_reg_1318[5]_i_12\ : label is "lutpair0";
  attribute HLUTNM of \edge_val_1_i_reg_1318[5]_i_7\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \fourWide_fu_178[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \fourWide_fu_178[10]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \fourWide_fu_178[11]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \fourWide_fu_178[12]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \fourWide_fu_178[13]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \fourWide_fu_178[14]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \fourWide_fu_178[15]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \fourWide_fu_178[16]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \fourWide_fu_178[17]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \fourWide_fu_178[18]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \fourWide_fu_178[19]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \fourWide_fu_178[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \fourWide_fu_178[20]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \fourWide_fu_178[21]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \fourWide_fu_178[22]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \fourWide_fu_178[23]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \fourWide_fu_178[24]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \fourWide_fu_178[25]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \fourWide_fu_178[26]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \fourWide_fu_178[27]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \fourWide_fu_178[28]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \fourWide_fu_178[29]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \fourWide_fu_178[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \fourWide_fu_178[30]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \fourWide_fu_178[31]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \fourWide_fu_178[3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \fourWide_fu_178[4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \fourWide_fu_178[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \fourWide_fu_178[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \fourWide_fu_178[7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \fourWide_fu_178[8]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \fourWide_fu_178[9]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \i4_reg_368[10]_i_4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i4_reg_368[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \i4_reg_368[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \i4_reg_368[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \i4_reg_368[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \i4_reg_368[8]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \i4_reg_368[9]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \i_7_reg_1244[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \i_7_reg_1244[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \i_reg_324[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \i_reg_324[2]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \i_reg_324[3]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i_reg_324[4]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i_reg_324[6]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_reg_324[7]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_reg_324[8]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \i_reg_324[9]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \j_2_reg_1265[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \j_2_reg_1265[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \j_2_reg_1265[3]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \j_2_reg_1265[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \j_2_reg_1265[7]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \j_3_reg_1273[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \j_3_reg_1273[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \tmp_18_reg_1249[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_23_reg_1278[0]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_23_reg_1278[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_35_reg_1254[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_35_reg_1254[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_35_reg_1254[3]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_37_reg_1283[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \tmp_37_reg_1283[2]_i_1\ : label is "soft_lutpair288";
begin
  m_axi_gmem0_ARADDR(31 downto 2) <= \^m_axi_gmem0_araddr\(31 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const1>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const1>\;
  m_axi_gmem0_ARCACHE(0) <= \<const1>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const1>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_ARUSER(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const1>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const1>\;
  m_axi_gmem0_AWCACHE(0) <= \<const1>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const1>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWUSER(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_BREADY <= \<const1>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WUSER(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(31 downto 2) <= \^m_axi_gmem1_araddr\(31 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(31 downto 2) <= \^m_axi_gmem1_awaddr\(31 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\Y_addr_reg_150[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887777877788887"
    )
        port map (
      I0 => fullIndex_reg_1226(6),
      I1 => fullIndex_reg_1226(7),
      I2 => tmp_18_reg_1249(1),
      I3 => tmp_23_reg_1278(0),
      I4 => tmp_23_reg_1278(1),
      I5 => fullIndex_reg_1226(8),
      O => \Y_addr_reg_150[11]_i_10_n_8\
    );
\Y_addr_reg_150[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C6969C3C9"
    )
        port map (
      I0 => fullIndex_reg_1226(9),
      I1 => fullIndex_reg_1226(11),
      I2 => tmp_23_reg_1278(0),
      I3 => tmp_18_reg_1249(1),
      I4 => tmp_23_reg_1278(1),
      I5 => fullIndex_reg_1226(10),
      O => \Y_addr_reg_150[11]_i_11_n_8\
    );
\Y_addr_reg_150[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC939393C9"
    )
        port map (
      I0 => fullIndex_reg_1226(8),
      I1 => fullIndex_reg_1226(10),
      I2 => tmp_23_reg_1278(1),
      I3 => tmp_23_reg_1278(0),
      I4 => tmp_18_reg_1249(1),
      I5 => fullIndex_reg_1226(9),
      O => \Y_addr_reg_150[11]_i_12_n_8\
    );
\Y_addr_reg_150[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F087F087870F"
    )
        port map (
      I0 => fullIndex_reg_1226(7),
      I1 => fullIndex_reg_1226(6),
      I2 => fullIndex_reg_1226(9),
      I3 => tmp_23_reg_1278(1),
      I4 => \Y_addr_reg_150[11]_i_15_n_8\,
      I5 => fullIndex_reg_1226(8),
      O => \Y_addr_reg_150[11]_i_13_n_8\
    );
\Y_addr_reg_150[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => fullIndex_reg_1226(8),
      I1 => tmp_23_reg_1278(1),
      I2 => fullIndex_reg_1226(7),
      I3 => fullIndex_reg_1226(6),
      O => \Y_addr_reg_150[11]_i_14_n_8\
    );
\Y_addr_reg_150[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_reg_1278(0),
      I1 => tmp_18_reg_1249(1),
      O => \Y_addr_reg_150[11]_i_15_n_8\
    );
\Y_addr_reg_150[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FCAA02"
    )
        port map (
      I0 => fullIndex_reg_1226(9),
      I1 => tmp_18_reg_1249(1),
      I2 => tmp_23_reg_1278(0),
      I3 => tmp_23_reg_1278(1),
      I4 => fullIndex_reg_1226(10),
      O => \Y_addr_reg_150[11]_i_7_n_8\
    );
\Y_addr_reg_150[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FCAB02"
    )
        port map (
      I0 => fullIndex_reg_1226(8),
      I1 => tmp_18_reg_1249(1),
      I2 => tmp_23_reg_1278(0),
      I3 => tmp_23_reg_1278(1),
      I4 => fullIndex_reg_1226(9),
      O => \Y_addr_reg_150[11]_i_8_n_8\
    );
\Y_addr_reg_150[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008888088800008"
    )
        port map (
      I0 => fullIndex_reg_1226(6),
      I1 => fullIndex_reg_1226(7),
      I2 => tmp_18_reg_1249(1),
      I3 => tmp_23_reg_1278(0),
      I4 => tmp_23_reg_1278(1),
      I5 => fullIndex_reg_1226(8),
      O => \Y_addr_reg_150[11]_i_9_n_8\
    );
\Y_addr_reg_150[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(13),
      I1 => fullIndex_reg_1226(14),
      O => \Y_addr_reg_150[15]_i_10_n_8\
    );
\Y_addr_reg_150[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8ECEE37371311"
    )
        port map (
      I0 => fullIndex_reg_1226(11),
      I1 => fullIndex_reg_1226(12),
      I2 => tmp_23_reg_1278(0),
      I3 => tmp_18_reg_1249(1),
      I4 => tmp_23_reg_1278(1),
      I5 => fullIndex_reg_1226(13),
      O => \Y_addr_reg_150[15]_i_11_n_8\
    );
\Y_addr_reg_150[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C9C3C3C3C3C6369"
    )
        port map (
      I0 => fullIndex_reg_1226(10),
      I1 => fullIndex_reg_1226(12),
      I2 => tmp_23_reg_1278(1),
      I3 => tmp_18_reg_1249(1),
      I4 => tmp_23_reg_1278(0),
      I5 => fullIndex_reg_1226(11),
      O => \Y_addr_reg_150[15]_i_12_n_8\
    );
\Y_addr_reg_150[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF51F500"
    )
        port map (
      I0 => tmp_23_reg_1278(1),
      I1 => tmp_18_reg_1249(1),
      I2 => tmp_23_reg_1278(0),
      I3 => fullIndex_reg_1226(12),
      I4 => fullIndex_reg_1226(11),
      O => \Y_addr_reg_150[15]_i_7_n_8\
    );
\Y_addr_reg_150[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8830338A"
    )
        port map (
      I0 => fullIndex_reg_1226(10),
      I1 => tmp_23_reg_1278(1),
      I2 => tmp_18_reg_1249(1),
      I3 => tmp_23_reg_1278(0),
      I4 => fullIndex_reg_1226(11),
      O => \Y_addr_reg_150[15]_i_8_n_8\
    );
\Y_addr_reg_150[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(14),
      I1 => fullIndex_reg_1226(15),
      O => \Y_addr_reg_150[15]_i_9_n_8\
    );
\Y_addr_reg_150[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(15),
      I1 => fullIndex_reg_1226(16),
      O => \Y_addr_reg_150[19]_i_10_n_8\
    );
\Y_addr_reg_150[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(18),
      I1 => fullIndex_reg_1226(19),
      O => \Y_addr_reg_150[19]_i_7_n_8\
    );
\Y_addr_reg_150[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(17),
      I1 => fullIndex_reg_1226(18),
      O => \Y_addr_reg_150[19]_i_8_n_8\
    );
\Y_addr_reg_150[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(16),
      I1 => fullIndex_reg_1226(17),
      O => \Y_addr_reg_150[19]_i_9_n_8\
    );
\Y_addr_reg_150[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(19),
      I1 => fullIndex_reg_1226(20),
      O => \Y_addr_reg_150[23]_i_10_n_8\
    );
\Y_addr_reg_150[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(21),
      I1 => fullIndex_reg_1226(22),
      O => \Y_addr_reg_150[23]_i_8_n_8\
    );
\Y_addr_reg_150[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(20),
      I1 => fullIndex_reg_1226(21),
      O => \Y_addr_reg_150[23]_i_9_n_8\
    );
\Y_addr_reg_150[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_18_reg_1249(1),
      I1 => fullIndex_reg_1226(1),
      O => \Y_addr_reg_150[3]_i_10_n_8\
    );
\Y_addr_reg_150[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(0),
      I1 => tmp_18_reg_1249(0),
      O => \Y_addr_reg_150[3]_i_11_n_8\
    );
\Y_addr_reg_150[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_18_reg_1249(1),
      O => \Y_addr_reg_150[3]_i_7_n_8\
    );
\Y_addr_reg_150[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(2),
      I1 => fullIndex_reg_1226(3),
      O => \Y_addr_reg_150[3]_i_8_n_8\
    );
\Y_addr_reg_150[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_18_reg_1249(1),
      I1 => fullIndex_reg_1226(2),
      O => \Y_addr_reg_150[3]_i_9_n_8\
    );
\Y_addr_reg_150[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(4),
      I1 => fullIndex_reg_1226(5),
      O => \Y_addr_reg_150[7]_i_10_n_8\
    );
\Y_addr_reg_150[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(3),
      I1 => fullIndex_reg_1226(4),
      O => \Y_addr_reg_150[7]_i_11_n_8\
    );
\Y_addr_reg_150[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_23_reg_1278(0),
      O => \Y_addr_reg_150[7]_i_7_n_8\
    );
\Y_addr_reg_150[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_23_reg_1278(0),
      I1 => fullIndex_reg_1226(7),
      I2 => fullIndex_reg_1226(6),
      O => \Y_addr_reg_150[7]_i_8_n_8\
    );
\Y_addr_reg_150[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fullIndex_reg_1226(5),
      I1 => fullIndex_reg_1226(6),
      O => \Y_addr_reg_150[7]_i_9_n_8\
    );
\Y_addr_reg_150_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[7]_i_2_n_8\,
      CO(3) => \Y_addr_reg_150_reg[11]_i_2_n_8\,
      CO(2) => \Y_addr_reg_150_reg[11]_i_2_n_9\,
      CO(1) => \Y_addr_reg_150_reg[11]_i_2_n_10\,
      CO(0) => \Y_addr_reg_150_reg[11]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \Y_addr_reg_150[11]_i_7_n_8\,
      DI(2) => \Y_addr_reg_150[11]_i_8_n_8\,
      DI(1) => \Y_addr_reg_150[11]_i_9_n_8\,
      DI(0) => \Y_addr_reg_150[11]_i_10_n_8\,
      O(3 downto 0) => tmp_cast_fu_126_p1(11 downto 8),
      S(3) => \Y_addr_reg_150[11]_i_11_n_8\,
      S(2) => \Y_addr_reg_150[11]_i_12_n_8\,
      S(1) => \Y_addr_reg_150[11]_i_13_n_8\,
      S(0) => \Y_addr_reg_150[11]_i_14_n_8\
    );
\Y_addr_reg_150_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[11]_i_2_n_8\,
      CO(3) => \Y_addr_reg_150_reg[15]_i_2_n_8\,
      CO(2) => \Y_addr_reg_150_reg[15]_i_2_n_9\,
      CO(1) => \Y_addr_reg_150_reg[15]_i_2_n_10\,
      CO(0) => \Y_addr_reg_150_reg[15]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => fullIndex_reg_1226(14 downto 13),
      DI(1) => \Y_addr_reg_150[15]_i_7_n_8\,
      DI(0) => \Y_addr_reg_150[15]_i_8_n_8\,
      O(3 downto 0) => tmp_cast_fu_126_p1(15 downto 12),
      S(3) => \Y_addr_reg_150[15]_i_9_n_8\,
      S(2) => \Y_addr_reg_150[15]_i_10_n_8\,
      S(1) => \Y_addr_reg_150[15]_i_11_n_8\,
      S(0) => \Y_addr_reg_150[15]_i_12_n_8\
    );
\Y_addr_reg_150_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[15]_i_2_n_8\,
      CO(3) => \Y_addr_reg_150_reg[19]_i_2_n_8\,
      CO(2) => \Y_addr_reg_150_reg[19]_i_2_n_9\,
      CO(1) => \Y_addr_reg_150_reg[19]_i_2_n_10\,
      CO(0) => \Y_addr_reg_150_reg[19]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fullIndex_reg_1226(18 downto 15),
      O(3 downto 0) => tmp_cast_fu_126_p1(19 downto 16),
      S(3) => \Y_addr_reg_150[19]_i_7_n_8\,
      S(2) => \Y_addr_reg_150[19]_i_8_n_8\,
      S(1) => \Y_addr_reg_150[19]_i_9_n_8\,
      S(0) => \Y_addr_reg_150[19]_i_10_n_8\
    );
\Y_addr_reg_150_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[19]_i_2_n_8\,
      CO(3 downto 2) => \NLW_Y_addr_reg_150_reg[23]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Y_addr_reg_150_reg[23]_i_3_n_10\,
      CO(0) => \Y_addr_reg_150_reg[23]_i_3_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fullIndex_reg_1226(20 downto 19),
      O(3) => \NLW_Y_addr_reg_150_reg[23]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_cast_fu_126_p1(22 downto 20),
      S(3) => '0',
      S(2) => \Y_addr_reg_150[23]_i_8_n_8\,
      S(1) => \Y_addr_reg_150[23]_i_9_n_8\,
      S(0) => \Y_addr_reg_150[23]_i_10_n_8\
    );
\Y_addr_reg_150_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_addr_reg_150_reg[3]_i_2_n_8\,
      CO(2) => \Y_addr_reg_150_reg[3]_i_2_n_9\,
      CO(1) => \Y_addr_reg_150_reg[3]_i_2_n_10\,
      CO(0) => \Y_addr_reg_150_reg[3]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => fullIndex_reg_1226(2),
      DI(2) => \Y_addr_reg_150[3]_i_7_n_8\,
      DI(1) => tmp_18_reg_1249(1),
      DI(0) => fullIndex_reg_1226(0),
      O(3 downto 0) => tmp_cast_fu_126_p1(3 downto 0),
      S(3) => \Y_addr_reg_150[3]_i_8_n_8\,
      S(2) => \Y_addr_reg_150[3]_i_9_n_8\,
      S(1) => \Y_addr_reg_150[3]_i_10_n_8\,
      S(0) => \Y_addr_reg_150[3]_i_11_n_8\
    );
\Y_addr_reg_150_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_addr_reg_150_reg[3]_i_2_n_8\,
      CO(3) => \Y_addr_reg_150_reg[7]_i_2_n_8\,
      CO(2) => \Y_addr_reg_150_reg[7]_i_2_n_9\,
      CO(1) => \Y_addr_reg_150_reg[7]_i_2_n_10\,
      CO(0) => \Y_addr_reg_150_reg[7]_i_2_n_11\,
      CYINIT => '0',
      DI(3) => \Y_addr_reg_150[7]_i_7_n_8\,
      DI(2 downto 0) => fullIndex_reg_1226(5 downto 3),
      O(3 downto 0) => tmp_cast_fu_126_p1(7 downto 4),
      S(3) => \Y_addr_reg_150[7]_i_8_n_8\,
      S(2) => \Y_addr_reg_150[7]_i_9_n_8\,
      S(1) => \Y_addr_reg_150[7]_i_10_n_8\,
      S(0) => \Y_addr_reg_150[7]_i_11_n_8\
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[15]\,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state30,
      I3 => ap_CS_fsm_state32,
      O => \ap_CS_fsm[1]_i_10_n_8\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => \ap_CS_fsm_reg_n_8_[42]\,
      I2 => \ap_CS_fsm_reg_n_8_[52]\,
      I3 => \ap_CS_fsm_reg_n_8_[17]\,
      I4 => \ap_CS_fsm[1]_i_15_n_8\,
      O => \ap_CS_fsm[1]_i_11_n_8\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state38,
      I2 => ap_CS_fsm_state50,
      I3 => ap_CS_fsm_state22,
      O => \ap_CS_fsm[1]_i_12_n_8\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[48]\,
      I1 => ap_CS_fsm_state51,
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state29,
      O => \ap_CS_fsm[1]_i_13_n_8\
    );
\ap_CS_fsm[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[16]\,
      I1 => ap_CS_fsm_state8,
      I2 => \ap_CS_fsm_reg_n_8_[24]\,
      I3 => \ap_CS_fsm_reg_n_8_[26]\,
      O => \ap_CS_fsm[1]_i_14_n_8\
    );
\ap_CS_fsm[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[10]\,
      I1 => ap_CS_fsm_state39,
      I2 => ap_CS_fsm_state21,
      I3 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[1]_i_15_n_8\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_8_n_8\,
      I1 => \ap_CS_fsm_reg_n_8_[8]\,
      I2 => ap_CS_fsm_state56,
      I3 => ap_CS_fsm_state28,
      I4 => ap_CS_fsm_state52,
      I5 => \ap_CS_fsm[1]_i_9_n_8\,
      O => \ap_CS_fsm[1]_i_3_n_8\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_10_n_8\,
      I1 => \ap_CS_fsm_reg_n_8_[39]\,
      I2 => \ap_CS_fsm_reg_n_8_[9]\,
      I3 => \ap_CS_fsm_reg_n_8_[46]\,
      I4 => \ap_CS_fsm_reg_n_8_[45]\,
      I5 => \ap_CS_fsm[1]_i_11_n_8\,
      O => \ap_CS_fsm[1]_i_4_n_8\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_12_n_8\,
      I1 => \ap_CS_fsm[1]_i_13_n_8\,
      I2 => ap_CS_fsm_state37,
      I3 => ap_CS_fsm_state31,
      I4 => ap_CS_fsm_state23,
      I5 => ap_CS_fsm_state15,
      O => \ap_CS_fsm[1]_i_5_n_8\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[47]\,
      I1 => ap_CS_fsm_state3,
      I2 => \ap_CS_fsm_reg_n_8_[4]\,
      I3 => \ap_CS_fsm_reg_n_8_[25]\,
      O => \ap_CS_fsm[1]_i_6_n_8\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state35,
      I1 => ap_CS_fsm_state33,
      I2 => ap_CS_fsm_state36,
      I3 => ap_CS_fsm_state34,
      O => \ap_CS_fsm[1]_i_7_n_8\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[3]\,
      I1 => ap_CS_fsm_state44,
      I2 => \ap_CS_fsm_reg_n_8_[53]\,
      I3 => \ap_CS_fsm_reg_n_8_[18]\,
      O => \ap_CS_fsm[1]_i_8_n_8\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_8_[23]\,
      I1 => \ap_CS_fsm_reg_n_8_[44]\,
      I2 => ap_CS_fsm_state13,
      I3 => \ap_CS_fsm_reg_n_8_[54]\,
      I4 => \ap_CS_fsm[1]_i_14_n_8\,
      O => \ap_CS_fsm[1]_i_9_n_8\
    );
\ap_CS_fsm[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_CS_fsm_state29,
      I1 => ap_CS_fsm_state30,
      I2 => sobel_filter_mac_bkb_U7_n_9,
      O => \ap_CS_fsm[28]_i_2_n_8\
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => sobel_filter_mac_bkb_U7_n_9,
      I1 => ap_CS_fsm_state30,
      I2 => ap_CS_fsm_state32,
      I3 => j_0_i_reg_451(1),
      I4 => j_0_i_reg_451(0),
      O => ap_NS_fsm(30)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => ap_CS_fsm_state37,
      I1 => p_shl5_cast_fu_730_p1(2),
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => ap_CS_fsm_state31,
      O => ap_NS_fsm(31)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state32,
      I1 => j_0_i_reg_451(1),
      I2 => j_0_i_reg_451(0),
      O => ap_NS_fsm(32)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \i_reg_324_reg__0\(10),
      I1 => \i_reg_324_reg__0\(7),
      I2 => \i_reg_324_reg__0\(8),
      I3 => sobel_filter_gmem1_m_axi_U_n_53,
      I4 => sobel_filter_gmem1_m_axi_U_n_54,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sobel_filter_gmem1_m_axi_U_n_56,
      I1 => ap_CS_fsm_state51,
      O => \ap_CS_fsm[52]_i_1_n_8\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_8\,
      I1 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[8]_i_1__0_n_8\
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sobel_filter_gmem1_m_axi_U_n_52,
      I1 => i1_reg_335_reg(7),
      I2 => i1_reg_335_reg(13),
      I3 => i1_reg_335_reg(8),
      I4 => i1_reg_335_reg(3),
      I5 => \ap_CS_fsm[8]_i_3_n_8\,
      O => \ap_CS_fsm[8]_i_2_n_8\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => i1_reg_335_reg(0),
      I1 => i1_reg_335_reg(1),
      I2 => i1_reg_335_reg(2),
      I3 => i1_reg_335_reg(10),
      I4 => sobel_filter_gmem1_m_axi_U_n_51,
      O => \ap_CS_fsm[8]_i_3_n_8\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_8_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[9]\,
      Q => \ap_CS_fsm_reg_n_8_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => \ap_CS_fsm_reg_n_8_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[15]\,
      Q => \ap_CS_fsm_reg_n_8_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[16]\,
      Q => \ap_CS_fsm_reg_n_8_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[17]\,
      Q => \ap_CS_fsm_reg_n_8_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_8_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[23]\,
      Q => \ap_CS_fsm_reg_n_8_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[24]\,
      Q => \ap_CS_fsm_reg_n_8_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[25]\,
      Q => \ap_CS_fsm_reg_n_8_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => ap_CS_fsm_state32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => ap_CS_fsm_state35,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => ap_CS_fsm_state37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_8_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_8_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[39]\,
      Q => \ap_CS_fsm_reg_n_8_[40]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[40]\,
      Q => \ap_CS_fsm_reg_n_8_[41]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[41]\,
      Q => \ap_CS_fsm_reg_n_8_[42]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => ap_CS_fsm_state44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => \ap_CS_fsm_reg_n_8_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[44]\,
      Q => \ap_CS_fsm_reg_n_8_[45]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[45]\,
      Q => \ap_CS_fsm_reg_n_8_[46]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[46]\,
      Q => \ap_CS_fsm_reg_n_8_[47]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[47]\,
      Q => \ap_CS_fsm_reg_n_8_[48]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(49),
      Q => ap_CS_fsm_state50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[3]\,
      Q => \ap_CS_fsm_reg_n_8_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(50),
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(51),
      Q => ap_CS_fsm_state52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[52]_i_1_n_8\,
      Q => \ap_CS_fsm_reg_n_8_[52]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[52]\,
      Q => \ap_CS_fsm_reg_n_8_[53]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[53]\,
      Q => \ap_CS_fsm_reg_n_8_[54]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(55),
      Q => ap_CS_fsm_state56,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[4]\,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[8]_i_1__0_n_8\,
      Q => \ap_CS_fsm_reg_n_8_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_8_[8]\,
      Q => \ap_CS_fsm_reg_n_8_[9]\,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_gmem1_ARREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sobel_filter_gmem1_m_axi_U_n_62,
      I1 => ap_reg_ioackin_gmem1_ARREADY,
      I2 => ap_rst_n,
      O => ap_reg_ioackin_gmem1_ARREADY_i_1_n_8
    );
ap_reg_ioackin_gmem1_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_gmem1_ARREADY_i_1_n_8,
      Q => ap_reg_ioackin_gmem1_ARREADY,
      R => '0'
    );
ap_reg_ioackin_gmem1_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_65,
      Q => ap_reg_ioackin_gmem1_AWREADY_reg_n_8,
      R => '0'
    );
ap_reg_ioackin_gmem1_WREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_i_2_n_8,
      I1 => ap_reg_ioackin_gmem1_WREADY_reg_n_8,
      I2 => ap_rst_n,
      O => ap_reg_ioackin_gmem1_WREADY_i_1_n_8
    );
ap_reg_ioackin_gmem1_WREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => sobel_filter_gmem1_m_axi_U_n_41,
      I1 => sobel_filter_gmem1_m_axi_U_n_55,
      I2 => ap_CS_fsm_state15,
      I3 => ap_CS_fsm_state23,
      I4 => ap_CS_fsm_state39,
      I5 => sobel_filter_gmem1_m_axi_U_n_43,
      O => ap_reg_ioackin_gmem1_WREADY_i_2_n_8
    );
ap_reg_ioackin_gmem1_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_gmem1_WREADY_i_1_n_8,
      Q => ap_reg_ioackin_gmem1_WREADY_reg_n_8,
      R => '0'
    );
\edge_val_1_i_reg_1318[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_16_fu_858_p2(0),
      I1 => \edge_val_1_i_reg_1318[1]_i_2_n_8\,
      O => \edge_val_1_i_reg_1318[0]_i_1_n_8\
    );
\edge_val_1_i_reg_1318[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_16_fu_858_p2(1),
      I1 => \edge_val_1_i_reg_1318[1]_i_2_n_8\,
      O => \edge_val_1_i_reg_1318[1]_i_1_n_8\
    );
\edge_val_1_i_reg_1318[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => tmp_16_fu_858_p2(7),
      I1 => tmp_16_fu_858_p2(6),
      I2 => tmp_16_fu_858_p2(5),
      I3 => tmp_16_fu_858_p2(3),
      I4 => tmp_16_fu_858_p2(2),
      I5 => tmp_16_fu_858_p2(4),
      O => \edge_val_1_i_reg_1318[1]_i_2_n_8\
    );
\edge_val_1_i_reg_1318[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => tmp_16_fu_858_p2(2),
      I1 => tmp_16_fu_858_p2(5),
      I2 => tmp_16_fu_858_p2(6),
      I3 => tmp_16_fu_858_p2(7),
      O => \edge_val_1_i_reg_1318[2]_i_1_n_8\
    );
\edge_val_1_i_reg_1318[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => tmp_16_fu_858_p2(3),
      I1 => tmp_16_fu_858_p2(5),
      I2 => tmp_16_fu_858_p2(6),
      I3 => tmp_16_fu_858_p2(7),
      O => \edge_val_1_i_reg_1318[3]_i_1_n_8\
    );
\edge_val_1_i_reg_1318[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => tmp_16_fu_858_p2(4),
      I1 => tmp_16_fu_858_p2(5),
      I2 => tmp_16_fu_858_p2(6),
      I3 => tmp_16_fu_858_p2(7),
      O => \edge_val_1_i_reg_1318[4]_i_1_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778B44BD22D1EE1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[6]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[6]\,
      I2 => \y_weight_0_i_reg_392_reg_n_8_[7]\,
      I3 => \x_weight_0_i_reg_404_reg_n_8_[7]\,
      I4 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I5 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_10_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318[5]_i_7_n_8\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[6]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \x_weight_0_i_reg_404_reg_n_8_[6]\,
      I4 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_11_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[5]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[5]\,
      I4 => \edge_val_1_i_reg_1318[5]_i_8_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_12_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[4]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[4]\,
      I4 => \edge_val_1_i_reg_1318[5]_i_9_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_13_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[2]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[2]\,
      O => \edge_val_1_i_reg_1318[5]_i_14_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[1]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[1]\,
      O => \edge_val_1_i_reg_1318[5]_i_15_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[0]\,
      I1 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I2 => \y_weight_0_i_reg_392_reg_n_8_[0]\,
      I3 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_16_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      O => p_3_in
    );
\edge_val_1_i_reg_1318[5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[3]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[3]\,
      I4 => \edge_val_1_i_reg_1318[5]_i_14_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_18_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[2]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[2]\,
      I4 => \edge_val_1_i_reg_1318[5]_i_15_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_19_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[1]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[1]\,
      I4 => \edge_val_1_i_reg_1318[5]_i_16_n_8\,
      O => \edge_val_1_i_reg_1318[5]_i_20_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[0]\,
      I1 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I2 => \y_weight_0_i_reg_392_reg_n_8_[0]\,
      I3 => p_3_in,
      O => \edge_val_1_i_reg_1318[5]_i_21_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[30]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[31]\,
      O => \edge_val_1_i_reg_1318[5]_i_25_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[28]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[29]\,
      O => \edge_val_1_i_reg_1318[5]_i_26_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[26]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[27]\,
      O => \edge_val_1_i_reg_1318[5]_i_27_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[24]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[25]\,
      O => \edge_val_1_i_reg_1318[5]_i_28_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[31]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[30]\,
      O => \edge_val_1_i_reg_1318[5]_i_29_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F00FF00FF"
    )
        port map (
      I0 => tmp_16_fu_858_p2(4),
      I1 => tmp_16_fu_858_p2(2),
      I2 => tmp_16_fu_858_p2(3),
      I3 => tmp_16_fu_858_p2(5),
      I4 => tmp_16_fu_858_p2(6),
      I5 => tmp_16_fu_858_p2(7),
      O => \edge_val_1_i_reg_1318[5]_i_3_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[29]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[28]\,
      O => \edge_val_1_i_reg_1318[5]_i_30_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[27]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[26]\,
      O => \edge_val_1_i_reg_1318[5]_i_31_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[25]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[24]\,
      O => \edge_val_1_i_reg_1318[5]_i_32_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[30]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[31]\,
      O => \edge_val_1_i_reg_1318[5]_i_34_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[28]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[29]\,
      O => \edge_val_1_i_reg_1318[5]_i_35_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[26]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[27]\,
      O => \edge_val_1_i_reg_1318[5]_i_36_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[24]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[25]\,
      O => \edge_val_1_i_reg_1318[5]_i_37_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[31]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[30]\,
      O => \edge_val_1_i_reg_1318[5]_i_38_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[29]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[28]\,
      O => \edge_val_1_i_reg_1318[5]_i_39_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => tmp_16_fu_858_p2(2),
      I1 => tmp_16_fu_858_p2(1),
      I2 => tmp_16_fu_858_p2(0),
      I3 => tmp_16_fu_858_p2(3),
      I4 => tmp_16_fu_858_p2(5),
      I5 => tmp_16_fu_858_p2(4),
      O => \edge_val_1_i_reg_1318[5]_i_4_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[27]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[26]\,
      O => \edge_val_1_i_reg_1318[5]_i_40_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[25]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[24]\,
      O => \edge_val_1_i_reg_1318[5]_i_41_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[22]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[23]\,
      O => \edge_val_1_i_reg_1318[5]_i_43_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[20]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[21]\,
      O => \edge_val_1_i_reg_1318[5]_i_44_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[18]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[19]\,
      O => \edge_val_1_i_reg_1318[5]_i_45_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[16]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[17]\,
      O => \edge_val_1_i_reg_1318[5]_i_46_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[23]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[22]\,
      O => \edge_val_1_i_reg_1318[5]_i_47_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[21]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[20]\,
      O => \edge_val_1_i_reg_1318[5]_i_48_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[19]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[18]\,
      O => \edge_val_1_i_reg_1318[5]_i_49_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[17]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[16]\,
      O => \edge_val_1_i_reg_1318[5]_i_50_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[22]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[23]\,
      O => \edge_val_1_i_reg_1318[5]_i_52_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[20]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[21]\,
      O => \edge_val_1_i_reg_1318[5]_i_53_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[18]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[19]\,
      O => \edge_val_1_i_reg_1318[5]_i_54_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[16]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[17]\,
      O => \edge_val_1_i_reg_1318[5]_i_55_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[23]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[22]\,
      O => \edge_val_1_i_reg_1318[5]_i_56_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[21]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[20]\,
      O => \edge_val_1_i_reg_1318[5]_i_57_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[19]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[18]\,
      O => \edge_val_1_i_reg_1318[5]_i_58_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[17]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[16]\,
      O => \edge_val_1_i_reg_1318[5]_i_59_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[14]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[15]\,
      O => \edge_val_1_i_reg_1318[5]_i_61_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[12]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[13]\,
      O => \edge_val_1_i_reg_1318[5]_i_62_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[10]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[11]\,
      O => \edge_val_1_i_reg_1318[5]_i_63_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[8]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[9]\,
      O => \edge_val_1_i_reg_1318[5]_i_64_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[15]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[14]\,
      O => \edge_val_1_i_reg_1318[5]_i_65_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[13]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[12]\,
      O => \edge_val_1_i_reg_1318[5]_i_66_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[11]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[10]\,
      O => \edge_val_1_i_reg_1318[5]_i_67_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[9]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[8]\,
      O => \edge_val_1_i_reg_1318[5]_i_68_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[5]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[5]\,
      O => \edge_val_1_i_reg_1318[5]_i_7_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[14]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[15]\,
      O => \edge_val_1_i_reg_1318[5]_i_70_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[12]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[13]\,
      O => \edge_val_1_i_reg_1318[5]_i_71_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[10]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[11]\,
      O => \edge_val_1_i_reg_1318[5]_i_72_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[8]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[9]\,
      O => \edge_val_1_i_reg_1318[5]_i_73_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[15]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[14]\,
      O => \edge_val_1_i_reg_1318[5]_i_74_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[13]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[12]\,
      O => \edge_val_1_i_reg_1318[5]_i_75_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[11]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[10]\,
      O => \edge_val_1_i_reg_1318[5]_i_76_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[9]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[8]\,
      O => \edge_val_1_i_reg_1318[5]_i_77_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[6]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[7]\,
      O => \edge_val_1_i_reg_1318[5]_i_78_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[4]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[5]\,
      O => \edge_val_1_i_reg_1318[5]_i_79_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[4]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[4]\,
      O => \edge_val_1_i_reg_1318[5]_i_8_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[2]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[3]\,
      O => \edge_val_1_i_reg_1318[5]_i_80_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[0]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[1]\,
      O => \edge_val_1_i_reg_1318[5]_i_81_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[7]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[6]\,
      O => \edge_val_1_i_reg_1318[5]_i_82_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[5]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[4]\,
      O => \edge_val_1_i_reg_1318[5]_i_83_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[3]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[2]\,
      O => \edge_val_1_i_reg_1318[5]_i_84_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[1]\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[0]\,
      O => \edge_val_1_i_reg_1318[5]_i_85_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[6]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[7]\,
      O => \edge_val_1_i_reg_1318[5]_i_86_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[4]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[5]\,
      O => \edge_val_1_i_reg_1318[5]_i_87_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[2]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[3]\,
      O => \edge_val_1_i_reg_1318[5]_i_88_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[0]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[1]\,
      O => \edge_val_1_i_reg_1318[5]_i_89_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      I1 => \x_weight_0_i_reg_404_reg_n_8_[3]\,
      I2 => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      I3 => \y_weight_0_i_reg_392_reg_n_8_[3]\,
      O => \edge_val_1_i_reg_1318[5]_i_9_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[7]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[6]\,
      O => \edge_val_1_i_reg_1318[5]_i_90_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[5]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[4]\,
      O => \edge_val_1_i_reg_1318[5]_i_91_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[3]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[2]\,
      O => \edge_val_1_i_reg_1318[5]_i_92_n_8\
    );
\edge_val_1_i_reg_1318[5]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_weight_0_i_reg_392_reg_n_8_[1]\,
      I1 => \y_weight_0_i_reg_392_reg_n_8_[0]\,
      O => \edge_val_1_i_reg_1318[5]_i_93_n_8\
    );
\edge_val_1_i_reg_1318[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => tmp_16_fu_858_p2(4),
      I1 => tmp_16_fu_858_p2(2),
      I2 => tmp_16_fu_858_p2(3),
      I3 => tmp_16_fu_858_p2(5),
      I4 => tmp_16_fu_858_p2(6),
      O => \edge_val_1_i_reg_1318[6]_i_2_n_8\
    );
\edge_val_1_i_reg_1318_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => \edge_val_1_i_reg_1318[0]_i_1_n_8\,
      Q => edge_val_1_i_reg_1318(0),
      S => sobel_filter_gmem1_m_axi_U_n_12
    );
\edge_val_1_i_reg_1318_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => \edge_val_1_i_reg_1318[1]_i_1_n_8\,
      Q => edge_val_1_i_reg_1318(1),
      S => sobel_filter_gmem1_m_axi_U_n_12
    );
\edge_val_1_i_reg_1318_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => \edge_val_1_i_reg_1318[2]_i_1_n_8\,
      Q => edge_val_1_i_reg_1318(2),
      S => sobel_filter_gmem1_m_axi_U_n_12
    );
\edge_val_1_i_reg_1318_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => \edge_val_1_i_reg_1318[3]_i_1_n_8\,
      Q => edge_val_1_i_reg_1318(3),
      S => sobel_filter_gmem1_m_axi_U_n_12
    );
\edge_val_1_i_reg_1318_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => \edge_val_1_i_reg_1318[4]_i_1_n_8\,
      Q => edge_val_1_i_reg_1318(4),
      S => sobel_filter_gmem1_m_axi_U_n_12
    );
\edge_val_1_i_reg_1318_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => \edge_val_1_i_reg_1318[5]_i_3_n_8\,
      Q => edge_val_1_i_reg_1318(5),
      S => sobel_filter_gmem1_m_axi_U_n_12
    );
\edge_val_1_i_reg_1318_reg[5]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_24_n_8\,
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_22_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_22_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_22_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_22_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_25_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_26_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_27_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_28_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_29_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_30_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_31_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_32_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_33_n_8\,
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_23_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_23_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_23_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_23_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_34_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_35_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_36_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_37_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_38_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_39_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_40_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_41_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_42_n_8\,
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_24_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_24_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_24_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_24_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_43_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_44_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_45_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_46_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_47_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_48_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_49_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_50_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_51_n_8\,
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_33_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_33_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_33_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_33_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_52_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_53_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_54_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_55_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_56_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_57_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_58_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_59_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_60_n_8\,
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_42_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_42_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_42_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_42_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_61_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_62_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_63_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_64_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_65_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_66_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_67_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_68_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_6_n_8\,
      CO(3) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_5_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_5_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_5_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \edge_val_1_i_reg_1318[5]_i_7_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_8_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_9_n_8\,
      O(3 downto 0) => tmp_16_fu_858_p2(7 downto 4),
      S(3) => \edge_val_1_i_reg_1318[5]_i_10_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_11_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_12_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_13_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1318_reg[5]_i_69_n_8\,
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_51_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_51_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_51_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_51_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_70_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_71_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_72_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_73_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_74_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_75_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_76_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_77_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_6_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_6_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_6_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_6_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_14_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_15_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_16_n_8\,
      DI(0) => p_3_in,
      O(3 downto 0) => tmp_16_fu_858_p2(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_18_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_19_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_20_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_21_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_60_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_60_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_60_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_60_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_78_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_79_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_80_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_81_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_82_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_83_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_84_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_85_n_8\
    );
\edge_val_1_i_reg_1318_reg[5]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i_reg_1318_reg[5]_i_69_n_8\,
      CO(2) => \edge_val_1_i_reg_1318_reg[5]_i_69_n_9\,
      CO(1) => \edge_val_1_i_reg_1318_reg[5]_i_69_n_10\,
      CO(0) => \edge_val_1_i_reg_1318_reg[5]_i_69_n_11\,
      CYINIT => '0',
      DI(3) => \edge_val_1_i_reg_1318[5]_i_86_n_8\,
      DI(2) => \edge_val_1_i_reg_1318[5]_i_87_n_8\,
      DI(1) => \edge_val_1_i_reg_1318[5]_i_88_n_8\,
      DI(0) => \edge_val_1_i_reg_1318[5]_i_89_n_8\,
      O(3 downto 0) => \NLW_edge_val_1_i_reg_1318_reg[5]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_1_i_reg_1318[5]_i_90_n_8\,
      S(2) => \edge_val_1_i_reg_1318[5]_i_91_n_8\,
      S(1) => \edge_val_1_i_reg_1318[5]_i_92_n_8\,
      S(0) => \edge_val_1_i_reg_1318[5]_i_93_n_8\
    );
\edge_val_1_i_reg_1318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_14,
      Q => edge_val_1_i_reg_1318(6),
      R => '0'
    );
\edge_val_1_i_reg_1318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_13,
      Q => edge_val_1_i_reg_1318(7),
      R => '0'
    );
\fourWide_fu_178[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(0),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(0),
      O => fourWide_1_fu_1079_p2(0)
    );
\fourWide_fu_178[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(2),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(10),
      O => fourWide_1_fu_1079_p2(10)
    );
\fourWide_fu_178[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(3),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(11),
      O => fourWide_1_fu_1079_p2(11)
    );
\fourWide_fu_178[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(4),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(12),
      O => fourWide_1_fu_1079_p2(12)
    );
\fourWide_fu_178[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(5),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(13),
      O => fourWide_1_fu_1079_p2(13)
    );
\fourWide_fu_178[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(6),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(14),
      O => fourWide_1_fu_1079_p2(14)
    );
\fourWide_fu_178[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(7),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(15),
      O => fourWide_1_fu_1079_p2(15)
    );
\fourWide_fu_178[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(0),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(16),
      O => fourWide_1_fu_1079_p2(16)
    );
\fourWide_fu_178[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(1),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(17),
      O => fourWide_1_fu_1079_p2(17)
    );
\fourWide_fu_178[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(2),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(18),
      O => fourWide_1_fu_1079_p2(18)
    );
\fourWide_fu_178[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(3),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(19),
      O => fourWide_1_fu_1079_p2(19)
    );
\fourWide_fu_178[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(1),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(1),
      O => fourWide_1_fu_1079_p2(1)
    );
\fourWide_fu_178[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(4),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(20),
      O => fourWide_1_fu_1079_p2(20)
    );
\fourWide_fu_178[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(5),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(21),
      O => fourWide_1_fu_1079_p2(21)
    );
\fourWide_fu_178[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(6),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(22),
      O => fourWide_1_fu_1079_p2(22)
    );
\fourWide_fu_178[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(7),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(23),
      O => fourWide_1_fu_1079_p2(23)
    );
\fourWide_fu_178[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(0),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(24),
      O => fourWide_1_fu_1079_p2(24)
    );
\fourWide_fu_178[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(1),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(25),
      O => fourWide_1_fu_1079_p2(25)
    );
\fourWide_fu_178[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(2),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(26),
      O => fourWide_1_fu_1079_p2(26)
    );
\fourWide_fu_178[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(3),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(27),
      O => fourWide_1_fu_1079_p2(27)
    );
\fourWide_fu_178[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(4),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(28),
      O => fourWide_1_fu_1079_p2(28)
    );
\fourWide_fu_178[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(5),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(29),
      O => fourWide_1_fu_1079_p2(29)
    );
\fourWide_fu_178[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(2),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(2),
      O => fourWide_1_fu_1079_p2(2)
    );
\fourWide_fu_178[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(6),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(30),
      O => fourWide_1_fu_1079_p2(30)
    );
\fourWide_fu_178[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_CS_fsm_state52,
      I1 => \j6_reg_473_reg_n_8_[2]\,
      I2 => tmp_11_fu_960_p1(4),
      I3 => tmp_11_fu_960_p1(3),
      O => j6_reg_4730
    );
\fourWide_fu_178[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => val_reg_1331(7),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => fourWide_fu_178(31),
      O => fourWide_1_fu_1079_p2(31)
    );
\fourWide_fu_178[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(3),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(3),
      O => fourWide_1_fu_1079_p2(3)
    );
\fourWide_fu_178[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(4),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(4),
      O => fourWide_1_fu_1079_p2(4)
    );
\fourWide_fu_178[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(5),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(5),
      O => fourWide_1_fu_1079_p2(5)
    );
\fourWide_fu_178[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(6),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(6),
      O => fourWide_1_fu_1079_p2(6)
    );
\fourWide_fu_178[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => fourWide_fu_178(7),
      I1 => tmp_11_fu_960_p1(4),
      I2 => tmp_11_fu_960_p1(3),
      I3 => val_reg_1331(7),
      O => fourWide_1_fu_1079_p2(7)
    );
\fourWide_fu_178[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(0),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(8),
      O => fourWide_1_fu_1079_p2(8)
    );
\fourWide_fu_178[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => val_reg_1331(1),
      I1 => tmp_11_fu_960_p1(3),
      I2 => tmp_11_fu_960_p1(4),
      I3 => fourWide_fu_178(9),
      O => fourWide_1_fu_1079_p2(9)
    );
\fourWide_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(0),
      Q => fourWide_fu_178(0),
      R => '0'
    );
\fourWide_fu_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(10),
      Q => fourWide_fu_178(10),
      R => '0'
    );
\fourWide_fu_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(11),
      Q => fourWide_fu_178(11),
      R => '0'
    );
\fourWide_fu_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(12),
      Q => fourWide_fu_178(12),
      R => '0'
    );
\fourWide_fu_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(13),
      Q => fourWide_fu_178(13),
      R => '0'
    );
\fourWide_fu_178_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(14),
      Q => fourWide_fu_178(14),
      R => '0'
    );
\fourWide_fu_178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(15),
      Q => fourWide_fu_178(15),
      R => '0'
    );
\fourWide_fu_178_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(16),
      Q => fourWide_fu_178(16),
      R => '0'
    );
\fourWide_fu_178_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(17),
      Q => fourWide_fu_178(17),
      R => '0'
    );
\fourWide_fu_178_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(18),
      Q => fourWide_fu_178(18),
      R => '0'
    );
\fourWide_fu_178_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(19),
      Q => fourWide_fu_178(19),
      R => '0'
    );
\fourWide_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(1),
      Q => fourWide_fu_178(1),
      R => '0'
    );
\fourWide_fu_178_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(20),
      Q => fourWide_fu_178(20),
      R => '0'
    );
\fourWide_fu_178_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(21),
      Q => fourWide_fu_178(21),
      R => '0'
    );
\fourWide_fu_178_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(22),
      Q => fourWide_fu_178(22),
      R => '0'
    );
\fourWide_fu_178_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(23),
      Q => fourWide_fu_178(23),
      R => '0'
    );
\fourWide_fu_178_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(24),
      Q => fourWide_fu_178(24),
      R => '0'
    );
\fourWide_fu_178_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(25),
      Q => fourWide_fu_178(25),
      R => '0'
    );
\fourWide_fu_178_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(26),
      Q => fourWide_fu_178(26),
      R => '0'
    );
\fourWide_fu_178_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(27),
      Q => fourWide_fu_178(27),
      R => '0'
    );
\fourWide_fu_178_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(28),
      Q => fourWide_fu_178(28),
      R => '0'
    );
\fourWide_fu_178_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(29),
      Q => fourWide_fu_178(29),
      R => '0'
    );
\fourWide_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(2),
      Q => fourWide_fu_178(2),
      R => '0'
    );
\fourWide_fu_178_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(30),
      Q => fourWide_fu_178(30),
      R => '0'
    );
\fourWide_fu_178_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(31),
      Q => fourWide_fu_178(31),
      R => '0'
    );
\fourWide_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(3),
      Q => fourWide_fu_178(3),
      R => '0'
    );
\fourWide_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(4),
      Q => fourWide_fu_178(4),
      R => '0'
    );
\fourWide_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(5),
      Q => fourWide_fu_178(5),
      R => '0'
    );
\fourWide_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(6),
      Q => fourWide_fu_178(6),
      R => '0'
    );
\fourWide_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(7),
      Q => fourWide_fu_178(7),
      R => '0'
    );
\fourWide_fu_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(8),
      Q => fourWide_fu_178(8),
      R => '0'
    );
\fourWide_fu_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j6_reg_4730,
      D => fourWide_1_fu_1079_p2(9),
      Q => fourWide_fu_178(9),
      R => '0'
    );
\fullIndex_reg_1226[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sobel_filter_mac_bkb_U7_n_9,
      I1 => ap_CS_fsm_state30,
      O => \fullIndex_reg_1226[0]_i_1_n_8\
    );
\fullIndex_reg_1226[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[7]\,
      I1 => tmp_2_reg_1205(7),
      O => fullIndex_cast_fu_690_p1(7)
    );
\fullIndex_reg_1226[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[10]\,
      I1 => tmp_2_reg_1205(10),
      O => \fullIndex_reg_1226[8]_i_2_n_8\
    );
\fullIndex_reg_1226[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[9]\,
      I1 => tmp_2_reg_1205(9),
      O => \fullIndex_reg_1226[8]_i_3_n_8\
    );
\fullIndex_reg_1226[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[8]\,
      I1 => tmp_2_reg_1205(8),
      O => \fullIndex_reg_1226[8]_i_4_n_8\
    );
\fullIndex_reg_1226[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[7]\,
      I1 => tmp_2_reg_1205(7),
      O => \fullIndex_reg_1226[8]_i_5_n_8\
    );
\fullIndex_reg_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[0]\,
      Q => fullIndex_reg_1226(0),
      R => '0'
    );
\fullIndex_reg_1226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(10),
      Q => fullIndex_reg_1226(10),
      R => '0'
    );
\fullIndex_reg_1226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(11),
      Q => fullIndex_reg_1226(11),
      R => '0'
    );
\fullIndex_reg_1226_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_reg_1226_reg[8]_i_1_n_8\,
      CO(3) => \fullIndex_reg_1226_reg[11]_i_1_n_8\,
      CO(2) => \fullIndex_reg_1226_reg[11]_i_1_n_9\,
      CO(1) => \fullIndex_reg_1226_reg[11]_i_1_n_10\,
      CO(0) => \fullIndex_reg_1226_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fullIndex_cast_fu_690_p1(14 downto 11),
      S(3 downto 0) => tmp_2_reg_1205(14 downto 11)
    );
\fullIndex_reg_1226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(12),
      Q => fullIndex_reg_1226(12),
      R => '0'
    );
\fullIndex_reg_1226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(13),
      Q => fullIndex_reg_1226(13),
      R => '0'
    );
\fullIndex_reg_1226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(14),
      Q => fullIndex_reg_1226(14),
      R => '0'
    );
\fullIndex_reg_1226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(15),
      Q => fullIndex_reg_1226(15),
      R => '0'
    );
\fullIndex_reg_1226_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_reg_1226_reg[11]_i_1_n_8\,
      CO(3) => \fullIndex_reg_1226_reg[15]_i_1_n_8\,
      CO(2) => \fullIndex_reg_1226_reg[15]_i_1_n_9\,
      CO(1) => \fullIndex_reg_1226_reg[15]_i_1_n_10\,
      CO(0) => \fullIndex_reg_1226_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fullIndex_cast_fu_690_p1(18 downto 15),
      S(3 downto 0) => tmp_2_reg_1205(18 downto 15)
    );
\fullIndex_reg_1226_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(16),
      Q => fullIndex_reg_1226(16),
      R => '0'
    );
\fullIndex_reg_1226_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(17),
      Q => fullIndex_reg_1226(17),
      R => '0'
    );
\fullIndex_reg_1226_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(18),
      Q => fullIndex_reg_1226(18),
      R => '0'
    );
\fullIndex_reg_1226_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(19),
      Q => fullIndex_reg_1226(19),
      R => '0'
    );
\fullIndex_reg_1226_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_reg_1226_reg[15]_i_1_n_8\,
      CO(3) => \NLW_fullIndex_reg_1226_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \fullIndex_reg_1226_reg[19]_i_1_n_9\,
      CO(1) => \fullIndex_reg_1226_reg[19]_i_1_n_10\,
      CO(0) => \fullIndex_reg_1226_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fullIndex_cast_fu_690_p1(22 downto 19),
      S(3 downto 0) => tmp_2_reg_1205(22 downto 19)
    );
\fullIndex_reg_1226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[1]\,
      Q => fullIndex_reg_1226(1),
      R => '0'
    );
\fullIndex_reg_1226_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(20),
      Q => fullIndex_reg_1226(20),
      R => '0'
    );
\fullIndex_reg_1226_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(21),
      Q => fullIndex_reg_1226(21),
      R => '0'
    );
\fullIndex_reg_1226_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(22),
      Q => fullIndex_reg_1226(22),
      R => '0'
    );
\fullIndex_reg_1226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[2]\,
      Q => fullIndex_reg_1226(2),
      R => '0'
    );
\fullIndex_reg_1226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[3]\,
      Q => fullIndex_reg_1226(3),
      R => '0'
    );
\fullIndex_reg_1226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[4]\,
      Q => fullIndex_reg_1226(4),
      R => '0'
    );
\fullIndex_reg_1226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[5]\,
      Q => fullIndex_reg_1226(5),
      R => '0'
    );
\fullIndex_reg_1226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => \j_reg_380_reg_n_8_[6]\,
      Q => fullIndex_reg_1226(6),
      R => '0'
    );
\fullIndex_reg_1226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(7),
      Q => fullIndex_reg_1226(7),
      R => '0'
    );
\fullIndex_reg_1226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(8),
      Q => fullIndex_reg_1226(8),
      R => '0'
    );
\fullIndex_reg_1226_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fullIndex_reg_1226_reg[8]_i_1_n_8\,
      CO(2) => \fullIndex_reg_1226_reg[8]_i_1_n_9\,
      CO(1) => \fullIndex_reg_1226_reg[8]_i_1_n_10\,
      CO(0) => \fullIndex_reg_1226_reg[8]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \j_reg_380_reg_n_8_[10]\,
      DI(2) => \j_reg_380_reg_n_8_[9]\,
      DI(1) => \j_reg_380_reg_n_8_[8]\,
      DI(0) => \j_reg_380_reg_n_8_[7]\,
      O(3 downto 1) => fullIndex_cast_fu_690_p1(10 downto 8),
      O(0) => \NLW_fullIndex_reg_1226_reg[8]_i_1_O_UNCONNECTED\(0),
      S(3) => \fullIndex_reg_1226[8]_i_2_n_8\,
      S(2) => \fullIndex_reg_1226[8]_i_3_n_8\,
      S(1) => \fullIndex_reg_1226[8]_i_4_n_8\,
      S(0) => \fullIndex_reg_1226[8]_i_5_n_8\
    );
\fullIndex_reg_1226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \fullIndex_reg_1226[0]_i_1_n_8\,
      D => fullIndex_cast_fu_690_p1(9),
      Q => fullIndex_reg_1226(9),
      R => '0'
    );
\g0_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => tmp_37_reg_1283(0),
      I1 => tmp_37_reg_1283(1),
      I2 => tmp_37_reg_1283(2),
      I3 => tmp_37_reg_1283(3),
      O => \g0_b1__0_n_8\
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0049"
    )
        port map (
      I0 => tmp_37_reg_1283(0),
      I1 => tmp_37_reg_1283(1),
      I2 => tmp_37_reg_1283(2),
      I3 => tmp_37_reg_1283(3),
      O => \g0_b2__0_n_8\
    );
\gmem1_addr_4_reg_1216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(0),
      Q => \gmem1_addr_4_reg_1216_reg__0\(0),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(10),
      Q => \gmem1_addr_4_reg_1216_reg__0\(10),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(11),
      Q => \gmem1_addr_4_reg_1216_reg__0\(11),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(12),
      Q => \gmem1_addr_4_reg_1216_reg__0\(12),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(13),
      Q => \gmem1_addr_4_reg_1216_reg__0\(13),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(14),
      Q => \gmem1_addr_4_reg_1216_reg__0\(14),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(15),
      Q => \gmem1_addr_4_reg_1216_reg__0\(15),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(16),
      Q => \gmem1_addr_4_reg_1216_reg__0\(16),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(17),
      Q => \gmem1_addr_4_reg_1216_reg__0\(17),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(18),
      Q => \gmem1_addr_4_reg_1216_reg__0\(18),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(19),
      Q => \gmem1_addr_4_reg_1216_reg__0\(19),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(1),
      Q => \gmem1_addr_4_reg_1216_reg__0\(1),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(20),
      Q => \gmem1_addr_4_reg_1216_reg__0\(20),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(21),
      Q => \gmem1_addr_4_reg_1216_reg__0\(21),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(22),
      Q => \gmem1_addr_4_reg_1216_reg__0\(22),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(23),
      Q => \gmem1_addr_4_reg_1216_reg__0\(23),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(24),
      Q => \gmem1_addr_4_reg_1216_reg__0\(24),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(25),
      Q => \gmem1_addr_4_reg_1216_reg__0\(25),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(26),
      Q => \gmem1_addr_4_reg_1216_reg__0\(26),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(27),
      Q => \gmem1_addr_4_reg_1216_reg__0\(27),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(28),
      Q => \gmem1_addr_4_reg_1216_reg__0\(28),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(29),
      Q => \gmem1_addr_4_reg_1216_reg__0\(29),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(2),
      Q => \gmem1_addr_4_reg_1216_reg__0\(2),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(3),
      Q => \gmem1_addr_4_reg_1216_reg__0\(3),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(4),
      Q => \gmem1_addr_4_reg_1216_reg__0\(4),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(5),
      Q => \gmem1_addr_4_reg_1216_reg__0\(5),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(6),
      Q => \gmem1_addr_4_reg_1216_reg__0\(6),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(7),
      Q => \gmem1_addr_4_reg_1216_reg__0\(7),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(8),
      Q => \gmem1_addr_4_reg_1216_reg__0\(8),
      R => '0'
    );
\gmem1_addr_4_reg_1216_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(44),
      D => out_pix3_reg_1111(9),
      Q => \gmem1_addr_4_reg_1216_reg__0\(9),
      R => '0'
    );
\gmem1_addr_5_reg_1259[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(11),
      I1 => tmp_25_cast1_reg_1124(11),
      O => \gmem1_addr_5_reg_1259[11]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(10),
      I1 => tmp_25_cast1_reg_1124(10),
      O => \gmem1_addr_5_reg_1259[11]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(9),
      I1 => tmp_25_cast1_reg_1124(9),
      O => \gmem1_addr_5_reg_1259[11]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(8),
      I1 => tmp_25_cast1_reg_1124(8),
      O => \gmem1_addr_5_reg_1259[11]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(15),
      I1 => tmp_25_cast1_reg_1124(15),
      O => \gmem1_addr_5_reg_1259[15]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(14),
      I1 => tmp_25_cast1_reg_1124(14),
      O => \gmem1_addr_5_reg_1259[15]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(13),
      I1 => tmp_25_cast1_reg_1124(13),
      O => \gmem1_addr_5_reg_1259[15]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(12),
      I1 => tmp_25_cast1_reg_1124(12),
      O => \gmem1_addr_5_reg_1259[15]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(19),
      I1 => tmp_25_cast1_reg_1124(19),
      O => \gmem1_addr_5_reg_1259[19]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(18),
      I1 => tmp_25_cast1_reg_1124(18),
      O => \gmem1_addr_5_reg_1259[19]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(17),
      I1 => tmp_25_cast1_reg_1124(17),
      O => \gmem1_addr_5_reg_1259[19]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(16),
      I1 => tmp_25_cast1_reg_1124(16),
      O => \gmem1_addr_5_reg_1259[19]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(22),
      O => \gmem1_addr_5_reg_1259[23]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(22),
      I1 => tmp_25_cast1_reg_1124(23),
      O => \gmem1_addr_5_reg_1259[23]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(22),
      I1 => fullIndex_reg_1226(22),
      O => \gmem1_addr_5_reg_1259[23]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(21),
      I1 => tmp_25_cast1_reg_1124(21),
      O => \gmem1_addr_5_reg_1259[23]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(20),
      I1 => tmp_25_cast1_reg_1124(20),
      O => \gmem1_addr_5_reg_1259[23]_i_6_n_8\
    );
\gmem1_addr_5_reg_1259[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(26),
      I1 => tmp_25_cast1_reg_1124(27),
      O => \gmem1_addr_5_reg_1259[27]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(25),
      I1 => tmp_25_cast1_reg_1124(26),
      O => \gmem1_addr_5_reg_1259[27]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(24),
      I1 => tmp_25_cast1_reg_1124(25),
      O => \gmem1_addr_5_reg_1259[27]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(23),
      I1 => tmp_25_cast1_reg_1124(24),
      O => \gmem1_addr_5_reg_1259[27]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(28),
      I1 => tmp_25_cast1_reg_1124(29),
      O => \gmem1_addr_5_reg_1259[29]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(27),
      I1 => tmp_25_cast1_reg_1124(28),
      O => \gmem1_addr_5_reg_1259[29]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(3),
      I1 => tmp_25_cast1_reg_1124(3),
      O => \gmem1_addr_5_reg_1259[3]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(2),
      I1 => tmp_25_cast1_reg_1124(2),
      O => \gmem1_addr_5_reg_1259[3]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(1),
      I1 => tmp_25_cast1_reg_1124(1),
      O => \gmem1_addr_5_reg_1259[3]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(0),
      I1 => tmp_25_cast1_reg_1124(0),
      O => \gmem1_addr_5_reg_1259[3]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(7),
      I1 => tmp_25_cast1_reg_1124(7),
      O => \gmem1_addr_5_reg_1259[7]_i_2_n_8\
    );
\gmem1_addr_5_reg_1259[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(6),
      I1 => tmp_25_cast1_reg_1124(6),
      O => \gmem1_addr_5_reg_1259[7]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(5),
      I1 => tmp_25_cast1_reg_1124(5),
      O => \gmem1_addr_5_reg_1259[7]_i_4_n_8\
    );
\gmem1_addr_5_reg_1259[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fullIndex_reg_1226(4),
      I1 => tmp_25_cast1_reg_1124(4),
      O => \gmem1_addr_5_reg_1259[7]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(0),
      Q => gmem1_addr_5_reg_1259(0),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(10),
      Q => gmem1_addr_5_reg_1259(10),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(11),
      Q => gmem1_addr_5_reg_1259(11),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[7]_i_1_n_8\,
      CO(3) => \gmem1_addr_5_reg_1259_reg[11]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[11]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[11]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fullIndex_reg_1226(11 downto 8),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(11 downto 8),
      S(3) => \gmem1_addr_5_reg_1259[11]_i_2_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[11]_i_3_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[11]_i_4_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[11]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(12),
      Q => gmem1_addr_5_reg_1259(12),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(13),
      Q => gmem1_addr_5_reg_1259(13),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(14),
      Q => gmem1_addr_5_reg_1259(14),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(15),
      Q => gmem1_addr_5_reg_1259(15),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[11]_i_1_n_8\,
      CO(3) => \gmem1_addr_5_reg_1259_reg[15]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[15]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[15]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fullIndex_reg_1226(15 downto 12),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(15 downto 12),
      S(3) => \gmem1_addr_5_reg_1259[15]_i_2_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[15]_i_3_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[15]_i_4_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[15]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(16),
      Q => gmem1_addr_5_reg_1259(16),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(17),
      Q => gmem1_addr_5_reg_1259(17),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(18),
      Q => gmem1_addr_5_reg_1259(18),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(19),
      Q => gmem1_addr_5_reg_1259(19),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[15]_i_1_n_8\,
      CO(3) => \gmem1_addr_5_reg_1259_reg[19]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[19]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[19]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fullIndex_reg_1226(19 downto 16),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(19 downto 16),
      S(3) => \gmem1_addr_5_reg_1259[19]_i_2_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[19]_i_3_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[19]_i_4_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[19]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(1),
      Q => gmem1_addr_5_reg_1259(1),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(20),
      Q => gmem1_addr_5_reg_1259(20),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(21),
      Q => gmem1_addr_5_reg_1259(21),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(22),
      Q => gmem1_addr_5_reg_1259(22),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(23),
      Q => gmem1_addr_5_reg_1259(23),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[19]_i_1_n_8\,
      CO(3) => \gmem1_addr_5_reg_1259_reg[23]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[23]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[23]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => tmp_25_cast1_reg_1124(22),
      DI(2) => \gmem1_addr_5_reg_1259[23]_i_2_n_8\,
      DI(1 downto 0) => fullIndex_reg_1226(21 downto 20),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(23 downto 20),
      S(3) => \gmem1_addr_5_reg_1259[23]_i_3_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[23]_i_4_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[23]_i_5_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[23]_i_6_n_8\
    );
\gmem1_addr_5_reg_1259_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(24),
      Q => gmem1_addr_5_reg_1259(24),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(25),
      Q => gmem1_addr_5_reg_1259(25),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(26),
      Q => gmem1_addr_5_reg_1259(26),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(27),
      Q => gmem1_addr_5_reg_1259(27),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[23]_i_1_n_8\,
      CO(3) => \gmem1_addr_5_reg_1259_reg[27]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[27]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[27]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_25_cast1_reg_1124(26 downto 23),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(27 downto 24),
      S(3) => \gmem1_addr_5_reg_1259[27]_i_2_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[27]_i_3_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[27]_i_4_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[27]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(28),
      Q => gmem1_addr_5_reg_1259(28),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(29),
      Q => gmem1_addr_5_reg_1259(29),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[27]_i_1_n_8\,
      CO(3 downto 1) => \NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem1_addr_5_reg_1259_reg[29]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_25_cast1_reg_1124(27),
      O(3 downto 2) => \NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_pix4_sum8_fu_743_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \gmem1_addr_5_reg_1259[29]_i_2_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[29]_i_3_n_8\
    );
\gmem1_addr_5_reg_1259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(2),
      Q => gmem1_addr_5_reg_1259(2),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(3),
      Q => gmem1_addr_5_reg_1259(3),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_5_reg_1259_reg[3]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[3]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[3]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fullIndex_reg_1226(3 downto 0),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(3 downto 0),
      S(3) => \gmem1_addr_5_reg_1259[3]_i_2_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[3]_i_3_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[3]_i_4_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[3]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(4),
      Q => gmem1_addr_5_reg_1259(4),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(5),
      Q => gmem1_addr_5_reg_1259(5),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(6),
      Q => gmem1_addr_5_reg_1259(6),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(7),
      Q => gmem1_addr_5_reg_1259(7),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_5_reg_1259_reg[3]_i_1_n_8\,
      CO(3) => \gmem1_addr_5_reg_1259_reg[7]_i_1_n_8\,
      CO(2) => \gmem1_addr_5_reg_1259_reg[7]_i_1_n_9\,
      CO(1) => \gmem1_addr_5_reg_1259_reg[7]_i_1_n_10\,
      CO(0) => \gmem1_addr_5_reg_1259_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => fullIndex_reg_1226(7 downto 4),
      O(3 downto 0) => out_pix4_sum8_fu_743_p2(7 downto 4),
      S(3) => \gmem1_addr_5_reg_1259[7]_i_2_n_8\,
      S(2) => \gmem1_addr_5_reg_1259[7]_i_3_n_8\,
      S(1) => \gmem1_addr_5_reg_1259[7]_i_4_n_8\,
      S(0) => \gmem1_addr_5_reg_1259[7]_i_5_n_8\
    );
\gmem1_addr_5_reg_1259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(8),
      Q => gmem1_addr_5_reg_1259(8),
      R => '0'
    );
\gmem1_addr_5_reg_1259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => out_pix4_sum8_fu_743_p2(9),
      Q => gmem1_addr_5_reg_1259(9),
      R => '0'
    );
grp_getVal_fu_484: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal
     port map (
      CEA2 => reg_4980,
      D(3 downto 0) => ap_NS_fsm(36 downto 33),
      E(0) => \bus_read/rs_rreq/load_p2\,
      Q(3) => ap_CS_fsm_state36,
      Q(2) => ap_CS_fsm_state35,
      Q(1) => ap_CS_fsm_state34,
      Q(0) => ap_CS_fsm_state33,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      \data_p2_reg[31]\(31 downto 0) => grp_getVal_fu_484_m_axi_Y_ARADDR(31 downto 0),
      gmem0_ARREADY => gmem0_ARREADY,
      gmem0_ARVALID => gmem0_ARVALID,
      gmem0_RREADY => gmem0_RREADY,
      grp_getVal_fu_484_ap_start_reg => grp_getVal_fu_484_ap_start_reg,
      grp_getVal_fu_484_ap_start_reg_reg => grp_getVal_fu_484_n_16,
      \inter_pix_read_reg_1106_reg[31]\(31 downto 0) => inter_pix_read_reg_1106(31 downto 0),
      \state_reg[0]\(0) => gmem0_RVALID,
      tmp_cast_fu_126_p1(22 downto 0) => tmp_cast_fu_126_p1(22 downto 0)
    );
grp_getVal_fu_484_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_getVal_fu_484_n_16,
      Q => grp_getVal_fu_484_ap_start_reg,
      R => ap_rst_n_inv
    );
\i1_reg_335[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i1_reg_335_reg(0),
      O => \i1_reg_335[0]_i_4_n_8\
    );
\i1_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[0]_i_3_n_15\,
      Q => i1_reg_335_reg(0),
      R => I_BREADY1
    );
\i1_reg_335_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i1_reg_335_reg[0]_i_3_n_8\,
      CO(2) => \i1_reg_335_reg[0]_i_3_n_9\,
      CO(1) => \i1_reg_335_reg[0]_i_3_n_10\,
      CO(0) => \i1_reg_335_reg[0]_i_3_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i1_reg_335_reg[0]_i_3_n_12\,
      O(2) => \i1_reg_335_reg[0]_i_3_n_13\,
      O(1) => \i1_reg_335_reg[0]_i_3_n_14\,
      O(0) => \i1_reg_335_reg[0]_i_3_n_15\,
      S(3 downto 1) => i1_reg_335_reg(3 downto 1),
      S(0) => \i1_reg_335[0]_i_4_n_8\
    );
\i1_reg_335_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[8]_i_1_n_13\,
      Q => i1_reg_335_reg(10),
      S => I_BREADY1
    );
\i1_reg_335_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[8]_i_1_n_12\,
      Q => i1_reg_335_reg(11),
      S => I_BREADY1
    );
\i1_reg_335_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[12]_i_1_n_15\,
      Q => i1_reg_335_reg(12),
      S => I_BREADY1
    );
\i1_reg_335_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i1_reg_335_reg[8]_i_1_n_8\,
      CO(3) => \NLW_i1_reg_335_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i1_reg_335_reg[12]_i_1_n_9\,
      CO(1) => \i1_reg_335_reg[12]_i_1_n_10\,
      CO(0) => \i1_reg_335_reg[12]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i1_reg_335_reg[12]_i_1_n_12\,
      O(2) => \i1_reg_335_reg[12]_i_1_n_13\,
      O(1) => \i1_reg_335_reg[12]_i_1_n_14\,
      O(0) => \i1_reg_335_reg[12]_i_1_n_15\,
      S(3 downto 0) => i1_reg_335_reg(15 downto 12)
    );
\i1_reg_335_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[12]_i_1_n_14\,
      Q => i1_reg_335_reg(13),
      R => I_BREADY1
    );
\i1_reg_335_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[12]_i_1_n_13\,
      Q => i1_reg_335_reg(14),
      R => I_BREADY1
    );
\i1_reg_335_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[12]_i_1_n_12\,
      Q => i1_reg_335_reg(15),
      S => I_BREADY1
    );
\i1_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[0]_i_3_n_14\,
      Q => i1_reg_335_reg(1),
      R => I_BREADY1
    );
\i1_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[0]_i_3_n_13\,
      Q => i1_reg_335_reg(2),
      R => I_BREADY1
    );
\i1_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[0]_i_3_n_12\,
      Q => i1_reg_335_reg(3),
      R => I_BREADY1
    );
\i1_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[4]_i_1_n_15\,
      Q => i1_reg_335_reg(4),
      R => I_BREADY1
    );
\i1_reg_335_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i1_reg_335_reg[0]_i_3_n_8\,
      CO(3) => \i1_reg_335_reg[4]_i_1_n_8\,
      CO(2) => \i1_reg_335_reg[4]_i_1_n_9\,
      CO(1) => \i1_reg_335_reg[4]_i_1_n_10\,
      CO(0) => \i1_reg_335_reg[4]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i1_reg_335_reg[4]_i_1_n_12\,
      O(2) => \i1_reg_335_reg[4]_i_1_n_13\,
      O(1) => \i1_reg_335_reg[4]_i_1_n_14\,
      O(0) => \i1_reg_335_reg[4]_i_1_n_15\,
      S(3 downto 0) => i1_reg_335_reg(7 downto 4)
    );
\i1_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[4]_i_1_n_14\,
      Q => i1_reg_335_reg(5),
      R => I_BREADY1
    );
\i1_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[4]_i_1_n_13\,
      Q => i1_reg_335_reg(6),
      R => I_BREADY1
    );
\i1_reg_335_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[4]_i_1_n_12\,
      Q => i1_reg_335_reg(7),
      S => I_BREADY1
    );
\i1_reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[8]_i_1_n_15\,
      Q => i1_reg_335_reg(8),
      R => I_BREADY1
    );
\i1_reg_335_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i1_reg_335_reg[4]_i_1_n_8\,
      CO(3) => \i1_reg_335_reg[8]_i_1_n_8\,
      CO(2) => \i1_reg_335_reg[8]_i_1_n_9\,
      CO(1) => \i1_reg_335_reg[8]_i_1_n_10\,
      CO(0) => \i1_reg_335_reg[8]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i1_reg_335_reg[8]_i_1_n_12\,
      O(2) => \i1_reg_335_reg[8]_i_1_n_13\,
      O(1) => \i1_reg_335_reg[8]_i_1_n_14\,
      O(0) => \i1_reg_335_reg[8]_i_1_n_15\,
      S(3 downto 0) => i1_reg_335_reg(11 downto 8)
    );
\i1_reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm128_out,
      D => \i1_reg_335_reg[8]_i_1_n_14\,
      Q => i1_reg_335_reg(9),
      R => I_BREADY1
    );
\i2_reg_346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(10),
      Q => \i2_reg_346_reg_n_8_[10]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(11),
      Q => \i2_reg_346_reg_n_8_[11]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(12),
      Q => \i2_reg_346_reg_n_8_[12]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(13),
      Q => \i2_reg_346_reg_n_8_[13]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(14),
      Q => \i2_reg_346_reg_n_8_[14]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(15),
      Q => \i2_reg_346_reg_n_8_[15]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(16),
      Q => \i2_reg_346_reg_n_8_[16]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(17),
      Q => \i2_reg_346_reg_n_8_[17]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(18),
      Q => \i2_reg_346_reg_n_8_[18]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(19),
      Q => \i2_reg_346_reg_n_8_[19]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(20),
      Q => \i2_reg_346_reg_n_8_[20]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(6),
      Q => \i2_reg_346_reg_n_8_[6]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(7),
      Q => \i2_reg_346_reg_n_8_[7]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(8),
      Q => \i2_reg_346_reg_n_8_[8]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i2_reg_346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_346,
      D => i_3_reg_1172(9),
      Q => \i2_reg_346_reg_n_8_[9]\,
      R => sobel_filter_gmem1_m_axi_U_n_57
    );
\i3_reg_357[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_3_reg_1172[20]_i_3_n_8\,
      O => ap_NS_fsm124_out
    );
\i3_reg_357_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(0),
      Q => i3_reg_357(0),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(10),
      Q => i3_reg_357(10),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(11),
      Q => i3_reg_357(11),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(12),
      Q => i3_reg_357(12),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(13),
      Q => i3_reg_357(13),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(14),
      Q => i3_reg_357(14),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(15),
      Q => i3_reg_357(15),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(16),
      Q => i3_reg_357(16),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(17),
      Q => i3_reg_357(17),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(18),
      Q => i3_reg_357(18),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(19),
      Q => i3_reg_357(19),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(1),
      Q => i3_reg_357(1),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(20),
      Q => i3_reg_357(20),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(2),
      Q => i3_reg_357(2),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(3),
      Q => i3_reg_357(3),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(4),
      Q => i3_reg_357(4),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(5),
      Q => i3_reg_357(5),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(6),
      Q => i3_reg_357(6),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(7),
      Q => i3_reg_357(7),
      R => ap_NS_fsm124_out
    );
\i3_reg_357_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(8),
      Q => i3_reg_357(8),
      S => ap_NS_fsm124_out
    );
\i3_reg_357_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY4,
      D => i_4_reg_1191(9),
      Q => i3_reg_357(9),
      S => ap_NS_fsm124_out
    );
\i4_reg_368[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(0),
      O => i_5_fu_694_p2(0)
    );
\i4_reg_368[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_4_reg_1191[20]_i_3_n_8\,
      I1 => ap_CS_fsm_state21,
      O => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_CS_fsm_state30,
      I1 => \j_reg_380_reg_n_8_[8]\,
      I2 => \j_reg_380_reg_n_8_[9]\,
      I3 => \j_reg_380_reg_n_8_[10]\,
      I4 => \j_reg_380_reg_n_8_[7]\,
      I5 => \i4_reg_368[10]_i_4_n_8\,
      O => ap_NS_fsm114_out
    );
\i4_reg_368[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(10),
      I1 => \i4_reg_368_reg__0\(9),
      I2 => \i4_reg_368_reg__0\(8),
      I3 => \i4_reg_368_reg__0\(7),
      I4 => \i4_reg_368[10]_i_5_n_8\,
      I5 => \i4_reg_368_reg__0\(6),
      O => i_5_fu_694_p2(10)
    );
\i4_reg_368[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[6]\,
      I1 => sobel_filter_mac_bkb_U7_n_10,
      I2 => \j_reg_380_reg_n_8_[4]\,
      I3 => \j_reg_380_reg_n_8_[5]\,
      O => \i4_reg_368[10]_i_4_n_8\
    );
\i4_reg_368[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(4),
      I1 => \i4_reg_368_reg__0\(2),
      I2 => \i4_reg_368_reg__0\(0),
      I3 => \i4_reg_368_reg__0\(1),
      I4 => \i4_reg_368_reg__0\(3),
      I5 => \i4_reg_368_reg__0\(5),
      O => \i4_reg_368[10]_i_5_n_8\
    );
\i4_reg_368[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(0),
      I1 => \i4_reg_368_reg__0\(1),
      O => i_5_fu_694_p2(1)
    );
\i4_reg_368[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(2),
      I1 => \i4_reg_368_reg__0\(1),
      I2 => \i4_reg_368_reg__0\(0),
      O => \i4_reg_368[2]_i_1_n_8\
    );
\i4_reg_368[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(3),
      I1 => \i4_reg_368_reg__0\(2),
      I2 => \i4_reg_368_reg__0\(0),
      I3 => \i4_reg_368_reg__0\(1),
      O => \i4_reg_368[3]_i_1_n_8\
    );
\i4_reg_368[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(4),
      I1 => \i4_reg_368_reg__0\(3),
      I2 => \i4_reg_368_reg__0\(1),
      I3 => \i4_reg_368_reg__0\(0),
      I4 => \i4_reg_368_reg__0\(2),
      O => \i4_reg_368[4]_i_1_n_8\
    );
\i4_reg_368[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(5),
      I1 => \i4_reg_368_reg__0\(4),
      I2 => \i4_reg_368_reg__0\(2),
      I3 => \i4_reg_368_reg__0\(0),
      I4 => \i4_reg_368_reg__0\(1),
      I5 => \i4_reg_368_reg__0\(3),
      O => \i4_reg_368[5]_i_1_n_8\
    );
\i4_reg_368[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(6),
      I1 => \i4_reg_368_reg__0\(5),
      I2 => \i4_reg_368_reg__0\(3),
      I3 => sobel_filter_gmem1_m_axi_U_n_63,
      I4 => \i4_reg_368_reg__0\(4),
      O => \i4_reg_368[6]_i_1_n_8\
    );
\i4_reg_368[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(7),
      I1 => \i4_reg_368_reg__0\(6),
      I2 => \i4_reg_368_reg__0\(4),
      I3 => sobel_filter_gmem1_m_axi_U_n_63,
      I4 => \i4_reg_368_reg__0\(3),
      I5 => \i4_reg_368_reg__0\(5),
      O => \i4_reg_368[7]_i_1_n_8\
    );
\i4_reg_368[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(8),
      I1 => \i4_reg_368_reg__0\(7),
      I2 => \i4_reg_368[10]_i_5_n_8\,
      I3 => \i4_reg_368_reg__0\(6),
      O => \i4_reg_368[8]_i_1_n_8\
    );
\i4_reg_368[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(9),
      I1 => \i4_reg_368_reg__0\(6),
      I2 => \i4_reg_368[10]_i_5_n_8\,
      I3 => \i4_reg_368_reg__0\(7),
      I4 => \i4_reg_368_reg__0\(8),
      O => i_5_fu_694_p2(9)
    );
\i4_reg_368_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => i_5_fu_694_p2(0),
      Q => \i4_reg_368_reg__0\(0),
      S => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => i_5_fu_694_p2(10),
      Q => \i4_reg_368_reg__0\(10),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => i_5_fu_694_p2(1),
      Q => \i4_reg_368_reg__0\(1),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[2]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(2),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[3]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(3),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[4]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(4),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[5]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(5),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[6]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(6),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[7]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(7),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => \i4_reg_368[8]_i_1_n_8\,
      Q => \i4_reg_368_reg__0\(8),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i4_reg_368_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm114_out,
      D => i_5_fu_694_p2(9),
      Q => \i4_reg_368_reg__0\(9),
      R => \i4_reg_368[10]_i_1_n_8\
    );
\i5_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(0),
      Q => \i5_reg_462_reg_n_8_[0]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(10),
      Q => \i5_reg_462_reg_n_8_[10]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(11),
      Q => \i5_reg_462_reg_n_8_[11]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(12),
      Q => \i5_reg_462_reg_n_8_[12]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(13),
      Q => \i5_reg_462_reg_n_8_[13]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(14),
      Q => \i5_reg_462_reg_n_8_[14]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(15),
      Q => \i5_reg_462_reg_n_8_[15]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(16),
      Q => \i5_reg_462_reg_n_8_[16]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(17),
      Q => \i5_reg_462_reg_n_8_[17]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(18),
      Q => \i5_reg_462_reg_n_8_[18]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(19),
      Q => \i5_reg_462_reg_n_8_[19]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(1),
      Q => \i5_reg_462_reg_n_8_[1]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(20),
      Q => \i5_reg_462_reg_n_8_[20]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(2),
      Q => \i5_reg_462_reg_n_8_[2]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(3),
      Q => \i5_reg_462_reg_n_8_[3]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(4),
      Q => \i5_reg_462_reg_n_8_[4]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(5),
      Q => \i5_reg_462_reg_n_8_[5]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(6),
      Q => \i5_reg_462_reg_n_8_[6]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(7),
      Q => \i5_reg_462_reg_n_8_[7]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(8),
      Q => \i5_reg_462_reg_n_8_[8]\,
      R => i5_reg_462
    );
\i5_reg_462_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_6_reg_1326(9),
      Q => \i5_reg_462_reg_n_8_[9]\,
      R => i5_reg_462
    );
\i_0_i_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => i_7_reg_1244(0),
      Q => p_shl5_cast_fu_730_p1(2),
      R => i_0_i_reg_416
    );
\i_0_i_reg_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => i_7_reg_1244(1),
      Q => p_shl5_cast_fu_730_p1(3),
      R => i_0_i_reg_416
    );
\i_3_reg_1172[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[10]\,
      O => \i_3_reg_1172[13]_i_2_n_8\
    );
\i_3_reg_1172[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_3_reg_1172[20]_i_3_n_8\,
      O => i_3_reg_11720
    );
\i_3_reg_1172[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBBBBF"
    )
        port map (
      I0 => \i_3_reg_1172[20]_i_4_n_8\,
      I1 => \i2_reg_346_reg_n_8_[13]\,
      I2 => \i2_reg_346_reg_n_8_[11]\,
      I3 => \i2_reg_346_reg_n_8_[12]\,
      I4 => \i2_reg_346_reg_n_8_[10]\,
      I5 => \i2_reg_346_reg_n_8_[14]\,
      O => \i_3_reg_1172[20]_i_3_n_8\
    );
\i_3_reg_1172[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[20]\,
      I1 => \i2_reg_346_reg_n_8_[15]\,
      I2 => \i2_reg_346_reg_n_8_[19]\,
      I3 => \i2_reg_346_reg_n_8_[18]\,
      I4 => \i2_reg_346_reg_n_8_[16]\,
      I5 => \i2_reg_346_reg_n_8_[17]\,
      O => \i_3_reg_1172[20]_i_4_n_8\
    );
\i_3_reg_1172[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[9]\,
      O => \i_3_reg_1172[9]_i_2_n_8\
    );
\i_3_reg_1172[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[8]\,
      O => \i_3_reg_1172[9]_i_3_n_8\
    );
\i_3_reg_1172[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[7]\,
      O => \i_3_reg_1172[9]_i_4_n_8\
    );
\i_3_reg_1172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(10),
      Q => i_3_reg_1172(10),
      R => '0'
    );
\i_3_reg_1172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(11),
      Q => i_3_reg_1172(11),
      R => '0'
    );
\i_3_reg_1172_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(12),
      Q => i_3_reg_1172(12),
      R => '0'
    );
\i_3_reg_1172_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(13),
      Q => i_3_reg_1172(13),
      R => '0'
    );
\i_3_reg_1172_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_reg_1172_reg[9]_i_1_n_8\,
      CO(3) => \i_3_reg_1172_reg[13]_i_1_n_8\,
      CO(2) => \i_3_reg_1172_reg[13]_i_1_n_9\,
      CO(1) => \i_3_reg_1172_reg[13]_i_1_n_10\,
      CO(0) => \i_3_reg_1172_reg[13]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i2_reg_346_reg_n_8_[10]\,
      O(3 downto 0) => i_3_fu_582_p2(13 downto 10),
      S(3) => \i2_reg_346_reg_n_8_[13]\,
      S(2) => \i2_reg_346_reg_n_8_[12]\,
      S(1) => \i2_reg_346_reg_n_8_[11]\,
      S(0) => \i_3_reg_1172[13]_i_2_n_8\
    );
\i_3_reg_1172_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(14),
      Q => i_3_reg_1172(14),
      R => '0'
    );
\i_3_reg_1172_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(15),
      Q => i_3_reg_1172(15),
      R => '0'
    );
\i_3_reg_1172_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(16),
      Q => i_3_reg_1172(16),
      R => '0'
    );
\i_3_reg_1172_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(17),
      Q => i_3_reg_1172(17),
      R => '0'
    );
\i_3_reg_1172_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_reg_1172_reg[13]_i_1_n_8\,
      CO(3) => \i_3_reg_1172_reg[17]_i_1_n_8\,
      CO(2) => \i_3_reg_1172_reg[17]_i_1_n_9\,
      CO(1) => \i_3_reg_1172_reg[17]_i_1_n_10\,
      CO(0) => \i_3_reg_1172_reg[17]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_3_fu_582_p2(17 downto 14),
      S(3) => \i2_reg_346_reg_n_8_[17]\,
      S(2) => \i2_reg_346_reg_n_8_[16]\,
      S(1) => \i2_reg_346_reg_n_8_[15]\,
      S(0) => \i2_reg_346_reg_n_8_[14]\
    );
\i_3_reg_1172_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(18),
      Q => i_3_reg_1172(18),
      R => '0'
    );
\i_3_reg_1172_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(19),
      Q => i_3_reg_1172(19),
      R => '0'
    );
\i_3_reg_1172_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(20),
      Q => i_3_reg_1172(20),
      R => '0'
    );
\i_3_reg_1172_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_reg_1172_reg[17]_i_1_n_8\,
      CO(3 downto 2) => \NLW_i_3_reg_1172_reg[20]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_3_reg_1172_reg[20]_i_2_n_10\,
      CO(0) => \i_3_reg_1172_reg[20]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_3_reg_1172_reg[20]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => i_3_fu_582_p2(20 downto 18),
      S(3) => '0',
      S(2) => \i2_reg_346_reg_n_8_[20]\,
      S(1) => \i2_reg_346_reg_n_8_[19]\,
      S(0) => \i2_reg_346_reg_n_8_[18]\
    );
\i_3_reg_1172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(6),
      Q => i_3_reg_1172(6),
      R => '0'
    );
\i_3_reg_1172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(7),
      Q => i_3_reg_1172(7),
      R => '0'
    );
\i_3_reg_1172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(8),
      Q => i_3_reg_1172(8),
      R => '0'
    );
\i_3_reg_1172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => i_3_fu_582_p2(9),
      Q => i_3_reg_1172(9),
      R => '0'
    );
\i_3_reg_1172_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_3_reg_1172_reg[9]_i_1_n_8\,
      CO(2) => \i_3_reg_1172_reg[9]_i_1_n_9\,
      CO(1) => \i_3_reg_1172_reg[9]_i_1_n_10\,
      CO(0) => \i_3_reg_1172_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \i2_reg_346_reg_n_8_[9]\,
      DI(2) => \i2_reg_346_reg_n_8_[8]\,
      DI(1) => \i2_reg_346_reg_n_8_[7]\,
      DI(0) => '0',
      O(3 downto 0) => i_3_fu_582_p2(9 downto 6),
      S(3) => \i_3_reg_1172[9]_i_2_n_8\,
      S(2) => \i_3_reg_1172[9]_i_3_n_8\,
      S(1) => \i_3_reg_1172[9]_i_4_n_8\,
      S(0) => \i2_reg_346_reg_n_8_[6]\
    );
\i_4_reg_1191[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_357(10),
      O => \i_4_reg_1191[13]_i_2_n_8\
    );
\i_4_reg_1191[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state21,
      I1 => \i_4_reg_1191[20]_i_3_n_8\,
      O => i_4_reg_11910
    );
\i_4_reg_1191[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAAA8"
    )
        port map (
      I0 => i3_reg_357(13),
      I1 => i3_reg_357(11),
      I2 => i3_reg_357(12),
      I3 => i3_reg_357(10),
      I4 => i3_reg_357(14),
      I5 => \i_4_reg_1191[20]_i_4_n_8\,
      O => \i_4_reg_1191[20]_i_3_n_8\
    );
\i_4_reg_1191[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i3_reg_357(20),
      I1 => i3_reg_357(15),
      I2 => i3_reg_357(17),
      I3 => i3_reg_357(19),
      I4 => i3_reg_357(16),
      I5 => i3_reg_357(18),
      O => \i_4_reg_1191[20]_i_4_n_8\
    );
\i_4_reg_1191[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_357(9),
      O => \i_4_reg_1191[9]_i_2_n_8\
    );
\i_4_reg_1191[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_357(8),
      O => \i_4_reg_1191[9]_i_3_n_8\
    );
\i_4_reg_1191[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_357(7),
      O => \i_4_reg_1191[9]_i_4_n_8\
    );
\i_4_reg_1191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i3_reg_357(0),
      Q => i_4_reg_1191(0),
      R => '0'
    );
\i_4_reg_1191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(10),
      Q => i_4_reg_1191(10),
      R => '0'
    );
\i_4_reg_1191_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(11),
      Q => i_4_reg_1191(11),
      R => '0'
    );
\i_4_reg_1191_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(12),
      Q => i_4_reg_1191(12),
      R => '0'
    );
\i_4_reg_1191_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(13),
      Q => i_4_reg_1191(13),
      R => '0'
    );
\i_4_reg_1191_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_4_reg_1191_reg[9]_i_1_n_8\,
      CO(3) => \i_4_reg_1191_reg[13]_i_1_n_8\,
      CO(2) => \i_4_reg_1191_reg[13]_i_1_n_9\,
      CO(1) => \i_4_reg_1191_reg[13]_i_1_n_10\,
      CO(0) => \i_4_reg_1191_reg[13]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => i3_reg_357(10),
      O(3 downto 0) => i_4_fu_613_p2(13 downto 10),
      S(3 downto 1) => i3_reg_357(13 downto 11),
      S(0) => \i_4_reg_1191[13]_i_2_n_8\
    );
\i_4_reg_1191_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(14),
      Q => i_4_reg_1191(14),
      R => '0'
    );
\i_4_reg_1191_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(15),
      Q => i_4_reg_1191(15),
      R => '0'
    );
\i_4_reg_1191_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(16),
      Q => i_4_reg_1191(16),
      R => '0'
    );
\i_4_reg_1191_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(17),
      Q => i_4_reg_1191(17),
      R => '0'
    );
\i_4_reg_1191_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_4_reg_1191_reg[13]_i_1_n_8\,
      CO(3) => \i_4_reg_1191_reg[17]_i_1_n_8\,
      CO(2) => \i_4_reg_1191_reg[17]_i_1_n_9\,
      CO(1) => \i_4_reg_1191_reg[17]_i_1_n_10\,
      CO(0) => \i_4_reg_1191_reg[17]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_4_fu_613_p2(17 downto 14),
      S(3 downto 0) => i3_reg_357(17 downto 14)
    );
\i_4_reg_1191_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(18),
      Q => i_4_reg_1191(18),
      R => '0'
    );
\i_4_reg_1191_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(19),
      Q => i_4_reg_1191(19),
      R => '0'
    );
\i_4_reg_1191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i3_reg_357(1),
      Q => i_4_reg_1191(1),
      R => '0'
    );
\i_4_reg_1191_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(20),
      Q => i_4_reg_1191(20),
      R => '0'
    );
\i_4_reg_1191_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_4_reg_1191_reg[17]_i_1_n_8\,
      CO(3 downto 2) => \NLW_i_4_reg_1191_reg[20]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_4_reg_1191_reg[20]_i_2_n_10\,
      CO(0) => \i_4_reg_1191_reg[20]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_4_reg_1191_reg[20]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => i_4_fu_613_p2(20 downto 18),
      S(3) => '0',
      S(2 downto 0) => i3_reg_357(20 downto 18)
    );
\i_4_reg_1191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i3_reg_357(2),
      Q => i_4_reg_1191(2),
      R => '0'
    );
\i_4_reg_1191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i3_reg_357(3),
      Q => i_4_reg_1191(3),
      R => '0'
    );
\i_4_reg_1191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i3_reg_357(4),
      Q => i_4_reg_1191(4),
      R => '0'
    );
\i_4_reg_1191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i3_reg_357(5),
      Q => i_4_reg_1191(5),
      R => '0'
    );
\i_4_reg_1191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(6),
      Q => i_4_reg_1191(6),
      R => '0'
    );
\i_4_reg_1191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(7),
      Q => i_4_reg_1191(7),
      R => '0'
    );
\i_4_reg_1191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(8),
      Q => i_4_reg_1191(8),
      R => '0'
    );
\i_4_reg_1191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => i_4_fu_613_p2(9),
      Q => i_4_reg_1191(9),
      R => '0'
    );
\i_4_reg_1191_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_4_reg_1191_reg[9]_i_1_n_8\,
      CO(2) => \i_4_reg_1191_reg[9]_i_1_n_9\,
      CO(1) => \i_4_reg_1191_reg[9]_i_1_n_10\,
      CO(0) => \i_4_reg_1191_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => i3_reg_357(9 downto 7),
      DI(0) => '0',
      O(3 downto 0) => i_4_fu_613_p2(9 downto 6),
      S(3) => \i_4_reg_1191[9]_i_2_n_8\,
      S(2) => \i_4_reg_1191[9]_i_3_n_8\,
      S(1) => \i_4_reg_1191[9]_i_4_n_8\,
      S(0) => i3_reg_357(6)
    );
\i_6_reg_1326[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i5_reg_462_reg_n_8_[0]\,
      O => i_6_fu_914_p2(0)
    );
\i_6_reg_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(0),
      Q => i_6_reg_1326(0),
      R => '0'
    );
\i_6_reg_1326_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(10),
      Q => i_6_reg_1326(10),
      R => '0'
    );
\i_6_reg_1326_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(11),
      Q => i_6_reg_1326(11),
      R => '0'
    );
\i_6_reg_1326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(12),
      Q => i_6_reg_1326(12),
      R => '0'
    );
\i_6_reg_1326_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_1326_reg[8]_i_1_n_8\,
      CO(3) => \i_6_reg_1326_reg[12]_i_1_n_8\,
      CO(2) => \i_6_reg_1326_reg[12]_i_1_n_9\,
      CO(1) => \i_6_reg_1326_reg[12]_i_1_n_10\,
      CO(0) => \i_6_reg_1326_reg[12]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_6_fu_914_p2(12 downto 9),
      S(3) => \i5_reg_462_reg_n_8_[12]\,
      S(2) => \i5_reg_462_reg_n_8_[11]\,
      S(1) => \i5_reg_462_reg_n_8_[10]\,
      S(0) => \i5_reg_462_reg_n_8_[9]\
    );
\i_6_reg_1326_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(13),
      Q => i_6_reg_1326(13),
      R => '0'
    );
\i_6_reg_1326_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(14),
      Q => i_6_reg_1326(14),
      R => '0'
    );
\i_6_reg_1326_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(15),
      Q => i_6_reg_1326(15),
      R => '0'
    );
\i_6_reg_1326_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(16),
      Q => i_6_reg_1326(16),
      R => '0'
    );
\i_6_reg_1326_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_1326_reg[12]_i_1_n_8\,
      CO(3) => \i_6_reg_1326_reg[16]_i_1_n_8\,
      CO(2) => \i_6_reg_1326_reg[16]_i_1_n_9\,
      CO(1) => \i_6_reg_1326_reg[16]_i_1_n_10\,
      CO(0) => \i_6_reg_1326_reg[16]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_6_fu_914_p2(16 downto 13),
      S(3) => \i5_reg_462_reg_n_8_[16]\,
      S(2) => \i5_reg_462_reg_n_8_[15]\,
      S(1) => \i5_reg_462_reg_n_8_[14]\,
      S(0) => \i5_reg_462_reg_n_8_[13]\
    );
\i_6_reg_1326_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(17),
      Q => i_6_reg_1326(17),
      R => '0'
    );
\i_6_reg_1326_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(18),
      Q => i_6_reg_1326(18),
      R => '0'
    );
\i_6_reg_1326_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(19),
      Q => i_6_reg_1326(19),
      R => '0'
    );
\i_6_reg_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(1),
      Q => i_6_reg_1326(1),
      R => '0'
    );
\i_6_reg_1326_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(20),
      Q => i_6_reg_1326(20),
      R => '0'
    );
\i_6_reg_1326_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_1326_reg[16]_i_1_n_8\,
      CO(3) => \NLW_i_6_reg_1326_reg[20]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \i_6_reg_1326_reg[20]_i_2_n_9\,
      CO(1) => \i_6_reg_1326_reg[20]_i_2_n_10\,
      CO(0) => \i_6_reg_1326_reg[20]_i_2_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_6_fu_914_p2(20 downto 17),
      S(3) => \i5_reg_462_reg_n_8_[20]\,
      S(2) => \i5_reg_462_reg_n_8_[19]\,
      S(1) => \i5_reg_462_reg_n_8_[18]\,
      S(0) => \i5_reg_462_reg_n_8_[17]\
    );
\i_6_reg_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(2),
      Q => i_6_reg_1326(2),
      R => '0'
    );
\i_6_reg_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(3),
      Q => i_6_reg_1326(3),
      R => '0'
    );
\i_6_reg_1326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(4),
      Q => i_6_reg_1326(4),
      R => '0'
    );
\i_6_reg_1326_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_6_reg_1326_reg[4]_i_1_n_8\,
      CO(2) => \i_6_reg_1326_reg[4]_i_1_n_9\,
      CO(1) => \i_6_reg_1326_reg[4]_i_1_n_10\,
      CO(0) => \i_6_reg_1326_reg[4]_i_1_n_11\,
      CYINIT => \i5_reg_462_reg_n_8_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_6_fu_914_p2(4 downto 1),
      S(3) => \i5_reg_462_reg_n_8_[4]\,
      S(2) => \i5_reg_462_reg_n_8_[3]\,
      S(1) => \i5_reg_462_reg_n_8_[2]\,
      S(0) => \i5_reg_462_reg_n_8_[1]\
    );
\i_6_reg_1326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(5),
      Q => i_6_reg_1326(5),
      R => '0'
    );
\i_6_reg_1326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(6),
      Q => i_6_reg_1326(6),
      R => '0'
    );
\i_6_reg_1326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(7),
      Q => i_6_reg_1326(7),
      R => '0'
    );
\i_6_reg_1326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(8),
      Q => i_6_reg_1326(8),
      R => '0'
    );
\i_6_reg_1326_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_1326_reg[4]_i_1_n_8\,
      CO(3) => \i_6_reg_1326_reg[8]_i_1_n_8\,
      CO(2) => \i_6_reg_1326_reg[8]_i_1_n_9\,
      CO(1) => \i_6_reg_1326_reg[8]_i_1_n_10\,
      CO(0) => \i_6_reg_1326_reg[8]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_6_fu_914_p2(8 downto 5),
      S(3) => \i5_reg_462_reg_n_8_[8]\,
      S(2) => \i5_reg_462_reg_n_8_[7]\,
      S(1) => \i5_reg_462_reg_n_8_[6]\,
      S(0) => \i5_reg_462_reg_n_8_[5]\
    );
\i_6_reg_1326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_6_reg_13260,
      D => i_6_fu_914_p2(9),
      Q => i_6_reg_1326(9),
      R => '0'
    );
\i_7_reg_1244[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(2),
      I1 => ap_CS_fsm_state31,
      I2 => i_7_reg_1244(0),
      O => \i_7_reg_1244[0]_i_1_n_8\
    );
\i_7_reg_1244[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(3),
      I1 => p_shl5_cast_fu_730_p1(2),
      I2 => ap_CS_fsm_state31,
      I3 => i_7_reg_1244(1),
      O => \i_7_reg_1244[1]_i_1_n_8\
    );
\i_7_reg_1244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_7_reg_1244[0]_i_1_n_8\,
      Q => i_7_reg_1244(0),
      R => '0'
    );
\i_7_reg_1244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_7_reg_1244[1]_i_1_n_8\,
      Q => i_7_reg_1244(1),
      R => '0'
    );
\i_reg_324[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_324_reg__0\(0),
      O => i_1_fu_534_p2(0)
    );
\i_reg_324[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_324_reg__0\(10),
      I1 => \i_reg_324_reg__0\(8),
      I2 => \i_reg_324_reg__0\(6),
      I3 => \i_reg_324[10]_i_4_n_8\,
      I4 => \i_reg_324_reg__0\(7),
      I5 => \i_reg_324_reg__0\(9),
      O => i_1_fu_534_p2(10)
    );
\i_reg_324[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_324_reg__0\(5),
      I1 => \i_reg_324_reg__0\(4),
      I2 => \i_reg_324_reg__0\(2),
      I3 => \i_reg_324_reg__0\(1),
      I4 => \i_reg_324_reg__0\(0),
      I5 => \i_reg_324_reg__0\(3),
      O => \i_reg_324[10]_i_4_n_8\
    );
\i_reg_324[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_324_reg__0\(1),
      I1 => \i_reg_324_reg__0\(0),
      O => i_1_fu_534_p2(1)
    );
\i_reg_324[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_324_reg__0\(2),
      I1 => \i_reg_324_reg__0\(1),
      I2 => \i_reg_324_reg__0\(0),
      O => i_1_fu_534_p2(2)
    );
\i_reg_324[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_324_reg__0\(3),
      I1 => \i_reg_324_reg__0\(0),
      I2 => \i_reg_324_reg__0\(1),
      I3 => \i_reg_324_reg__0\(2),
      O => i_1_fu_534_p2(3)
    );
\i_reg_324[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_324_reg__0\(4),
      I1 => \i_reg_324_reg__0\(2),
      I2 => \i_reg_324_reg__0\(1),
      I3 => \i_reg_324_reg__0\(0),
      I4 => \i_reg_324_reg__0\(3),
      O => i_1_fu_534_p2(4)
    );
\i_reg_324[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_324_reg__0\(3),
      I1 => \i_reg_324_reg__0\(0),
      I2 => \i_reg_324_reg__0\(1),
      I3 => \i_reg_324_reg__0\(2),
      I4 => \i_reg_324_reg__0\(4),
      I5 => \i_reg_324_reg__0\(5),
      O => i_1_fu_534_p2(5)
    );
\i_reg_324[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_324_reg__0\(6),
      I1 => \i_reg_324[10]_i_4_n_8\,
      O => i_1_fu_534_p2(6)
    );
\i_reg_324[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_324_reg__0\(7),
      I1 => \i_reg_324[10]_i_4_n_8\,
      I2 => \i_reg_324_reg__0\(6),
      O => i_1_fu_534_p2(7)
    );
\i_reg_324[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_324_reg__0\(8),
      I1 => \i_reg_324_reg__0\(6),
      I2 => \i_reg_324[10]_i_4_n_8\,
      I3 => \i_reg_324_reg__0\(7),
      O => i_1_fu_534_p2(8)
    );
\i_reg_324[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_324_reg__0\(9),
      I1 => \i_reg_324_reg__0\(7),
      I2 => \i_reg_324[10]_i_4_n_8\,
      I3 => \i_reg_324_reg__0\(6),
      I4 => \i_reg_324_reg__0\(8),
      O => i_1_fu_534_p2(9)
    );
\i_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(0),
      Q => \i_reg_324_reg__0\(0),
      R => i_reg_324
    );
\i_reg_324_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(10),
      Q => \i_reg_324_reg__0\(10),
      R => i_reg_324
    );
\i_reg_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(1),
      Q => \i_reg_324_reg__0\(1),
      R => i_reg_324
    );
\i_reg_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(2),
      Q => \i_reg_324_reg__0\(2),
      R => i_reg_324
    );
\i_reg_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(3),
      Q => \i_reg_324_reg__0\(3),
      R => i_reg_324
    );
\i_reg_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(4),
      Q => \i_reg_324_reg__0\(4),
      R => i_reg_324
    );
\i_reg_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(5),
      Q => \i_reg_324_reg__0\(5),
      R => i_reg_324
    );
\i_reg_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(6),
      Q => \i_reg_324_reg__0\(6),
      R => i_reg_324
    );
\i_reg_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(7),
      Q => \i_reg_324_reg__0\(7),
      R => i_reg_324
    );
\i_reg_324_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(8),
      Q => \i_reg_324_reg__0\(8),
      R => i_reg_324
    );
\i_reg_324_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_67,
      D => i_1_fu_534_p2(9),
      Q => \i_reg_324_reg__0\(9),
      R => i_reg_324
    );
\inter_pix_read_reg_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(0),
      Q => inter_pix_read_reg_1106(0),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(10),
      Q => inter_pix_read_reg_1106(10),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(11),
      Q => inter_pix_read_reg_1106(11),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(12),
      Q => inter_pix_read_reg_1106(12),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(13),
      Q => inter_pix_read_reg_1106(13),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(14),
      Q => inter_pix_read_reg_1106(14),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(15),
      Q => inter_pix_read_reg_1106(15),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(16),
      Q => inter_pix_read_reg_1106(16),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(17),
      Q => inter_pix_read_reg_1106(17),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(18),
      Q => inter_pix_read_reg_1106(18),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(19),
      Q => inter_pix_read_reg_1106(19),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(1),
      Q => inter_pix_read_reg_1106(1),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(20),
      Q => inter_pix_read_reg_1106(20),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(21),
      Q => inter_pix_read_reg_1106(21),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(22),
      Q => inter_pix_read_reg_1106(22),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(23),
      Q => inter_pix_read_reg_1106(23),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(24),
      Q => inter_pix_read_reg_1106(24),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(25),
      Q => inter_pix_read_reg_1106(25),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(26),
      Q => inter_pix_read_reg_1106(26),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(27),
      Q => inter_pix_read_reg_1106(27),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(28),
      Q => inter_pix_read_reg_1106(28),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(29),
      Q => inter_pix_read_reg_1106(29),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(2),
      Q => inter_pix_read_reg_1106(2),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(30),
      Q => inter_pix_read_reg_1106(30),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(31),
      Q => inter_pix_read_reg_1106(31),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(3),
      Q => inter_pix_read_reg_1106(3),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(4),
      Q => inter_pix_read_reg_1106(4),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(5),
      Q => inter_pix_read_reg_1106(5),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(6),
      Q => inter_pix_read_reg_1106(6),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(7),
      Q => inter_pix_read_reg_1106(7),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(8),
      Q => inter_pix_read_reg_1106(8),
      R => '0'
    );
\inter_pix_read_reg_1106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => inter_pix(9),
      Q => inter_pix_read_reg_1106(9),
      R => '0'
    );
\j6_reg_473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_10,
      Q => tmp_11_fu_960_p1(3),
      R => '0'
    );
\j6_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_11,
      Q => tmp_11_fu_960_p1(4),
      R => '0'
    );
\j6_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_8,
      Q => \j6_reg_473_reg_n_8_[2]\,
      R => '0'
    );
\j_0_i_reg_451[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => j_0_i_reg_451(0),
      I1 => ap_CS_fsm_state37,
      I2 => j_3_reg_1273(0),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => p_shl5_cast_fu_730_p1(3),
      I5 => ap_CS_fsm_state31,
      O => \j_0_i_reg_451[0]_i_1_n_8\
    );
\j_0_i_reg_451[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => j_0_i_reg_451(1),
      I1 => ap_CS_fsm_state37,
      I2 => j_3_reg_1273(1),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => p_shl5_cast_fu_730_p1(3),
      I5 => ap_CS_fsm_state31,
      O => \j_0_i_reg_451[1]_i_1_n_8\
    );
\j_0_i_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_reg_451[0]_i_1_n_8\,
      Q => j_0_i_reg_451(0),
      R => '0'
    );
\j_0_i_reg_451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_reg_451[1]_i_1_n_8\,
      Q => j_0_i_reg_451(1),
      R => '0'
    );
\j_2_reg_1265[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[0]\,
      O => j_2_fu_758_p2(0)
    );
\j_2_reg_1265[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state31,
      I1 => p_shl5_cast_fu_730_p1(3),
      I2 => p_shl5_cast_fu_730_p1(2),
      O => gmem1_addr_5_reg_12590
    );
\j_2_reg_1265[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[10]\,
      I1 => \j_reg_380_reg_n_8_[8]\,
      I2 => \j_reg_380_reg_n_8_[6]\,
      I3 => \j_2_reg_1265[10]_i_3_n_8\,
      I4 => \j_reg_380_reg_n_8_[7]\,
      I5 => \j_reg_380_reg_n_8_[9]\,
      O => j_2_fu_758_p2(10)
    );
\j_2_reg_1265[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[5]\,
      I1 => \j_reg_380_reg_n_8_[4]\,
      I2 => \j_reg_380_reg_n_8_[2]\,
      I3 => \j_reg_380_reg_n_8_[1]\,
      I4 => \j_reg_380_reg_n_8_[0]\,
      I5 => \j_reg_380_reg_n_8_[3]\,
      O => \j_2_reg_1265[10]_i_3_n_8\
    );
\j_2_reg_1265[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[1]\,
      I1 => \j_reg_380_reg_n_8_[0]\,
      O => j_2_fu_758_p2(1)
    );
\j_2_reg_1265[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[2]\,
      I1 => \j_reg_380_reg_n_8_[1]\,
      I2 => \j_reg_380_reg_n_8_[0]\,
      O => j_2_fu_758_p2(2)
    );
\j_2_reg_1265[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[3]\,
      I1 => \j_reg_380_reg_n_8_[0]\,
      I2 => \j_reg_380_reg_n_8_[1]\,
      I3 => \j_reg_380_reg_n_8_[2]\,
      O => j_2_fu_758_p2(3)
    );
\j_2_reg_1265[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[4]\,
      I1 => \j_reg_380_reg_n_8_[2]\,
      I2 => \j_reg_380_reg_n_8_[1]\,
      I3 => \j_reg_380_reg_n_8_[0]\,
      I4 => \j_reg_380_reg_n_8_[3]\,
      O => j_2_fu_758_p2(4)
    );
\j_2_reg_1265[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[3]\,
      I1 => \j_reg_380_reg_n_8_[0]\,
      I2 => \j_reg_380_reg_n_8_[1]\,
      I3 => \j_reg_380_reg_n_8_[2]\,
      I4 => \j_reg_380_reg_n_8_[4]\,
      I5 => \j_reg_380_reg_n_8_[5]\,
      O => j_2_fu_758_p2(5)
    );
\j_2_reg_1265[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[6]\,
      I1 => sobel_filter_mac_bkb_U7_n_10,
      I2 => \j_reg_380_reg_n_8_[4]\,
      I3 => \j_reg_380_reg_n_8_[5]\,
      O => j_2_fu_758_p2(6)
    );
\j_2_reg_1265[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[7]\,
      I1 => \j_reg_380_reg_n_8_[6]\,
      I2 => sobel_filter_mac_bkb_U7_n_10,
      I3 => \j_reg_380_reg_n_8_[4]\,
      I4 => \j_reg_380_reg_n_8_[5]\,
      O => j_2_fu_758_p2(7)
    );
\j_2_reg_1265[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[8]\,
      I1 => \j_reg_380_reg_n_8_[6]\,
      I2 => sobel_filter_mac_bkb_U7_n_10,
      I3 => \j_reg_380_reg_n_8_[4]\,
      I4 => \j_reg_380_reg_n_8_[5]\,
      I5 => \j_reg_380_reg_n_8_[7]\,
      O => j_2_fu_758_p2(8)
    );
\j_2_reg_1265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_reg_380_reg_n_8_[9]\,
      I1 => \j_reg_380_reg_n_8_[7]\,
      I2 => \j_2_reg_1265[10]_i_3_n_8\,
      I3 => \j_reg_380_reg_n_8_[6]\,
      I4 => \j_reg_380_reg_n_8_[8]\,
      O => j_2_fu_758_p2(9)
    );
\j_2_reg_1265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(0),
      Q => j_2_reg_1265(0),
      R => '0'
    );
\j_2_reg_1265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(10),
      Q => j_2_reg_1265(10),
      R => '0'
    );
\j_2_reg_1265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(1),
      Q => j_2_reg_1265(1),
      R => '0'
    );
\j_2_reg_1265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(2),
      Q => j_2_reg_1265(2),
      R => '0'
    );
\j_2_reg_1265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(3),
      Q => j_2_reg_1265(3),
      R => '0'
    );
\j_2_reg_1265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(4),
      Q => j_2_reg_1265(4),
      R => '0'
    );
\j_2_reg_1265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(5),
      Q => j_2_reg_1265(5),
      R => '0'
    );
\j_2_reg_1265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(6),
      Q => j_2_reg_1265(6),
      R => '0'
    );
\j_2_reg_1265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(7),
      Q => j_2_reg_1265(7),
      R => '0'
    );
\j_2_reg_1265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(8),
      Q => j_2_reg_1265(8),
      R => '0'
    );
\j_2_reg_1265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_5_reg_12590,
      D => j_2_fu_758_p2(9),
      Q => j_2_reg_1265(9),
      R => '0'
    );
\j_3_reg_1273[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => j_0_i_reg_451(0),
      I1 => ap_CS_fsm_state32,
      I2 => j_3_reg_1273(0),
      O => \j_3_reg_1273[0]_i_1_n_8\
    );
\j_3_reg_1273[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => j_0_i_reg_451(0),
      I1 => j_0_i_reg_451(1),
      I2 => ap_CS_fsm_state32,
      I3 => j_3_reg_1273(1),
      O => \j_3_reg_1273[1]_i_1_n_8\
    );
\j_3_reg_1273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_3_reg_1273[0]_i_1_n_8\,
      Q => j_3_reg_1273(0),
      R => '0'
    );
\j_3_reg_1273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_3_reg_1273[1]_i_1_n_8\,
      Q => j_3_reg_1273(1),
      R => '0'
    );
\j_reg_380_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(0),
      Q => \j_reg_380_reg_n_8_[0]\,
      S => j_reg_380
    );
\j_reg_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(10),
      Q => \j_reg_380_reg_n_8_[10]\,
      R => j_reg_380
    );
\j_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(1),
      Q => \j_reg_380_reg_n_8_[1]\,
      R => j_reg_380
    );
\j_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(2),
      Q => \j_reg_380_reg_n_8_[2]\,
      R => j_reg_380
    );
\j_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(3),
      Q => \j_reg_380_reg_n_8_[3]\,
      R => j_reg_380
    );
\j_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(4),
      Q => \j_reg_380_reg_n_8_[4]\,
      R => j_reg_380
    );
\j_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(5),
      Q => \j_reg_380_reg_n_8_[5]\,
      R => j_reg_380
    );
\j_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(6),
      Q => \j_reg_380_reg_n_8_[6]\,
      R => j_reg_380
    );
\j_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(7),
      Q => \j_reg_380_reg_n_8_[7]\,
      R => j_reg_380
    );
\j_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(8),
      Q => \j_reg_380_reg_n_8_[8]\,
      R => j_reg_380
    );
\j_reg_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_BREADY5,
      D => j_2_reg_1265(9),
      Q => \j_reg_380_reg_n_8_[9]\,
      R => j_reg_380
    );
\out_pix3_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(2),
      Q => out_pix3_reg_1111(0),
      R => '0'
    );
\out_pix3_reg_1111_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(12),
      Q => out_pix3_reg_1111(10),
      R => '0'
    );
\out_pix3_reg_1111_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(13),
      Q => out_pix3_reg_1111(11),
      R => '0'
    );
\out_pix3_reg_1111_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(14),
      Q => out_pix3_reg_1111(12),
      R => '0'
    );
\out_pix3_reg_1111_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(15),
      Q => out_pix3_reg_1111(13),
      R => '0'
    );
\out_pix3_reg_1111_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(16),
      Q => out_pix3_reg_1111(14),
      R => '0'
    );
\out_pix3_reg_1111_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(17),
      Q => out_pix3_reg_1111(15),
      R => '0'
    );
\out_pix3_reg_1111_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(18),
      Q => out_pix3_reg_1111(16),
      R => '0'
    );
\out_pix3_reg_1111_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(19),
      Q => out_pix3_reg_1111(17),
      R => '0'
    );
\out_pix3_reg_1111_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(20),
      Q => out_pix3_reg_1111(18),
      R => '0'
    );
\out_pix3_reg_1111_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(21),
      Q => out_pix3_reg_1111(19),
      R => '0'
    );
\out_pix3_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(3),
      Q => out_pix3_reg_1111(1),
      R => '0'
    );
\out_pix3_reg_1111_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(22),
      Q => out_pix3_reg_1111(20),
      R => '0'
    );
\out_pix3_reg_1111_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(23),
      Q => out_pix3_reg_1111(21),
      R => '0'
    );
\out_pix3_reg_1111_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(24),
      Q => out_pix3_reg_1111(22),
      R => '0'
    );
\out_pix3_reg_1111_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(25),
      Q => out_pix3_reg_1111(23),
      R => '0'
    );
\out_pix3_reg_1111_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(26),
      Q => out_pix3_reg_1111(24),
      R => '0'
    );
\out_pix3_reg_1111_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(27),
      Q => out_pix3_reg_1111(25),
      R => '0'
    );
\out_pix3_reg_1111_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(28),
      Q => out_pix3_reg_1111(26),
      R => '0'
    );
\out_pix3_reg_1111_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(29),
      Q => out_pix3_reg_1111(27),
      R => '0'
    );
\out_pix3_reg_1111_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(30),
      Q => out_pix3_reg_1111(28),
      R => '0'
    );
\out_pix3_reg_1111_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(31),
      Q => out_pix3_reg_1111(29),
      R => '0'
    );
\out_pix3_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(4),
      Q => out_pix3_reg_1111(2),
      R => '0'
    );
\out_pix3_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(5),
      Q => out_pix3_reg_1111(3),
      R => '0'
    );
\out_pix3_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(6),
      Q => out_pix3_reg_1111(4),
      R => '0'
    );
\out_pix3_reg_1111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(7),
      Q => out_pix3_reg_1111(5),
      R => '0'
    );
\out_pix3_reg_1111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(8),
      Q => out_pix3_reg_1111(6),
      R => '0'
    );
\out_pix3_reg_1111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(9),
      Q => out_pix3_reg_1111(7),
      R => '0'
    );
\out_pix3_reg_1111_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(10),
      Q => out_pix3_reg_1111(8),
      R => '0'
    );
\out_pix3_reg_1111_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => out_pix(11),
      Q => out_pix3_reg_1111(9),
      R => '0'
    );
\out_pix4_sum1_reg_1167[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[11]\,
      I1 => tmp_25_cast1_reg_1124(11),
      O => \out_pix4_sum1_reg_1167[11]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[10]\,
      I1 => tmp_25_cast1_reg_1124(10),
      O => \out_pix4_sum1_reg_1167[11]_i_3_n_8\
    );
\out_pix4_sum1_reg_1167[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[9]\,
      I1 => tmp_25_cast1_reg_1124(9),
      O => \out_pix4_sum1_reg_1167[11]_i_4_n_8\
    );
\out_pix4_sum1_reg_1167[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[8]\,
      I1 => tmp_25_cast1_reg_1124(8),
      O => \out_pix4_sum1_reg_1167[11]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[15]\,
      I1 => tmp_25_cast1_reg_1124(15),
      O => \out_pix4_sum1_reg_1167[15]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[14]\,
      I1 => tmp_25_cast1_reg_1124(14),
      O => \out_pix4_sum1_reg_1167[15]_i_3_n_8\
    );
\out_pix4_sum1_reg_1167[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[13]\,
      I1 => tmp_25_cast1_reg_1124(13),
      O => \out_pix4_sum1_reg_1167[15]_i_4_n_8\
    );
\out_pix4_sum1_reg_1167[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[12]\,
      I1 => tmp_25_cast1_reg_1124(12),
      O => \out_pix4_sum1_reg_1167[15]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[19]\,
      I1 => tmp_25_cast1_reg_1124(19),
      O => \out_pix4_sum1_reg_1167[19]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[18]\,
      I1 => tmp_25_cast1_reg_1124(18),
      O => \out_pix4_sum1_reg_1167[19]_i_3_n_8\
    );
\out_pix4_sum1_reg_1167[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[17]\,
      I1 => tmp_25_cast1_reg_1124(17),
      O => \out_pix4_sum1_reg_1167[19]_i_4_n_8\
    );
\out_pix4_sum1_reg_1167[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[16]\,
      I1 => tmp_25_cast1_reg_1124(16),
      O => \out_pix4_sum1_reg_1167[19]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[20]\,
      I1 => tmp_25_cast1_reg_1124(20),
      O => \out_pix4_sum1_reg_1167[23]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(3),
      O => \out_pix4_sum1_reg_1167[3]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(2),
      O => \out_pix4_sum1_reg_1167[3]_i_3_n_8\
    );
\out_pix4_sum1_reg_1167[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(1),
      O => \out_pix4_sum1_reg_1167[3]_i_4_n_8\
    );
\out_pix4_sum1_reg_1167[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(0),
      O => \out_pix4_sum1_reg_1167[3]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[7]\,
      I1 => tmp_25_cast1_reg_1124(7),
      O => \out_pix4_sum1_reg_1167[7]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_reg_346_reg_n_8_[6]\,
      I1 => tmp_25_cast1_reg_1124(6),
      O => \out_pix4_sum1_reg_1167[7]_i_3_n_8\
    );
\out_pix4_sum1_reg_1167[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(5),
      O => \out_pix4_sum1_reg_1167[7]_i_4_n_8\
    );
\out_pix4_sum1_reg_1167[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(4),
      O => \out_pix4_sum1_reg_1167[7]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(0),
      Q => out_pix4_sum1_reg_1167(0),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(10),
      Q => out_pix4_sum1_reg_1167(10),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(11),
      Q => out_pix4_sum1_reg_1167(11),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[7]_i_1_n_8\,
      CO(3) => \out_pix4_sum1_reg_1167_reg[11]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[11]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[11]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \i2_reg_346_reg_n_8_[11]\,
      DI(2) => \i2_reg_346_reg_n_8_[10]\,
      DI(1) => \i2_reg_346_reg_n_8_[9]\,
      DI(0) => \i2_reg_346_reg_n_8_[8]\,
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(11 downto 8),
      S(3) => \out_pix4_sum1_reg_1167[11]_i_2_n_8\,
      S(2) => \out_pix4_sum1_reg_1167[11]_i_3_n_8\,
      S(1) => \out_pix4_sum1_reg_1167[11]_i_4_n_8\,
      S(0) => \out_pix4_sum1_reg_1167[11]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(12),
      Q => out_pix4_sum1_reg_1167(12),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(13),
      Q => out_pix4_sum1_reg_1167(13),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(14),
      Q => out_pix4_sum1_reg_1167(14),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(15),
      Q => out_pix4_sum1_reg_1167(15),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[11]_i_1_n_8\,
      CO(3) => \out_pix4_sum1_reg_1167_reg[15]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[15]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[15]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \i2_reg_346_reg_n_8_[15]\,
      DI(2) => \i2_reg_346_reg_n_8_[14]\,
      DI(1) => \i2_reg_346_reg_n_8_[13]\,
      DI(0) => \i2_reg_346_reg_n_8_[12]\,
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(15 downto 12),
      S(3) => \out_pix4_sum1_reg_1167[15]_i_2_n_8\,
      S(2) => \out_pix4_sum1_reg_1167[15]_i_3_n_8\,
      S(1) => \out_pix4_sum1_reg_1167[15]_i_4_n_8\,
      S(0) => \out_pix4_sum1_reg_1167[15]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(16),
      Q => out_pix4_sum1_reg_1167(16),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(17),
      Q => out_pix4_sum1_reg_1167(17),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(18),
      Q => out_pix4_sum1_reg_1167(18),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(19),
      Q => out_pix4_sum1_reg_1167(19),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[15]_i_1_n_8\,
      CO(3) => \out_pix4_sum1_reg_1167_reg[19]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[19]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[19]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \i2_reg_346_reg_n_8_[19]\,
      DI(2) => \i2_reg_346_reg_n_8_[18]\,
      DI(1) => \i2_reg_346_reg_n_8_[17]\,
      DI(0) => \i2_reg_346_reg_n_8_[16]\,
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(19 downto 16),
      S(3) => \out_pix4_sum1_reg_1167[19]_i_2_n_8\,
      S(2) => \out_pix4_sum1_reg_1167[19]_i_3_n_8\,
      S(1) => \out_pix4_sum1_reg_1167[19]_i_4_n_8\,
      S(0) => \out_pix4_sum1_reg_1167[19]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(1),
      Q => out_pix4_sum1_reg_1167(1),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(20),
      Q => out_pix4_sum1_reg_1167(20),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(21),
      Q => out_pix4_sum1_reg_1167(21),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(22),
      Q => out_pix4_sum1_reg_1167(22),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(23),
      Q => out_pix4_sum1_reg_1167(23),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[19]_i_1_n_8\,
      CO(3) => \out_pix4_sum1_reg_1167_reg[23]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[23]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[23]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i2_reg_346_reg_n_8_[20]\,
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(23 downto 20),
      S(3 downto 1) => tmp_25_cast1_reg_1124(23 downto 21),
      S(0) => \out_pix4_sum1_reg_1167[23]_i_2_n_8\
    );
\out_pix4_sum1_reg_1167_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(24),
      Q => out_pix4_sum1_reg_1167(24),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(25),
      Q => out_pix4_sum1_reg_1167(25),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(26),
      Q => out_pix4_sum1_reg_1167(26),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(27),
      Q => out_pix4_sum1_reg_1167(27),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[23]_i_1_n_8\,
      CO(3) => \out_pix4_sum1_reg_1167_reg[27]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[27]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[27]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(27 downto 24),
      S(3 downto 0) => tmp_25_cast1_reg_1124(27 downto 24)
    );
\out_pix4_sum1_reg_1167_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(28),
      Q => out_pix4_sum1_reg_1167(28),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(29),
      Q => out_pix4_sum1_reg_1167(29),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[27]_i_1_n_8\,
      CO(3 downto 1) => \NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix4_sum1_reg_1167_reg[29]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_pix4_sum1_fu_577_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp_25_cast1_reg_1124(29 downto 28)
    );
\out_pix4_sum1_reg_1167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(2),
      Q => out_pix4_sum1_reg_1167(2),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(3),
      Q => out_pix4_sum1_reg_1167(3),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix4_sum1_reg_1167_reg[3]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[3]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[3]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(3 downto 0),
      S(3) => \out_pix4_sum1_reg_1167[3]_i_2_n_8\,
      S(2) => \out_pix4_sum1_reg_1167[3]_i_3_n_8\,
      S(1) => \out_pix4_sum1_reg_1167[3]_i_4_n_8\,
      S(0) => \out_pix4_sum1_reg_1167[3]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(4),
      Q => out_pix4_sum1_reg_1167(4),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(5),
      Q => out_pix4_sum1_reg_1167(5),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(6),
      Q => out_pix4_sum1_reg_1167(6),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(7),
      Q => out_pix4_sum1_reg_1167(7),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1167_reg[3]_i_1_n_8\,
      CO(3) => \out_pix4_sum1_reg_1167_reg[7]_i_1_n_8\,
      CO(2) => \out_pix4_sum1_reg_1167_reg[7]_i_1_n_9\,
      CO(1) => \out_pix4_sum1_reg_1167_reg[7]_i_1_n_10\,
      CO(0) => \out_pix4_sum1_reg_1167_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => \i2_reg_346_reg_n_8_[7]\,
      DI(2) => \i2_reg_346_reg_n_8_[6]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => out_pix4_sum1_fu_577_p2(7 downto 4),
      S(3) => \out_pix4_sum1_reg_1167[7]_i_2_n_8\,
      S(2) => \out_pix4_sum1_reg_1167[7]_i_3_n_8\,
      S(1) => \out_pix4_sum1_reg_1167[7]_i_4_n_8\,
      S(0) => \out_pix4_sum1_reg_1167[7]_i_5_n_8\
    );
\out_pix4_sum1_reg_1167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(8),
      Q => out_pix4_sum1_reg_1167(8),
      R => '0'
    );
\out_pix4_sum1_reg_1167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_3_reg_11720,
      D => out_pix4_sum1_fu_577_p2(9),
      Q => out_pix4_sum1_reg_1167(9),
      R => '0'
    );
\out_pix4_sum2_reg_1186[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(11),
      I1 => tmp_25_cast1_reg_1124(11),
      O => \out_pix4_sum2_reg_1186[11]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(10),
      I1 => tmp_25_cast1_reg_1124(10),
      O => \out_pix4_sum2_reg_1186[11]_i_3_n_8\
    );
\out_pix4_sum2_reg_1186[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(9),
      I1 => tmp_25_cast1_reg_1124(9),
      O => \out_pix4_sum2_reg_1186[11]_i_4_n_8\
    );
\out_pix4_sum2_reg_1186[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(8),
      I1 => tmp_25_cast1_reg_1124(8),
      O => \out_pix4_sum2_reg_1186[11]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(15),
      I1 => tmp_25_cast1_reg_1124(15),
      O => \out_pix4_sum2_reg_1186[15]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(14),
      I1 => tmp_25_cast1_reg_1124(14),
      O => \out_pix4_sum2_reg_1186[15]_i_3_n_8\
    );
\out_pix4_sum2_reg_1186[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(13),
      I1 => tmp_25_cast1_reg_1124(13),
      O => \out_pix4_sum2_reg_1186[15]_i_4_n_8\
    );
\out_pix4_sum2_reg_1186[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(12),
      I1 => tmp_25_cast1_reg_1124(12),
      O => \out_pix4_sum2_reg_1186[15]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(19),
      I1 => tmp_25_cast1_reg_1124(19),
      O => \out_pix4_sum2_reg_1186[19]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(18),
      I1 => tmp_25_cast1_reg_1124(18),
      O => \out_pix4_sum2_reg_1186[19]_i_3_n_8\
    );
\out_pix4_sum2_reg_1186[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(17),
      I1 => tmp_25_cast1_reg_1124(17),
      O => \out_pix4_sum2_reg_1186[19]_i_4_n_8\
    );
\out_pix4_sum2_reg_1186[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(16),
      I1 => tmp_25_cast1_reg_1124(16),
      O => \out_pix4_sum2_reg_1186[19]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(20),
      I1 => tmp_25_cast1_reg_1124(20),
      O => \out_pix4_sum2_reg_1186[23]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(3),
      I1 => tmp_25_cast1_reg_1124(3),
      O => \out_pix4_sum2_reg_1186[3]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(2),
      I1 => tmp_25_cast1_reg_1124(2),
      O => \out_pix4_sum2_reg_1186[3]_i_3_n_8\
    );
\out_pix4_sum2_reg_1186[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(1),
      I1 => tmp_25_cast1_reg_1124(1),
      O => \out_pix4_sum2_reg_1186[3]_i_4_n_8\
    );
\out_pix4_sum2_reg_1186[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(0),
      I1 => tmp_25_cast1_reg_1124(0),
      O => \out_pix4_sum2_reg_1186[3]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(7),
      I1 => tmp_25_cast1_reg_1124(7),
      O => \out_pix4_sum2_reg_1186[7]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(6),
      I1 => tmp_25_cast1_reg_1124(6),
      O => \out_pix4_sum2_reg_1186[7]_i_3_n_8\
    );
\out_pix4_sum2_reg_1186[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(5),
      I1 => tmp_25_cast1_reg_1124(5),
      O => \out_pix4_sum2_reg_1186[7]_i_4_n_8\
    );
\out_pix4_sum2_reg_1186[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_357(4),
      I1 => tmp_25_cast1_reg_1124(4),
      O => \out_pix4_sum2_reg_1186[7]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(0),
      Q => out_pix4_sum2_reg_1186(0),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(10),
      Q => out_pix4_sum2_reg_1186(10),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(11),
      Q => out_pix4_sum2_reg_1186(11),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[7]_i_1_n_8\,
      CO(3) => \out_pix4_sum2_reg_1186_reg[11]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[11]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[11]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[11]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_357(11 downto 8),
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(11 downto 8),
      S(3) => \out_pix4_sum2_reg_1186[11]_i_2_n_8\,
      S(2) => \out_pix4_sum2_reg_1186[11]_i_3_n_8\,
      S(1) => \out_pix4_sum2_reg_1186[11]_i_4_n_8\,
      S(0) => \out_pix4_sum2_reg_1186[11]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(12),
      Q => out_pix4_sum2_reg_1186(12),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(13),
      Q => out_pix4_sum2_reg_1186(13),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(14),
      Q => out_pix4_sum2_reg_1186(14),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(15),
      Q => out_pix4_sum2_reg_1186(15),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[11]_i_1_n_8\,
      CO(3) => \out_pix4_sum2_reg_1186_reg[15]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[15]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[15]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[15]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_357(15 downto 12),
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(15 downto 12),
      S(3) => \out_pix4_sum2_reg_1186[15]_i_2_n_8\,
      S(2) => \out_pix4_sum2_reg_1186[15]_i_3_n_8\,
      S(1) => \out_pix4_sum2_reg_1186[15]_i_4_n_8\,
      S(0) => \out_pix4_sum2_reg_1186[15]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(16),
      Q => out_pix4_sum2_reg_1186(16),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(17),
      Q => out_pix4_sum2_reg_1186(17),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(18),
      Q => out_pix4_sum2_reg_1186(18),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(19),
      Q => out_pix4_sum2_reg_1186(19),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[15]_i_1_n_8\,
      CO(3) => \out_pix4_sum2_reg_1186_reg[19]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[19]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[19]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[19]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_357(19 downto 16),
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(19 downto 16),
      S(3) => \out_pix4_sum2_reg_1186[19]_i_2_n_8\,
      S(2) => \out_pix4_sum2_reg_1186[19]_i_3_n_8\,
      S(1) => \out_pix4_sum2_reg_1186[19]_i_4_n_8\,
      S(0) => \out_pix4_sum2_reg_1186[19]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(1),
      Q => out_pix4_sum2_reg_1186(1),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(20),
      Q => out_pix4_sum2_reg_1186(20),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(21),
      Q => out_pix4_sum2_reg_1186(21),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(22),
      Q => out_pix4_sum2_reg_1186(22),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(23),
      Q => out_pix4_sum2_reg_1186(23),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[19]_i_1_n_8\,
      CO(3) => \out_pix4_sum2_reg_1186_reg[23]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[23]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[23]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[23]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => i3_reg_357(20),
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(23 downto 20),
      S(3 downto 1) => tmp_25_cast1_reg_1124(23 downto 21),
      S(0) => \out_pix4_sum2_reg_1186[23]_i_2_n_8\
    );
\out_pix4_sum2_reg_1186_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(24),
      Q => out_pix4_sum2_reg_1186(24),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(25),
      Q => out_pix4_sum2_reg_1186(25),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(26),
      Q => out_pix4_sum2_reg_1186(26),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(27),
      Q => out_pix4_sum2_reg_1186(27),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[23]_i_1_n_8\,
      CO(3) => \out_pix4_sum2_reg_1186_reg[27]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[27]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[27]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[27]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(27 downto 24),
      S(3 downto 0) => tmp_25_cast1_reg_1124(27 downto 24)
    );
\out_pix4_sum2_reg_1186_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(28),
      Q => out_pix4_sum2_reg_1186(28),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(29),
      Q => out_pix4_sum2_reg_1186(29),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[27]_i_1_n_8\,
      CO(3 downto 1) => \NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix4_sum2_reg_1186_reg[29]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_pix4_sum2_fu_608_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp_25_cast1_reg_1124(29 downto 28)
    );
\out_pix4_sum2_reg_1186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(2),
      Q => out_pix4_sum2_reg_1186(2),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(3),
      Q => out_pix4_sum2_reg_1186(3),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix4_sum2_reg_1186_reg[3]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[3]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[3]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[3]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_357(3 downto 0),
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(3 downto 0),
      S(3) => \out_pix4_sum2_reg_1186[3]_i_2_n_8\,
      S(2) => \out_pix4_sum2_reg_1186[3]_i_3_n_8\,
      S(1) => \out_pix4_sum2_reg_1186[3]_i_4_n_8\,
      S(0) => \out_pix4_sum2_reg_1186[3]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(4),
      Q => out_pix4_sum2_reg_1186(4),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(5),
      Q => out_pix4_sum2_reg_1186(5),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(6),
      Q => out_pix4_sum2_reg_1186(6),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(7),
      Q => out_pix4_sum2_reg_1186(7),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1186_reg[3]_i_1_n_8\,
      CO(3) => \out_pix4_sum2_reg_1186_reg[7]_i_1_n_8\,
      CO(2) => \out_pix4_sum2_reg_1186_reg[7]_i_1_n_9\,
      CO(1) => \out_pix4_sum2_reg_1186_reg[7]_i_1_n_10\,
      CO(0) => \out_pix4_sum2_reg_1186_reg[7]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_357(7 downto 4),
      O(3 downto 0) => out_pix4_sum2_fu_608_p2(7 downto 4),
      S(3) => \out_pix4_sum2_reg_1186[7]_i_2_n_8\,
      S(2) => \out_pix4_sum2_reg_1186[7]_i_3_n_8\,
      S(1) => \out_pix4_sum2_reg_1186[7]_i_4_n_8\,
      S(0) => \out_pix4_sum2_reg_1186[7]_i_5_n_8\
    );
\out_pix4_sum2_reg_1186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(8),
      Q => out_pix4_sum2_reg_1186(8),
      R => '0'
    );
\out_pix4_sum2_reg_1186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_reg_11910,
      D => out_pix4_sum2_fu_608_p2(9),
      Q => out_pix4_sum2_reg_1186(9),
      R => '0'
    );
\out_pix4_sum6_reg_1145[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(12),
      O => \out_pix4_sum6_reg_1145[13]_i_2_n_8\
    );
\out_pix4_sum6_reg_1145[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(11),
      O => \out_pix4_sum6_reg_1145[13]_i_3_n_8\
    );
\out_pix4_sum6_reg_1145[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(10),
      O => \out_pix4_sum6_reg_1145[13]_i_4_n_8\
    );
\out_pix4_sum6_reg_1145[17]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(17),
      O => \out_pix4_sum6_reg_1145[17]_i_2_n_8\
    );
\out_pix4_sum6_reg_1145[17]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(16),
      O => \out_pix4_sum6_reg_1145[17]_i_3_n_8\
    );
\out_pix4_sum6_reg_1145[17]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(15),
      O => \out_pix4_sum6_reg_1145[17]_i_4_n_8\
    );
\out_pix4_sum6_reg_1145[21]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(20),
      O => \out_pix4_sum6_reg_1145[21]_i_2_n_8\
    );
\out_pix4_sum6_reg_1145[21]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(19),
      O => \out_pix4_sum6_reg_1145[21]_i_3_n_8\
    );
\out_pix4_sum6_reg_1145[21]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(18),
      O => \out_pix4_sum6_reg_1145[21]_i_4_n_8\
    );
\out_pix4_sum6_reg_1145[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_25_cast1_reg_1124(7),
      O => \out_pix4_sum6_reg_1145[9]_i_2_n_8\
    );
\out_pix4_sum6_reg_1145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_25_cast1_reg_1124(0),
      Q => out_pix4_sum6_reg_1145(0),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(10),
      Q => out_pix4_sum6_reg_1145(10),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(11),
      Q => out_pix4_sum6_reg_1145(11),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(12),
      Q => out_pix4_sum6_reg_1145(12),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(13),
      Q => out_pix4_sum6_reg_1145(13),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum6_reg_1145_reg[9]_i_1_n_8\,
      CO(3) => \out_pix4_sum6_reg_1145_reg[13]_i_1_n_8\,
      CO(2) => \out_pix4_sum6_reg_1145_reg[13]_i_1_n_9\,
      CO(1) => \out_pix4_sum6_reg_1145_reg[13]_i_1_n_10\,
      CO(0) => \out_pix4_sum6_reg_1145_reg[13]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_25_cast1_reg_1124(12 downto 10),
      O(3 downto 0) => out_pix4_sum6_fu_540_p2(13 downto 10),
      S(3) => tmp_25_cast1_reg_1124(13),
      S(2) => \out_pix4_sum6_reg_1145[13]_i_2_n_8\,
      S(1) => \out_pix4_sum6_reg_1145[13]_i_3_n_8\,
      S(0) => \out_pix4_sum6_reg_1145[13]_i_4_n_8\
    );
\out_pix4_sum6_reg_1145_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(14),
      Q => out_pix4_sum6_reg_1145(14),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(15),
      Q => out_pix4_sum6_reg_1145(15),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(16),
      Q => out_pix4_sum6_reg_1145(16),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(17),
      Q => out_pix4_sum6_reg_1145(17),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum6_reg_1145_reg[13]_i_1_n_8\,
      CO(3) => \out_pix4_sum6_reg_1145_reg[17]_i_1_n_8\,
      CO(2) => \out_pix4_sum6_reg_1145_reg[17]_i_1_n_9\,
      CO(1) => \out_pix4_sum6_reg_1145_reg[17]_i_1_n_10\,
      CO(0) => \out_pix4_sum6_reg_1145_reg[17]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_25_cast1_reg_1124(17 downto 15),
      DI(0) => '0',
      O(3 downto 0) => out_pix4_sum6_fu_540_p2(17 downto 14),
      S(3) => \out_pix4_sum6_reg_1145[17]_i_2_n_8\,
      S(2) => \out_pix4_sum6_reg_1145[17]_i_3_n_8\,
      S(1) => \out_pix4_sum6_reg_1145[17]_i_4_n_8\,
      S(0) => tmp_25_cast1_reg_1124(14)
    );
\out_pix4_sum6_reg_1145_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(18),
      Q => out_pix4_sum6_reg_1145(18),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(19),
      Q => out_pix4_sum6_reg_1145(19),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_25_cast1_reg_1124(1),
      Q => out_pix4_sum6_reg_1145(1),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(20),
      Q => out_pix4_sum6_reg_1145(20),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(21),
      Q => out_pix4_sum6_reg_1145(21),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum6_reg_1145_reg[17]_i_1_n_8\,
      CO(3) => \out_pix4_sum6_reg_1145_reg[21]_i_1_n_8\,
      CO(2) => \out_pix4_sum6_reg_1145_reg[21]_i_1_n_9\,
      CO(1) => \out_pix4_sum6_reg_1145_reg[21]_i_1_n_10\,
      CO(0) => \out_pix4_sum6_reg_1145_reg[21]_i_1_n_11\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_25_cast1_reg_1124(20 downto 18),
      O(3 downto 0) => out_pix4_sum6_fu_540_p2(21 downto 18),
      S(3) => tmp_25_cast1_reg_1124(21),
      S(2) => \out_pix4_sum6_reg_1145[21]_i_2_n_8\,
      S(1) => \out_pix4_sum6_reg_1145[21]_i_3_n_8\,
      S(0) => \out_pix4_sum6_reg_1145[21]_i_4_n_8\
    );
\out_pix4_sum6_reg_1145_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(22),
      Q => out_pix4_sum6_reg_1145(22),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(23),
      Q => out_pix4_sum6_reg_1145(23),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(24),
      Q => out_pix4_sum6_reg_1145(24),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(25),
      Q => out_pix4_sum6_reg_1145(25),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum6_reg_1145_reg[21]_i_1_n_8\,
      CO(3) => \out_pix4_sum6_reg_1145_reg[25]_i_1_n_8\,
      CO(2) => \out_pix4_sum6_reg_1145_reg[25]_i_1_n_9\,
      CO(1) => \out_pix4_sum6_reg_1145_reg[25]_i_1_n_10\,
      CO(0) => \out_pix4_sum6_reg_1145_reg[25]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum6_fu_540_p2(25 downto 22),
      S(3 downto 0) => tmp_25_cast1_reg_1124(25 downto 22)
    );
\out_pix4_sum6_reg_1145_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(26),
      Q => out_pix4_sum6_reg_1145(26),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(27),
      Q => out_pix4_sum6_reg_1145(27),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(28),
      Q => out_pix4_sum6_reg_1145(28),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(29),
      Q => out_pix4_sum6_reg_1145(29),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum6_reg_1145_reg[25]_i_1_n_8\,
      CO(3) => \NLW_out_pix4_sum6_reg_1145_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \out_pix4_sum6_reg_1145_reg[29]_i_1_n_9\,
      CO(1) => \out_pix4_sum6_reg_1145_reg[29]_i_1_n_10\,
      CO(0) => \out_pix4_sum6_reg_1145_reg[29]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum6_fu_540_p2(29 downto 26),
      S(3 downto 0) => tmp_25_cast1_reg_1124(29 downto 26)
    );
\out_pix4_sum6_reg_1145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_25_cast1_reg_1124(2),
      Q => out_pix4_sum6_reg_1145(2),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_25_cast1_reg_1124(3),
      Q => out_pix4_sum6_reg_1145(3),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_25_cast1_reg_1124(4),
      Q => out_pix4_sum6_reg_1145(4),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => tmp_25_cast1_reg_1124(5),
      Q => out_pix4_sum6_reg_1145(5),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(6),
      Q => out_pix4_sum6_reg_1145(6),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(7),
      Q => out_pix4_sum6_reg_1145(7),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(8),
      Q => out_pix4_sum6_reg_1145(8),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => out_pix4_sum6_fu_540_p2(9),
      Q => out_pix4_sum6_reg_1145(9),
      R => '0'
    );
\out_pix4_sum6_reg_1145_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix4_sum6_reg_1145_reg[9]_i_1_n_8\,
      CO(2) => \out_pix4_sum6_reg_1145_reg[9]_i_1_n_9\,
      CO(1) => \out_pix4_sum6_reg_1145_reg[9]_i_1_n_10\,
      CO(0) => \out_pix4_sum6_reg_1145_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_25_cast1_reg_1124(7),
      DI(0) => '0',
      O(3 downto 0) => out_pix4_sum6_fu_540_p2(9 downto 6),
      S(3 downto 2) => tmp_25_cast1_reg_1124(9 downto 8),
      S(1) => \out_pix4_sum6_reg_1145[9]_i_2_n_8\,
      S(0) => tmp_25_cast1_reg_1124(6)
    );
sobel_filter_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => ap_NS_fsm134_out,
      Q(1) => ap_CS_fsm_state56,
      Q(0) => \ap_CS_fsm_reg_n_8_[0]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_46,
      \ap_CS_fsm_reg[36]\ => \ap_CS_fsm[1]_i_5_n_8\,
      \ap_CS_fsm_reg[39]\ => \ap_CS_fsm[1]_i_4_n_8\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm[1]_i_3_n_8\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      gmem1_BVALID => gmem1_BVALID,
      inter_pix(31 downto 0) => inter_pix(31 downto 0),
      interrupt => interrupt,
      \out\(1) => s_axi_AXILiteS_RVALID,
      \out\(0) => s_axi_AXILiteS_ARREADY,
      out_pix(29 downto 0) => out_pix(31 downto 2),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID(2) => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_BVALID(1) => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_BVALID(0) => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
sobel_filter_gmem0_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi
     port map (
      D(32) => m_axi_gmem0_RLAST,
      D(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      E(0) => \bus_read/rs_rreq/load_p2\,
      Q(0) => gmem0_RVALID,
      SR(0) => ap_rst_n_inv,
      \Y_addr_reg_150_reg[31]\(31 downto 0) => grp_getVal_fu_484_m_axi_Y_ARADDR(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gmem0_ARREADY => gmem0_ARREADY,
      gmem0_ARVALID => gmem0_ARVALID,
      gmem0_RREADY => gmem0_RREADY,
      m_axi_gmem0_ARADDR(29 downto 0) => \^m_axi_gmem0_araddr\(31 downto 2),
      \m_axi_gmem0_ARLEN[3]\(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      p(7 downto 0) => gmem0_RDATA(7 downto 0)
    );
sobel_filter_gmem1_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      AWLEN(3 downto 0) => \^m_axi_gmem1_awlen\(3 downto 0),
      D(24) => ap_NS_fsm(55),
      D(23 downto 21) => ap_NS_fsm(51 downto 49),
      D(20 downto 19) => ap_NS_fsm(44 downto 43),
      D(18 downto 16) => ap_NS_fsm(39 downto 37),
      D(15 downto 13) => ap_NS_fsm(29 downto 27),
      D(12 downto 8) => ap_NS_fsm(23 downto 19),
      D(7 downto 3) => ap_NS_fsm(15 downto 11),
      D(2 downto 1) => ap_NS_fsm(7 downto 6),
      D(0) => ap_NS_fsm(2),
      E(0) => ap_NS_fsm133_out,
      I_BREADY1 => I_BREADY1,
      I_RDATA(7 downto 0) => gmem1_RDATA(7 downto 0),
      O(1 downto 0) => tmp_16_fu_858_p2(7 downto 6),
      Q(31) => ap_CS_fsm_state56,
      Q(30) => \ap_CS_fsm_reg_n_8_[54]\,
      Q(29) => ap_CS_fsm_state52,
      Q(28) => ap_CS_fsm_state51,
      Q(27) => ap_CS_fsm_state50,
      Q(26) => \ap_CS_fsm_reg_n_8_[48]\,
      Q(25) => ap_CS_fsm_state44,
      Q(24) => \ap_CS_fsm_reg_n_8_[42]\,
      Q(23) => \ap_CS_fsm_reg_n_8_[41]\,
      Q(22) => \ap_CS_fsm_reg_n_8_[40]\,
      Q(21) => ap_CS_fsm_state39,
      Q(20) => ap_CS_fsm_state38,
      Q(19) => ap_CS_fsm_state31,
      Q(18) => ap_CS_fsm_state29,
      Q(17) => ap_CS_fsm_state28,
      Q(16) => \ap_CS_fsm_reg_n_8_[26]\,
      Q(15) => ap_CS_fsm_state23,
      Q(14) => ap_CS_fsm_state22,
      Q(13) => ap_CS_fsm_state21,
      Q(12) => ap_CS_fsm_state20,
      Q(11) => \ap_CS_fsm_reg_n_8_[18]\,
      Q(10) => ap_CS_fsm_state15,
      Q(9) => ap_CS_fsm_state14,
      Q(8) => ap_CS_fsm_state13,
      Q(7) => ap_CS_fsm_state12,
      Q(6) => \ap_CS_fsm_reg_n_8_[10]\,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_8_[0]\,
      SR(0) => i5_reg_462,
      \ap_CS_fsm_reg[1]\ => sobel_filter_gmem1_m_axi_U_n_46,
      \ap_CS_fsm_reg[28]\ => \ap_CS_fsm[28]_i_2_n_8\,
      \ap_CS_fsm_reg[29]\ => sobel_filter_gmem1_m_axi_U_n_60,
      \ap_CS_fsm_reg[34]\ => \ap_CS_fsm[1]_i_7_n_8\,
      \ap_CS_fsm_reg[3]\ => sobel_filter_gmem1_m_axi_U_n_53,
      \ap_CS_fsm_reg[3]_0\ => sobel_filter_gmem1_m_axi_U_n_54,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm[1]_i_6_n_8\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_NS_fsm110_out => ap_NS_fsm110_out,
      ap_NS_fsm128_out => ap_NS_fsm128_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_gmem1_ARREADY => ap_reg_ioackin_gmem1_ARREADY,
      ap_reg_ioackin_gmem1_AWREADY_reg => sobel_filter_gmem1_m_axi_U_n_65,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => ap_reg_ioackin_gmem1_AWREADY_reg_n_8,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg_n_8,
      ap_rst_n => ap_rst_n,
      edge_val_1_i_reg_1318(7 downto 0) => edge_val_1_i_reg_1318(7 downto 0),
      \edge_val_1_i_reg_1318_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_12,
      \edge_val_1_i_reg_1318_reg[6]\ => sobel_filter_gmem1_m_axi_U_n_14,
      \edge_val_1_i_reg_1318_reg[7]\ => sobel_filter_gmem1_m_axi_U_n_13,
      \fourWide_fu_178_reg[31]\(31 downto 0) => fourWide_fu_178(31 downto 0),
      gmem1_BVALID => gmem1_BVALID,
      gmem1_RREADY => gmem1_RREADY,
      \gmem1_addr_4_reg_1216_reg[29]\ => sobel_filter_gmem1_m_axi_U_n_62,
      \gmem1_addr_4_reg_1216_reg[29]_0\(29 downto 0) => \gmem1_addr_4_reg_1216_reg__0\(29 downto 0),
      \gmem1_addr_5_reg_1259_reg[29]\(29 downto 0) => gmem1_addr_5_reg_1259(29 downto 0),
      i1_reg_335_reg(15 downto 0) => i1_reg_335_reg(15 downto 0),
      \i2_reg_346_reg[13]\ => \i_3_reg_1172[20]_i_3_n_8\,
      \i2_reg_346_reg[6]\(0) => sobel_filter_gmem1_m_axi_U_n_57,
      \i2_reg_346_reg[6]_0\(0) => i2_reg_346,
      \i3_reg_357_reg[0]\(0) => I_BREADY4,
      \i3_reg_357_reg[13]\ => \i_4_reg_1191[20]_i_3_n_8\,
      \i4_reg_368_reg[10]\(10 downto 0) => \i4_reg_368_reg__0\(10 downto 0),
      \i4_reg_368_reg[7]\ => sobel_filter_gmem1_m_axi_U_n_63,
      \i5_reg_462_reg[20]\(20) => \i5_reg_462_reg_n_8_[20]\,
      \i5_reg_462_reg[20]\(19) => \i5_reg_462_reg_n_8_[19]\,
      \i5_reg_462_reg[20]\(18) => \i5_reg_462_reg_n_8_[18]\,
      \i5_reg_462_reg[20]\(17) => \i5_reg_462_reg_n_8_[17]\,
      \i5_reg_462_reg[20]\(16) => \i5_reg_462_reg_n_8_[16]\,
      \i5_reg_462_reg[20]\(15) => \i5_reg_462_reg_n_8_[15]\,
      \i5_reg_462_reg[20]\(14) => \i5_reg_462_reg_n_8_[14]\,
      \i5_reg_462_reg[20]\(13) => \i5_reg_462_reg_n_8_[13]\,
      \i5_reg_462_reg[20]\(12) => \i5_reg_462_reg_n_8_[12]\,
      \i5_reg_462_reg[20]\(11) => \i5_reg_462_reg_n_8_[11]\,
      \i5_reg_462_reg[20]\(10) => \i5_reg_462_reg_n_8_[10]\,
      \i5_reg_462_reg[20]\(9) => \i5_reg_462_reg_n_8_[9]\,
      \i5_reg_462_reg[20]\(8) => \i5_reg_462_reg_n_8_[8]\,
      \i5_reg_462_reg[20]\(7) => \i5_reg_462_reg_n_8_[7]\,
      \i5_reg_462_reg[20]\(6) => \i5_reg_462_reg_n_8_[6]\,
      \i5_reg_462_reg[20]\(5) => \i5_reg_462_reg_n_8_[5]\,
      \i5_reg_462_reg[20]\(4) => \i5_reg_462_reg_n_8_[4]\,
      \i5_reg_462_reg[20]\(3) => \i5_reg_462_reg_n_8_[3]\,
      \i5_reg_462_reg[20]\(2) => \i5_reg_462_reg_n_8_[2]\,
      \i5_reg_462_reg[20]\(1) => \i5_reg_462_reg_n_8_[1]\,
      \i5_reg_462_reg[20]\(0) => \i5_reg_462_reg_n_8_[0]\,
      \i_0_i_reg_416_reg[1]\(1 downto 0) => p_shl5_cast_fu_730_p1(3 downto 2),
      \i_6_reg_1326_reg[0]\(0) => i_6_reg_13260,
      \i_reg_324_reg[0]\(0) => i_reg_324,
      \i_reg_324_reg[10]\(0) => sobel_filter_gmem1_m_axi_U_n_67,
      \i_reg_324_reg[10]_0\(10 downto 0) => \i_reg_324_reg__0\(10 downto 0),
      \j6_reg_473_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_10,
      \j6_reg_473_reg[1]\ => sobel_filter_gmem1_m_axi_U_n_11,
      \j6_reg_473_reg[2]\ => sobel_filter_gmem1_m_axi_U_n_8,
      \j6_reg_473_reg[2]_0\ => \j6_reg_473_reg_n_8_[2]\,
      \j_reg_380_reg[0]\(0) => I_BREADY5,
      \j_reg_380_reg[1]\(0) => j_reg_380,
      m_axi_gmem1_ARADDR(29 downto 0) => \^m_axi_gmem1_araddr\(31 downto 2),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(29 downto 0) => \^m_axi_gmem1_awaddr\(31 downto 2),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      mem_reg => sobel_filter_gmem1_m_axi_U_n_55,
      \out_pix3_reg_1111_reg[29]\(29 downto 0) => out_pix3_reg_1111(29 downto 0),
      \out_pix4_sum1_reg_1167_reg[29]\(29 downto 0) => out_pix4_sum1_reg_1167(29 downto 0),
      \out_pix4_sum2_reg_1186_reg[29]\(29 downto 0) => out_pix4_sum2_reg_1186(29 downto 0),
      \out_pix4_sum6_reg_1145_reg[29]\(29 downto 0) => out_pix4_sum6_reg_1145(29 downto 0),
      \q_tmp_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_41,
      \q_tmp_reg[0]_0\ => sobel_filter_gmem1_m_axi_U_n_43,
      \q_tmp_reg[0]_1\(0) => ap_rst_n_inv,
      \q_tmp_reg[0]_2\ => sobel_filter_gmem1_m_axi_U_n_51,
      \q_tmp_reg[0]_3\ => sobel_filter_gmem1_m_axi_U_n_52,
      tmp_11_fu_960_p1(1 downto 0) => tmp_11_fu_960_p1(4 downto 3),
      \val_reg_1331_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_56,
      \x_weight_0_i_reg_404_reg[2]\ => \edge_val_1_i_reg_1318[5]_i_4_n_8\,
      \x_weight_0_i_reg_404_reg[5]\ => \edge_val_1_i_reg_1318[6]_i_2_n_8\
    );
sobel_filter_mac_bkb_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb
     port map (
      A(7 downto 0) => gmem0_RDATA(7 downto 0),
      B(0) => sobel_filter_mac_bkb_U7_n_13,
      CEA2 => reg_4980,
      CEB2 => ap_NS_fsm(34),
      CEP => y_weight_1_i_reg_427,
      DUMMY_MUX_Z => sobel_filter_mac_bkb_U7_n_12,
      E(0) => ap_NS_fsm113_out,
      P(31) => sobel_filter_mac_bkb_U7_n_15,
      P(30) => sobel_filter_mac_bkb_U7_n_16,
      P(29) => sobel_filter_mac_bkb_U7_n_17,
      P(28) => sobel_filter_mac_bkb_U7_n_18,
      P(27) => sobel_filter_mac_bkb_U7_n_19,
      P(26) => sobel_filter_mac_bkb_U7_n_20,
      P(25) => sobel_filter_mac_bkb_U7_n_21,
      P(24) => sobel_filter_mac_bkb_U7_n_22,
      P(23) => sobel_filter_mac_bkb_U7_n_23,
      P(22) => sobel_filter_mac_bkb_U7_n_24,
      P(21) => sobel_filter_mac_bkb_U7_n_25,
      P(20) => sobel_filter_mac_bkb_U7_n_26,
      P(19) => sobel_filter_mac_bkb_U7_n_27,
      P(18) => sobel_filter_mac_bkb_U7_n_28,
      P(17) => sobel_filter_mac_bkb_U7_n_29,
      P(16) => sobel_filter_mac_bkb_U7_n_30,
      P(15) => sobel_filter_mac_bkb_U7_n_31,
      P(14) => sobel_filter_mac_bkb_U7_n_32,
      P(13) => sobel_filter_mac_bkb_U7_n_33,
      P(12) => sobel_filter_mac_bkb_U7_n_34,
      P(11) => sobel_filter_mac_bkb_U7_n_35,
      P(10) => sobel_filter_mac_bkb_U7_n_36,
      P(9) => sobel_filter_mac_bkb_U7_n_37,
      P(8) => sobel_filter_mac_bkb_U7_n_38,
      P(7) => sobel_filter_mac_bkb_U7_n_39,
      P(6) => sobel_filter_mac_bkb_U7_n_40,
      P(5) => sobel_filter_mac_bkb_U7_n_41,
      P(4) => sobel_filter_mac_bkb_U7_n_42,
      P(3) => sobel_filter_mac_bkb_U7_n_43,
      P(2) => sobel_filter_mac_bkb_U7_n_44,
      P(1) => sobel_filter_mac_bkb_U7_n_45,
      P(0) => sobel_filter_mac_bkb_U7_n_46,
      Q(4) => ap_CS_fsm_state37,
      Q(3) => ap_CS_fsm_state33,
      Q(2) => ap_CS_fsm_state32,
      Q(1) => ap_CS_fsm_state31,
      Q(0) => ap_CS_fsm_state30,
      SR(0) => i_0_i_reg_416,
      ap_clk => ap_clk,
      \i_0_i_reg_416_reg[1]\(1 downto 0) => p_shl5_cast_fu_730_p1(3 downto 2),
      j_0_i_reg_451(1 downto 0) => j_0_i_reg_451(1 downto 0),
      \j_2_reg_1265_reg[8]\ => sobel_filter_mac_bkb_U7_n_10,
      \j_reg_380_reg[10]\(10) => \j_reg_380_reg_n_8_[10]\,
      \j_reg_380_reg[10]\(9) => \j_reg_380_reg_n_8_[9]\,
      \j_reg_380_reg[10]\(8) => \j_reg_380_reg_n_8_[8]\,
      \j_reg_380_reg[10]\(7) => \j_reg_380_reg_n_8_[7]\,
      \j_reg_380_reg[10]\(6) => \j_reg_380_reg_n_8_[6]\,
      \j_reg_380_reg[10]\(5) => \j_reg_380_reg_n_8_[5]\,
      \j_reg_380_reg[10]\(4) => \j_reg_380_reg_n_8_[4]\,
      \j_reg_380_reg[10]\(3) => \j_reg_380_reg_n_8_[3]\,
      \j_reg_380_reg[10]\(2) => \j_reg_380_reg_n_8_[2]\,
      \j_reg_380_reg[10]\(1) => \j_reg_380_reg_n_8_[1]\,
      \j_reg_380_reg[10]\(0) => \j_reg_380_reg_n_8_[0]\,
      \^p\ => sobel_filter_mac_bkb_U7_n_9,
      \tmp_37_reg_1283_reg[3]\(3 downto 0) => tmp_37_reg_1283(3 downto 0)
    );
\tmp_18_reg_1249[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(2),
      O => i_7_fu_706_p2(0)
    );
\tmp_18_reg_1249[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(2),
      I1 => p_shl5_cast_fu_730_p1(3),
      O => \tmp_18_reg_1249[1]_i_1_n_8\
    );
\tmp_18_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_mac_bkb_U7_n_12,
      D => i_7_fu_706_p2(0),
      Q => tmp_18_reg_1249(0),
      R => '0'
    );
\tmp_18_reg_1249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_mac_bkb_U7_n_12,
      D => \tmp_18_reg_1249[1]_i_1_n_8\,
      Q => tmp_18_reg_1249(1),
      R => '0'
    );
\tmp_23_reg_1278[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_0_i_reg_451(0),
      O => j_3_fu_770_p2(0)
    );
\tmp_23_reg_1278[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_0_i_reg_451(1),
      I1 => j_0_i_reg_451(0),
      O => tmp_23_fu_776_p2(1)
    );
\tmp_23_reg_1278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(32),
      D => j_3_fu_770_p2(0),
      Q => tmp_23_reg_1278(0),
      R => '0'
    );
\tmp_23_reg_1278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(32),
      D => tmp_23_fu_776_p2(1),
      Q => tmp_23_reg_1278(1),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(0),
      Q => tmp_25_cast1_reg_1124(0),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(10),
      Q => tmp_25_cast1_reg_1124(10),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(11),
      Q => tmp_25_cast1_reg_1124(11),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(12),
      Q => tmp_25_cast1_reg_1124(12),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(13),
      Q => tmp_25_cast1_reg_1124(13),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(14),
      Q => tmp_25_cast1_reg_1124(14),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(15),
      Q => tmp_25_cast1_reg_1124(15),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(16),
      Q => tmp_25_cast1_reg_1124(16),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(17),
      Q => tmp_25_cast1_reg_1124(17),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(18),
      Q => tmp_25_cast1_reg_1124(18),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(19),
      Q => tmp_25_cast1_reg_1124(19),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(1),
      Q => tmp_25_cast1_reg_1124(1),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(20),
      Q => tmp_25_cast1_reg_1124(20),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(21),
      Q => tmp_25_cast1_reg_1124(21),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(22),
      Q => tmp_25_cast1_reg_1124(22),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(23),
      Q => tmp_25_cast1_reg_1124(23),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(24),
      Q => tmp_25_cast1_reg_1124(24),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(25),
      Q => tmp_25_cast1_reg_1124(25),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(26),
      Q => tmp_25_cast1_reg_1124(26),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(27),
      Q => tmp_25_cast1_reg_1124(27),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(28),
      Q => tmp_25_cast1_reg_1124(28),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(29),
      Q => tmp_25_cast1_reg_1124(29),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(2),
      Q => tmp_25_cast1_reg_1124(2),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(3),
      Q => tmp_25_cast1_reg_1124(3),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(4),
      Q => tmp_25_cast1_reg_1124(4),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(5),
      Q => tmp_25_cast1_reg_1124(5),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(6),
      Q => tmp_25_cast1_reg_1124(6),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(7),
      Q => tmp_25_cast1_reg_1124(7),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(8),
      Q => tmp_25_cast1_reg_1124(8),
      R => '0'
    );
\tmp_25_cast_reg_1119_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm133_out,
      D => out_pix3_reg_1111(9),
      Q => tmp_25_cast1_reg_1124(9),
      R => '0'
    );
\tmp_2_reg_1205[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(2),
      I1 => \i4_reg_368_reg__0\(6),
      O => \tmp_2_reg_1205[13]_i_2_n_8\
    );
\tmp_2_reg_1205[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(1),
      I1 => \i4_reg_368_reg__0\(5),
      O => \tmp_2_reg_1205[13]_i_3_n_8\
    );
\tmp_2_reg_1205[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(0),
      I1 => \i4_reg_368_reg__0\(4),
      O => \tmp_2_reg_1205[13]_i_4_n_8\
    );
\tmp_2_reg_1205[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(3),
      O => \tmp_2_reg_1205[13]_i_5_n_8\
    );
\tmp_2_reg_1205[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(6),
      I1 => \i4_reg_368_reg__0\(10),
      O => \tmp_2_reg_1205[17]_i_2_n_8\
    );
\tmp_2_reg_1205[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(5),
      I1 => \i4_reg_368_reg__0\(9),
      O => \tmp_2_reg_1205[17]_i_3_n_8\
    );
\tmp_2_reg_1205[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(4),
      I1 => \i4_reg_368_reg__0\(8),
      O => \tmp_2_reg_1205[17]_i_4_n_8\
    );
\tmp_2_reg_1205[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(3),
      I1 => \i4_reg_368_reg__0\(7),
      O => \tmp_2_reg_1205[17]_i_5_n_8\
    );
\tmp_2_reg_1205[21]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(10),
      O => \tmp_2_reg_1205[21]_i_2_n_8\
    );
\tmp_2_reg_1205[21]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(9),
      O => \tmp_2_reg_1205[21]_i_3_n_8\
    );
\tmp_2_reg_1205[21]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(8),
      O => \tmp_2_reg_1205[21]_i_4_n_8\
    );
\tmp_2_reg_1205[21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(7),
      O => \tmp_2_reg_1205[21]_i_5_n_8\
    );
\tmp_2_reg_1205[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sobel_filter_gmem1_m_axi_U_n_60,
      I1 => ap_CS_fsm_state29,
      O => \tmp_2_reg_1205[22]_i_1_n_8\
    );
\tmp_2_reg_1205[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(0),
      O => \tmp_2_reg_1205[9]_i_2_n_8\
    );
\tmp_2_reg_1205[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(2),
      O => \tmp_2_reg_1205[9]_i_3_n_8\
    );
\tmp_2_reg_1205[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_368_reg__0\(1),
      O => \tmp_2_reg_1205[9]_i_4_n_8\
    );
\tmp_2_reg_1205_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(3),
      Q => tmp_2_reg_1205(10),
      R => '0'
    );
\tmp_2_reg_1205_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(4),
      Q => tmp_2_reg_1205(11),
      R => '0'
    );
\tmp_2_reg_1205_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(5),
      Q => tmp_2_reg_1205(12),
      R => '0'
    );
\tmp_2_reg_1205_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(6),
      Q => tmp_2_reg_1205(13),
      R => '0'
    );
\tmp_2_reg_1205_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1205_reg[9]_i_1_n_8\,
      CO(3) => \tmp_2_reg_1205_reg[13]_i_1_n_8\,
      CO(2) => \tmp_2_reg_1205_reg[13]_i_1_n_9\,
      CO(1) => \tmp_2_reg_1205_reg[13]_i_1_n_10\,
      CO(0) => \tmp_2_reg_1205_reg[13]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 1) => \i4_reg_368_reg__0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(6 downto 3),
      S(3) => \tmp_2_reg_1205[13]_i_2_n_8\,
      S(2) => \tmp_2_reg_1205[13]_i_3_n_8\,
      S(1) => \tmp_2_reg_1205[13]_i_4_n_8\,
      S(0) => \tmp_2_reg_1205[13]_i_5_n_8\
    );
\tmp_2_reg_1205_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(7),
      Q => tmp_2_reg_1205(14),
      R => '0'
    );
\tmp_2_reg_1205_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(8),
      Q => tmp_2_reg_1205(15),
      R => '0'
    );
\tmp_2_reg_1205_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(9),
      Q => tmp_2_reg_1205(16),
      R => '0'
    );
\tmp_2_reg_1205_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(10),
      Q => tmp_2_reg_1205(17),
      R => '0'
    );
\tmp_2_reg_1205_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1205_reg[13]_i_1_n_8\,
      CO(3) => \tmp_2_reg_1205_reg[17]_i_1_n_8\,
      CO(2) => \tmp_2_reg_1205_reg[17]_i_1_n_9\,
      CO(1) => \tmp_2_reg_1205_reg[17]_i_1_n_10\,
      CO(0) => \tmp_2_reg_1205_reg[17]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \i4_reg_368_reg__0\(6 downto 3),
      O(3 downto 0) => p_0_in(10 downto 7),
      S(3) => \tmp_2_reg_1205[17]_i_2_n_8\,
      S(2) => \tmp_2_reg_1205[17]_i_3_n_8\,
      S(1) => \tmp_2_reg_1205[17]_i_4_n_8\,
      S(0) => \tmp_2_reg_1205[17]_i_5_n_8\
    );
\tmp_2_reg_1205_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(11),
      Q => tmp_2_reg_1205(18),
      R => '0'
    );
\tmp_2_reg_1205_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(12),
      Q => tmp_2_reg_1205(19),
      R => '0'
    );
\tmp_2_reg_1205_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(13),
      Q => tmp_2_reg_1205(20),
      R => '0'
    );
\tmp_2_reg_1205_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(14),
      Q => tmp_2_reg_1205(21),
      R => '0'
    );
\tmp_2_reg_1205_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1205_reg[17]_i_1_n_8\,
      CO(3) => \tmp_2_reg_1205_reg[21]_i_1_n_8\,
      CO(2) => \tmp_2_reg_1205_reg[21]_i_1_n_9\,
      CO(1) => \tmp_2_reg_1205_reg[21]_i_1_n_10\,
      CO(0) => \tmp_2_reg_1205_reg[21]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 0) => \i4_reg_368_reg__0\(10 downto 7),
      O(3 downto 0) => p_0_in(14 downto 11),
      S(3) => \tmp_2_reg_1205[21]_i_2_n_8\,
      S(2) => \tmp_2_reg_1205[21]_i_3_n_8\,
      S(1) => \tmp_2_reg_1205[21]_i_4_n_8\,
      S(0) => \tmp_2_reg_1205[21]_i_5_n_8\
    );
\tmp_2_reg_1205_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(15),
      Q => tmp_2_reg_1205(22),
      R => '0'
    );
\tmp_2_reg_1205_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_1205_reg[21]_i_1_n_8\,
      CO(3 downto 0) => \NLW_tmp_2_reg_1205_reg[22]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_2_reg_1205_reg[22]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(15),
      S(3 downto 0) => B"0001"
    );
\tmp_2_reg_1205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(0),
      Q => tmp_2_reg_1205(7),
      R => '0'
    );
\tmp_2_reg_1205_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(1),
      Q => tmp_2_reg_1205(8),
      R => '0'
    );
\tmp_2_reg_1205_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1205[22]_i_1_n_8\,
      D => p_0_in(2),
      Q => tmp_2_reg_1205(9),
      R => '0'
    );
\tmp_2_reg_1205_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_2_reg_1205_reg[9]_i_1_n_8\,
      CO(2) => \tmp_2_reg_1205_reg[9]_i_1_n_9\,
      CO(1) => \tmp_2_reg_1205_reg[9]_i_1_n_10\,
      CO(0) => \tmp_2_reg_1205_reg[9]_i_1_n_11\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_2_reg_1205[9]_i_2_n_8\,
      DI(0) => '0',
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_tmp_2_reg_1205_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_2_reg_1205[9]_i_3_n_8\,
      S(2) => \tmp_2_reg_1205[9]_i_4_n_8\,
      S(1) => \i4_reg_368_reg__0\(0),
      S(0) => '0'
    );
\tmp_35_reg_1254[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(3),
      I1 => p_shl5_cast_fu_730_p1(2),
      O => i_7_fu_706_p2(1)
    );
\tmp_35_reg_1254[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(3),
      I1 => p_shl5_cast_fu_730_p1(2),
      O => tmp_35_fu_734_p2(2)
    );
\tmp_35_reg_1254[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_shl5_cast_fu_730_p1(2),
      I1 => p_shl5_cast_fu_730_p1(3),
      O => tmp_35_fu_734_p2(3)
    );
\tmp_35_reg_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_mac_bkb_U7_n_12,
      D => p_shl5_cast_fu_730_p1(2),
      Q => tmp_35_reg_1254(0),
      R => '0'
    );
\tmp_35_reg_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_mac_bkb_U7_n_12,
      D => i_7_fu_706_p2(1),
      Q => tmp_35_reg_1254(1),
      R => '0'
    );
\tmp_35_reg_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_mac_bkb_U7_n_12,
      D => tmp_35_fu_734_p2(2),
      Q => tmp_35_reg_1254(2),
      R => '0'
    );
\tmp_35_reg_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_mac_bkb_U7_n_12,
      D => tmp_35_fu_734_p2(3),
      Q => tmp_35_reg_1254(3),
      R => '0'
    );
\tmp_37_reg_1283[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_0_i_reg_451(0),
      I1 => tmp_35_reg_1254(0),
      O => tmp_37_fu_786_p2(0)
    );
\tmp_37_reg_1283[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_35_reg_1254(0),
      I1 => j_0_i_reg_451(0),
      I2 => tmp_35_reg_1254(1),
      I3 => j_0_i_reg_451(1),
      O => tmp_37_fu_786_p2(1)
    );
\tmp_37_reg_1283[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566A6A6A"
    )
        port map (
      I0 => tmp_35_reg_1254(2),
      I1 => j_0_i_reg_451(1),
      I2 => tmp_35_reg_1254(1),
      I3 => j_0_i_reg_451(0),
      I4 => tmp_35_reg_1254(0),
      O => tmp_37_fu_786_p2(2)
    );
\tmp_37_reg_1283[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A6A6AAAAAAAAA"
    )
        port map (
      I0 => tmp_35_reg_1254(3),
      I1 => j_0_i_reg_451(1),
      I2 => tmp_35_reg_1254(1),
      I3 => j_0_i_reg_451(0),
      I4 => tmp_35_reg_1254(0),
      I5 => tmp_35_reg_1254(2),
      O => tmp_37_fu_786_p2(3)
    );
\tmp_37_reg_1283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(32),
      D => tmp_37_fu_786_p2(0),
      Q => tmp_37_reg_1283(0),
      R => '0'
    );
\tmp_37_reg_1283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(32),
      D => tmp_37_fu_786_p2(1),
      Q => tmp_37_reg_1283(1),
      R => '0'
    );
\tmp_37_reg_1283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(32),
      D => tmp_37_fu_786_p2(2),
      Q => tmp_37_reg_1283(2),
      R => '0'
    );
\tmp_37_reg_1283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(32),
      D => tmp_37_fu_786_p2(3),
      Q => tmp_37_reg_1283(3),
      R => '0'
    );
\val_reg_1331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(0),
      Q => val_reg_1331(0),
      R => '0'
    );
\val_reg_1331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(1),
      Q => val_reg_1331(1),
      R => '0'
    );
\val_reg_1331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(2),
      Q => val_reg_1331(2),
      R => '0'
    );
\val_reg_1331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(3),
      Q => val_reg_1331(3),
      R => '0'
    );
\val_reg_1331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(4),
      Q => val_reg_1331(4),
      R => '0'
    );
\val_reg_1331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(5),
      Q => val_reg_1331(5),
      R => '0'
    );
\val_reg_1331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(6),
      Q => val_reg_1331(6),
      R => '0'
    );
\val_reg_1331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_RREADY,
      D => gmem1_RDATA(7),
      Q => val_reg_1331(7),
      R => '0'
    );
\x_weight_0_i_reg_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(0),
      Q => \x_weight_0_i_reg_404_reg_n_8_[0]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(10),
      Q => \x_weight_0_i_reg_404_reg_n_8_[10]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(11),
      Q => \x_weight_0_i_reg_404_reg_n_8_[11]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(12),
      Q => \x_weight_0_i_reg_404_reg_n_8_[12]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(13),
      Q => \x_weight_0_i_reg_404_reg_n_8_[13]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(14),
      Q => \x_weight_0_i_reg_404_reg_n_8_[14]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(15),
      Q => \x_weight_0_i_reg_404_reg_n_8_[15]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(16),
      Q => \x_weight_0_i_reg_404_reg_n_8_[16]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(17),
      Q => \x_weight_0_i_reg_404_reg_n_8_[17]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(18),
      Q => \x_weight_0_i_reg_404_reg_n_8_[18]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(19),
      Q => \x_weight_0_i_reg_404_reg_n_8_[19]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(1),
      Q => \x_weight_0_i_reg_404_reg_n_8_[1]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(20),
      Q => \x_weight_0_i_reg_404_reg_n_8_[20]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(21),
      Q => \x_weight_0_i_reg_404_reg_n_8_[21]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(22),
      Q => \x_weight_0_i_reg_404_reg_n_8_[22]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(23),
      Q => \x_weight_0_i_reg_404_reg_n_8_[23]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(24),
      Q => \x_weight_0_i_reg_404_reg_n_8_[24]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(25),
      Q => \x_weight_0_i_reg_404_reg_n_8_[25]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(26),
      Q => \x_weight_0_i_reg_404_reg_n_8_[26]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(27),
      Q => \x_weight_0_i_reg_404_reg_n_8_[27]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(28),
      Q => \x_weight_0_i_reg_404_reg_n_8_[28]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(29),
      Q => \x_weight_0_i_reg_404_reg_n_8_[29]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(2),
      Q => \x_weight_0_i_reg_404_reg_n_8_[2]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(30),
      Q => \x_weight_0_i_reg_404_reg_n_8_[30]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(31),
      Q => \x_weight_0_i_reg_404_reg_n_8_[31]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(3),
      Q => \x_weight_0_i_reg_404_reg_n_8_[3]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(4),
      Q => \x_weight_0_i_reg_404_reg_n_8_[4]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(5),
      Q => \x_weight_0_i_reg_404_reg_n_8_[5]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(6),
      Q => \x_weight_0_i_reg_404_reg_n_8_[6]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(7),
      Q => \x_weight_0_i_reg_404_reg_n_8_[7]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(8),
      Q => \x_weight_0_i_reg_404_reg_n_8_[8]\,
      R => i_0_i_reg_416
    );
\x_weight_0_i_reg_404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => x_weight_1_i_reg_439(9),
      Q => \x_weight_0_i_reg_404_reg_n_8_[9]\,
      R => i_0_i_reg_416
    );
\x_weight_1_i_reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_32_n_8,
      Q => x_weight_1_i_reg_439(0),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_22_n_8,
      Q => x_weight_1_i_reg_439(10),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_21_n_8,
      Q => x_weight_1_i_reg_439(11),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_20_n_8,
      Q => x_weight_1_i_reg_439(12),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_19_n_8,
      Q => x_weight_1_i_reg_439(13),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_18_n_8,
      Q => x_weight_1_i_reg_439(14),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_17_n_8,
      Q => x_weight_1_i_reg_439(15),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_16_n_8,
      Q => x_weight_1_i_reg_439(16),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_15_n_8,
      Q => x_weight_1_i_reg_439(17),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_14_n_8,
      Q => x_weight_1_i_reg_439(18),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_13_n_8,
      Q => x_weight_1_i_reg_439(19),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_31_n_8,
      Q => x_weight_1_i_reg_439(1),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_12_n_8,
      Q => x_weight_1_i_reg_439(20),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_11_n_8,
      Q => x_weight_1_i_reg_439(21),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_10_n_8,
      Q => x_weight_1_i_reg_439(22),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_9_n_8,
      Q => x_weight_1_i_reg_439(23),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_8_n_8,
      Q => x_weight_1_i_reg_439(24),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_7_n_8,
      Q => x_weight_1_i_reg_439(25),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_6_n_8,
      Q => x_weight_1_i_reg_439(26),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_5_n_8,
      Q => x_weight_1_i_reg_439(27),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_4_n_8,
      Q => x_weight_1_i_reg_439(28),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_3_n_8,
      Q => x_weight_1_i_reg_439(29),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_30_n_8,
      Q => x_weight_1_i_reg_439(2),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_2_n_8,
      Q => x_weight_1_i_reg_439(30),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_1_n_8,
      Q => x_weight_1_i_reg_439(31),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_29_n_8,
      Q => x_weight_1_i_reg_439(3),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_28_n_8,
      Q => x_weight_1_i_reg_439(4),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_27_n_8,
      Q => x_weight_1_i_reg_439(5),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_26_n_8,
      Q => x_weight_1_i_reg_439(6),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_25_n_8,
      Q => x_weight_1_i_reg_439(7),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_24_n_8,
      Q => x_weight_1_i_reg_439(8),
      R => '0'
    );
\x_weight_1_i_reg_439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_weight_1_i_reg_427,
      D => x_weight_reg_1308_reg_i_23_n_8,
      Q => x_weight_1_i_reg_439(9),
      R => '0'
    );
x_weight_reg_1308_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => gmem0_RDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_x_weight_reg_1308_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \g0_b2__0_n_8\,
      B(16) => \g0_b2__0_n_8\,
      B(15) => \g0_b2__0_n_8\,
      B(14) => \g0_b2__0_n_8\,
      B(13) => \g0_b2__0_n_8\,
      B(12) => \g0_b2__0_n_8\,
      B(11) => \g0_b2__0_n_8\,
      B(10) => \g0_b2__0_n_8\,
      B(9) => \g0_b2__0_n_8\,
      B(8) => \g0_b2__0_n_8\,
      B(7) => \g0_b2__0_n_8\,
      B(6) => \g0_b2__0_n_8\,
      B(5) => \g0_b2__0_n_8\,
      B(4) => \g0_b2__0_n_8\,
      B(3) => \g0_b2__0_n_8\,
      B(2) => \g0_b2__0_n_8\,
      B(1) => \g0_b1__0_n_8\,
      B(0) => sobel_filter_mac_bkb_U7_n_13,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_x_weight_reg_1308_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => x_weight_reg_1308_reg_i_1_n_8,
      C(46) => x_weight_reg_1308_reg_i_1_n_8,
      C(45) => x_weight_reg_1308_reg_i_1_n_8,
      C(44) => x_weight_reg_1308_reg_i_1_n_8,
      C(43) => x_weight_reg_1308_reg_i_1_n_8,
      C(42) => x_weight_reg_1308_reg_i_1_n_8,
      C(41) => x_weight_reg_1308_reg_i_1_n_8,
      C(40) => x_weight_reg_1308_reg_i_1_n_8,
      C(39) => x_weight_reg_1308_reg_i_1_n_8,
      C(38) => x_weight_reg_1308_reg_i_1_n_8,
      C(37) => x_weight_reg_1308_reg_i_1_n_8,
      C(36) => x_weight_reg_1308_reg_i_1_n_8,
      C(35) => x_weight_reg_1308_reg_i_1_n_8,
      C(34) => x_weight_reg_1308_reg_i_1_n_8,
      C(33) => x_weight_reg_1308_reg_i_1_n_8,
      C(32) => x_weight_reg_1308_reg_i_1_n_8,
      C(31) => x_weight_reg_1308_reg_i_1_n_8,
      C(30) => x_weight_reg_1308_reg_i_2_n_8,
      C(29) => x_weight_reg_1308_reg_i_3_n_8,
      C(28) => x_weight_reg_1308_reg_i_4_n_8,
      C(27) => x_weight_reg_1308_reg_i_5_n_8,
      C(26) => x_weight_reg_1308_reg_i_6_n_8,
      C(25) => x_weight_reg_1308_reg_i_7_n_8,
      C(24) => x_weight_reg_1308_reg_i_8_n_8,
      C(23) => x_weight_reg_1308_reg_i_9_n_8,
      C(22) => x_weight_reg_1308_reg_i_10_n_8,
      C(21) => x_weight_reg_1308_reg_i_11_n_8,
      C(20) => x_weight_reg_1308_reg_i_12_n_8,
      C(19) => x_weight_reg_1308_reg_i_13_n_8,
      C(18) => x_weight_reg_1308_reg_i_14_n_8,
      C(17) => x_weight_reg_1308_reg_i_15_n_8,
      C(16) => x_weight_reg_1308_reg_i_16_n_8,
      C(15) => x_weight_reg_1308_reg_i_17_n_8,
      C(14) => x_weight_reg_1308_reg_i_18_n_8,
      C(13) => x_weight_reg_1308_reg_i_19_n_8,
      C(12) => x_weight_reg_1308_reg_i_20_n_8,
      C(11) => x_weight_reg_1308_reg_i_21_n_8,
      C(10) => x_weight_reg_1308_reg_i_22_n_8,
      C(9) => x_weight_reg_1308_reg_i_23_n_8,
      C(8) => x_weight_reg_1308_reg_i_24_n_8,
      C(7) => x_weight_reg_1308_reg_i_25_n_8,
      C(6) => x_weight_reg_1308_reg_i_26_n_8,
      C(5) => x_weight_reg_1308_reg_i_27_n_8,
      C(4) => x_weight_reg_1308_reg_i_28_n_8,
      C(3) => x_weight_reg_1308_reg_i_29_n_8,
      C(2) => x_weight_reg_1308_reg_i_30_n_8,
      C(1) => x_weight_reg_1308_reg_i_31_n_8,
      C(0) => x_weight_reg_1308_reg_i_32_n_8,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_x_weight_reg_1308_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_x_weight_reg_1308_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => reg_4980,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_CS_fsm_state33,
      CEB2 => ap_NS_fsm(34),
      CEC => y_weight_1_i_reg_427,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state35,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_x_weight_reg_1308_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_x_weight_reg_1308_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_x_weight_reg_1308_reg_P_UNCONNECTED(47 downto 32),
      P(31) => x_weight_reg_1308_reg_n_82,
      P(30) => x_weight_reg_1308_reg_n_83,
      P(29) => x_weight_reg_1308_reg_n_84,
      P(28) => x_weight_reg_1308_reg_n_85,
      P(27) => x_weight_reg_1308_reg_n_86,
      P(26) => x_weight_reg_1308_reg_n_87,
      P(25) => x_weight_reg_1308_reg_n_88,
      P(24) => x_weight_reg_1308_reg_n_89,
      P(23) => x_weight_reg_1308_reg_n_90,
      P(22) => x_weight_reg_1308_reg_n_91,
      P(21) => x_weight_reg_1308_reg_n_92,
      P(20) => x_weight_reg_1308_reg_n_93,
      P(19) => x_weight_reg_1308_reg_n_94,
      P(18) => x_weight_reg_1308_reg_n_95,
      P(17) => x_weight_reg_1308_reg_n_96,
      P(16) => x_weight_reg_1308_reg_n_97,
      P(15) => x_weight_reg_1308_reg_n_98,
      P(14) => x_weight_reg_1308_reg_n_99,
      P(13) => x_weight_reg_1308_reg_n_100,
      P(12) => x_weight_reg_1308_reg_n_101,
      P(11) => x_weight_reg_1308_reg_n_102,
      P(10) => x_weight_reg_1308_reg_n_103,
      P(9) => x_weight_reg_1308_reg_n_104,
      P(8) => x_weight_reg_1308_reg_n_105,
      P(7) => x_weight_reg_1308_reg_n_106,
      P(6) => x_weight_reg_1308_reg_n_107,
      P(5) => x_weight_reg_1308_reg_n_108,
      P(4) => x_weight_reg_1308_reg_n_109,
      P(3) => x_weight_reg_1308_reg_n_110,
      P(2) => x_weight_reg_1308_reg_n_111,
      P(1) => x_weight_reg_1308_reg_n_112,
      P(0) => x_weight_reg_1308_reg_n_113,
      PATTERNBDETECT => NLW_x_weight_reg_1308_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_x_weight_reg_1308_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_x_weight_reg_1308_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_x_weight_reg_1308_reg_UNDERFLOW_UNCONNECTED
    );
x_weight_reg_1308_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[31]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_82,
      O => x_weight_reg_1308_reg_i_1_n_8
    );
x_weight_reg_1308_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[22]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_91,
      O => x_weight_reg_1308_reg_i_10_n_8
    );
x_weight_reg_1308_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[21]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_92,
      O => x_weight_reg_1308_reg_i_11_n_8
    );
x_weight_reg_1308_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[20]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_93,
      O => x_weight_reg_1308_reg_i_12_n_8
    );
x_weight_reg_1308_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[19]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_94,
      O => x_weight_reg_1308_reg_i_13_n_8
    );
x_weight_reg_1308_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[18]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_95,
      O => x_weight_reg_1308_reg_i_14_n_8
    );
x_weight_reg_1308_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[17]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_96,
      O => x_weight_reg_1308_reg_i_15_n_8
    );
x_weight_reg_1308_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[16]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_97,
      O => x_weight_reg_1308_reg_i_16_n_8
    );
x_weight_reg_1308_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[15]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_98,
      O => x_weight_reg_1308_reg_i_17_n_8
    );
x_weight_reg_1308_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[14]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_99,
      O => x_weight_reg_1308_reg_i_18_n_8
    );
x_weight_reg_1308_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[13]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_100,
      O => x_weight_reg_1308_reg_i_19_n_8
    );
x_weight_reg_1308_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[30]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_83,
      O => x_weight_reg_1308_reg_i_2_n_8
    );
x_weight_reg_1308_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[12]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_101,
      O => x_weight_reg_1308_reg_i_20_n_8
    );
x_weight_reg_1308_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[11]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_102,
      O => x_weight_reg_1308_reg_i_21_n_8
    );
x_weight_reg_1308_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[10]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_103,
      O => x_weight_reg_1308_reg_i_22_n_8
    );
x_weight_reg_1308_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[9]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_104,
      O => x_weight_reg_1308_reg_i_23_n_8
    );
x_weight_reg_1308_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[8]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_105,
      O => x_weight_reg_1308_reg_i_24_n_8
    );
x_weight_reg_1308_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[7]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_106,
      O => x_weight_reg_1308_reg_i_25_n_8
    );
x_weight_reg_1308_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[6]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_107,
      O => x_weight_reg_1308_reg_i_26_n_8
    );
x_weight_reg_1308_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[5]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_108,
      O => x_weight_reg_1308_reg_i_27_n_8
    );
x_weight_reg_1308_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[4]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_109,
      O => x_weight_reg_1308_reg_i_28_n_8
    );
x_weight_reg_1308_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[3]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_110,
      O => x_weight_reg_1308_reg_i_29_n_8
    );
x_weight_reg_1308_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[29]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_84,
      O => x_weight_reg_1308_reg_i_3_n_8
    );
x_weight_reg_1308_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[2]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_111,
      O => x_weight_reg_1308_reg_i_30_n_8
    );
x_weight_reg_1308_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[1]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_112,
      O => x_weight_reg_1308_reg_i_31_n_8
    );
x_weight_reg_1308_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[0]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_113,
      O => x_weight_reg_1308_reg_i_32_n_8
    );
x_weight_reg_1308_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[28]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_85,
      O => x_weight_reg_1308_reg_i_4_n_8
    );
x_weight_reg_1308_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[27]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_86,
      O => x_weight_reg_1308_reg_i_5_n_8
    );
x_weight_reg_1308_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[26]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_87,
      O => x_weight_reg_1308_reg_i_6_n_8
    );
x_weight_reg_1308_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[25]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_88,
      O => x_weight_reg_1308_reg_i_7_n_8
    );
x_weight_reg_1308_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[24]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_89,
      O => x_weight_reg_1308_reg_i_8_n_8
    );
x_weight_reg_1308_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB0888"
    )
        port map (
      I0 => \x_weight_0_i_reg_404_reg_n_8_[23]\,
      I1 => ap_CS_fsm_state31,
      I2 => p_shl5_cast_fu_730_p1(3),
      I3 => p_shl5_cast_fu_730_p1(2),
      I4 => x_weight_reg_1308_reg_n_90,
      O => x_weight_reg_1308_reg_i_9_n_8
    );
\y_weight_0_i_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_46,
      Q => \y_weight_0_i_reg_392_reg_n_8_[0]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_36,
      Q => \y_weight_0_i_reg_392_reg_n_8_[10]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_35,
      Q => \y_weight_0_i_reg_392_reg_n_8_[11]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_34,
      Q => \y_weight_0_i_reg_392_reg_n_8_[12]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_33,
      Q => \y_weight_0_i_reg_392_reg_n_8_[13]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_32,
      Q => \y_weight_0_i_reg_392_reg_n_8_[14]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_31,
      Q => \y_weight_0_i_reg_392_reg_n_8_[15]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_30,
      Q => \y_weight_0_i_reg_392_reg_n_8_[16]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_29,
      Q => \y_weight_0_i_reg_392_reg_n_8_[17]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_28,
      Q => \y_weight_0_i_reg_392_reg_n_8_[18]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_27,
      Q => \y_weight_0_i_reg_392_reg_n_8_[19]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_45,
      Q => \y_weight_0_i_reg_392_reg_n_8_[1]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_26,
      Q => \y_weight_0_i_reg_392_reg_n_8_[20]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_25,
      Q => \y_weight_0_i_reg_392_reg_n_8_[21]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_24,
      Q => \y_weight_0_i_reg_392_reg_n_8_[22]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_23,
      Q => \y_weight_0_i_reg_392_reg_n_8_[23]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_22,
      Q => \y_weight_0_i_reg_392_reg_n_8_[24]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_21,
      Q => \y_weight_0_i_reg_392_reg_n_8_[25]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_20,
      Q => \y_weight_0_i_reg_392_reg_n_8_[26]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_19,
      Q => \y_weight_0_i_reg_392_reg_n_8_[27]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_18,
      Q => \y_weight_0_i_reg_392_reg_n_8_[28]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_17,
      Q => \y_weight_0_i_reg_392_reg_n_8_[29]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_44,
      Q => \y_weight_0_i_reg_392_reg_n_8_[2]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_16,
      Q => \y_weight_0_i_reg_392_reg_n_8_[30]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_15,
      Q => \y_weight_0_i_reg_392_reg_n_8_[31]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_43,
      Q => \y_weight_0_i_reg_392_reg_n_8_[3]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_42,
      Q => \y_weight_0_i_reg_392_reg_n_8_[4]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_41,
      Q => \y_weight_0_i_reg_392_reg_n_8_[5]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_40,
      Q => \y_weight_0_i_reg_392_reg_n_8_[6]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_39,
      Q => \y_weight_0_i_reg_392_reg_n_8_[7]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_38,
      Q => \y_weight_0_i_reg_392_reg_n_8_[8]\,
      R => i_0_i_reg_416
    );
\y_weight_0_i_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm113_out,
      D => sobel_filter_mac_bkb_U7_n_37,
      Q => \y_weight_0_i_reg_392_reg_n_8_[9]\,
      R => i_0_i_reg_416
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_sobel_filter_0_0,sobel_filter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sobel_filter,Vivado 2018.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_gmem0_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "56'b00000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "56'b00000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "56'b00000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "56'b00000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "56'b00000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "56'b00000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "56'b00000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "56'b00000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "56'b00000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "56'b00000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "56'b00000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "56'b00000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "56'b00000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "56'b00000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "56'b00000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "56'b00000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "56'b00000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "56'b00000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "56'b00000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "56'b00000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "56'b00000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "56'b00000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "56'b00000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "56'b00000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "56'b00000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "56'b00000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "56'b00000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "56'b00000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "56'b00000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "56'b00000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "56'b00000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "56'b00000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "56'b00000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "56'b00000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "56'b00000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "56'b00000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "56'b00000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "56'b00000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "56'b00000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "56'b00000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "56'b00000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "56'b00000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "56'b00000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "56'b00000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "56'b00000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "56'b00000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "56'b00000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "56'b00001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "56'b00010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "56'b00100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "56'b01000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "56'b10000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "56'b00000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "56'b00000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "56'b00000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "56'b00000000000000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem0_ARADDR(31 downto 0) => m_axi_gmem0_ARADDR(31 downto 0),
      m_axi_gmem0_ARBURST(1 downto 0) => m_axi_gmem0_ARBURST(1 downto 0),
      m_axi_gmem0_ARCACHE(3 downto 0) => m_axi_gmem0_ARCACHE(3 downto 0),
      m_axi_gmem0_ARID(0) => NLW_inst_m_axi_gmem0_ARID_UNCONNECTED(0),
      m_axi_gmem0_ARLEN(7 downto 0) => m_axi_gmem0_ARLEN(7 downto 0),
      m_axi_gmem0_ARLOCK(1 downto 0) => m_axi_gmem0_ARLOCK(1 downto 0),
      m_axi_gmem0_ARPROT(2 downto 0) => m_axi_gmem0_ARPROT(2 downto 0),
      m_axi_gmem0_ARQOS(3 downto 0) => m_axi_gmem0_ARQOS(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARREGION(3 downto 0) => m_axi_gmem0_ARREGION(3 downto 0),
      m_axi_gmem0_ARSIZE(2 downto 0) => m_axi_gmem0_ARSIZE(2 downto 0),
      m_axi_gmem0_ARUSER(0) => NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED(0),
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_AWADDR(31 downto 0) => m_axi_gmem0_AWADDR(31 downto 0),
      m_axi_gmem0_AWBURST(1 downto 0) => m_axi_gmem0_AWBURST(1 downto 0),
      m_axi_gmem0_AWCACHE(3 downto 0) => m_axi_gmem0_AWCACHE(3 downto 0),
      m_axi_gmem0_AWID(0) => NLW_inst_m_axi_gmem0_AWID_UNCONNECTED(0),
      m_axi_gmem0_AWLEN(7 downto 0) => m_axi_gmem0_AWLEN(7 downto 0),
      m_axi_gmem0_AWLOCK(1 downto 0) => m_axi_gmem0_AWLOCK(1 downto 0),
      m_axi_gmem0_AWPROT(2 downto 0) => m_axi_gmem0_AWPROT(2 downto 0),
      m_axi_gmem0_AWQOS(3 downto 0) => m_axi_gmem0_AWQOS(3 downto 0),
      m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
      m_axi_gmem0_AWREGION(3 downto 0) => m_axi_gmem0_AWREGION(3 downto 0),
      m_axi_gmem0_AWSIZE(2 downto 0) => m_axi_gmem0_AWSIZE(2 downto 0),
      m_axi_gmem0_AWUSER(0) => NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED(0),
      m_axi_gmem0_AWVALID => m_axi_gmem0_AWVALID,
      m_axi_gmem0_BID(0) => '0',
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BRESP(1 downto 0) => m_axi_gmem0_BRESP(1 downto 0),
      m_axi_gmem0_BUSER(0) => '0',
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      m_axi_gmem0_RDATA(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RID(0) => '0',
      m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RUSER(0) => '0',
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      m_axi_gmem0_WDATA(31 downto 0) => m_axi_gmem0_WDATA(31 downto 0),
      m_axi_gmem0_WID(0) => NLW_inst_m_axi_gmem0_WID_UNCONNECTED(0),
      m_axi_gmem0_WLAST => m_axi_gmem0_WLAST,
      m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
      m_axi_gmem0_WSTRB(3 downto 0) => m_axi_gmem0_WSTRB(3 downto 0),
      m_axi_gmem0_WUSER(0) => NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED(0),
      m_axi_gmem0_WVALID => m_axi_gmem0_WVALID,
      m_axi_gmem1_ARADDR(31 downto 0) => m_axi_gmem1_ARADDR(31 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => m_axi_gmem1_ARBURST(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => m_axi_gmem1_ARCACHE(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 0) => m_axi_gmem1_ARLEN(7 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => m_axi_gmem1_ARLOCK(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => m_axi_gmem1_ARPROT(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => m_axi_gmem1_ARQOS(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => m_axi_gmem1_ARREGION(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => m_axi_gmem1_ARSIZE(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(31 downto 0) => m_axi_gmem1_AWADDR(31 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => m_axi_gmem1_AWBURST(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => m_axi_gmem1_AWCACHE(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => m_axi_gmem1_AWLEN(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => m_axi_gmem1_AWLOCK(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => m_axi_gmem1_AWPROT(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => m_axi_gmem1_AWQOS(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWREGION(3 downto 0) => m_axi_gmem1_AWREGION(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => m_axi_gmem1_AWSIZE(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => m_axi_gmem1_BRESP(1 downto 0),
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
