+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out5_ST_TEST_clk_wiz_0_0 |                                                                      ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                                          ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CE|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                               ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                               ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                               ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                               ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                               ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                                         ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/INC|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                                 ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].iserdese2_master/BITSLIP|
|               clk_fpga_0 |clk_out2_ST_TEST_clk_wiz_0_0 |                                          ST_TEST_i/ST_TEST_selectio_wiz_0/U0/inst/pins[0].idelaye2_bus/LD|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
