#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Apr 06 00:00:46 2018
# Process ID: 4064
# Log file: C:/vhdl/aes/vivado.log
# Journal file: C:/vhdl/aes\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\vhdl\aes\aes.xpr}
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 797.336 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/vhdl/aes/aes.srcs/sim_1/new/aes_tb.vhd w ]
add_files -fileset sim_1 C:/vhdl/aes/aes.srcs/sim_1/new/aes_tb.vhd
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'aes_tb.vhd' to 'C:/vhdl/aes/aes.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot encryption_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/encryption.prj   xil_defaultlib.encryption"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot encryption_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/encryption.prj xil_defaultlib.encryption 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumn_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/shift_rows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/encryption.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot encryption_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "encryption_behav -key {Behavioral:sim_1:Functional:encryption} -tclbatch {encryption.tcl} -log {encryption_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 861.340 ; gain = 8.020
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'encryption_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 861.340 ; gain = 8.020
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/vhdl/aes/aes.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj   xil_defaultlib.aes_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj xil_defaultlib.aes_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumn_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/shift_rows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot aes_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {aes_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 863.680 ; gain = 2.340
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 863.680 ; gain = 2.340
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/vhdl/aes/aes.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj   xil_defaultlib.aes_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj xil_defaultlib.aes_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumn_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/shift_rows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot aes_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {aes_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 890.406 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 890.406 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/vhdl/aes/aes.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj   xil_defaultlib.aes_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj xil_defaultlib.aes_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumn_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/shift_rows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot aes_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {aes_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 989.270 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 989.270 ; gain = 0.000
