#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018907d48850 .scope module, "Reg_file_tb" "Reg_file_tb" 2 3;
 .timescale -9 -12;
v0000018907dafe40_0 .var "A1", 4 0;
v0000018907db02a0_0 .var "A2", 4 0;
v0000018907db0a20_0 .var "A3", 4 0;
v0000018907db03e0_0 .net "RD1", 31 0, L_0000018907d5e7a0;  1 drivers
v0000018907dafd00_0 .net "RD2", 31 0, L_0000018907d5e490;  1 drivers
v0000018907db0200_0 .var "WD3", 31 0;
v0000018907db00c0_0 .var "WE3", 0 0;
v0000018907dafee0_0 .var "clk", 0 0;
v0000018907db0660_0 .var "rst", 0 0;
S_0000018907d0da80 .scope module, "uut" "Reg_file" 2 16, 3 1 0, S_0000018907d48850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0000018907d5e7a0 .functor BUFZ 32, L_0000018907dafbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018907d5e490 .functor BUFZ 32, L_0000018907db0700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018907d0dc10_0 .net "A1", 4 0, v0000018907dafe40_0;  1 drivers
v0000018907d230e0_0 .net "A2", 4 0, v0000018907db02a0_0;  1 drivers
v0000018907d0dcb0_0 .net "A3", 4 0, v0000018907db0a20_0;  1 drivers
v0000018907d0dd50_0 .net "RD1", 31 0, L_0000018907d5e7a0;  alias, 1 drivers
v0000018907d0ddf0_0 .net "RD2", 31 0, L_0000018907d5e490;  alias, 1 drivers
v0000018907daf850 .array "Register", 0 31, 31 0;
v0000018907daf8f0_0 .net "WD3", 31 0, v0000018907db0200_0;  1 drivers
v0000018907daf990_0 .net "WE3", 0 0, v0000018907db00c0_0;  1 drivers
v0000018907dafa30_0 .net *"_ivl_0", 31 0, L_0000018907dafbc0;  1 drivers
v0000018907daff80_0 .net *"_ivl_10", 6 0, L_0000018907db07a0;  1 drivers
L_0000018907db0c40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018907db0980_0 .net *"_ivl_13", 1 0, L_0000018907db0c40;  1 drivers
v0000018907db0020_0 .net *"_ivl_2", 6 0, L_0000018907dafc60;  1 drivers
L_0000018907db0bf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018907db0520_0 .net *"_ivl_5", 1 0, L_0000018907db0bf8;  1 drivers
v0000018907db0340_0 .net *"_ivl_8", 31 0, L_0000018907db0700;  1 drivers
v0000018907db0480_0 .net "clk", 0 0, v0000018907dafee0_0;  1 drivers
v0000018907dafb20_0 .var/i "k", 31 0;
v0000018907db05c0_0 .net "rst", 0 0, v0000018907db0660_0;  1 drivers
E_0000018907d49580 .event posedge, v0000018907db0480_0;
L_0000018907dafbc0 .array/port v0000018907daf850, L_0000018907dafc60;
L_0000018907dafc60 .concat [ 5 2 0 0], v0000018907dafe40_0, L_0000018907db0bf8;
L_0000018907db0700 .array/port v0000018907daf850, L_0000018907db07a0;
L_0000018907db07a0 .concat [ 5 2 0 0], v0000018907db02a0_0, L_0000018907db0c40;
    .scope S_0000018907d0da80;
T_0 ;
    %wait E_0000018907d49580;
    %load/vec4 v0000018907db05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018907dafb20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000018907dafb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018907dafb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018907daf850, 0, 4;
    %load/vec4 v0000018907dafb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018907dafb20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018907daf990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000018907d0dcb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018907daf8f0_0;
    %load/vec4 v0000018907d0dcb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018907daf850, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018907d48850;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000018907dafee0_0;
    %inv;
    %store/vec4 v0000018907dafee0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018907d48850;
T_2 ;
    %vpi_call 2 28 "$display", "==== START TEST ====" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018907dafee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018907db0660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018907db00c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018907dafe40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018907db02a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018907db0a20_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018907db0200_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018907db0660_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000018907db0a20_0, 0, 5;
    %pushi/vec4 2863315899, 0, 32;
    %store/vec4 v0000018907db0200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018907db00c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000018907db0a20_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000018907db0200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018907db00c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000018907db0a20_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000018907db0200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018907db00c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018907db0a20_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000018907db0200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018907db00c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018907db00c0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000018907dafe40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000018907db02a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "x1 = %h, x2 = %h", v0000018907db03e0_0, v0000018907dafd00_0 {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000018907dafe40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018907db02a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "x3 = %h, x0 = %h", v0000018907db03e0_0, v0000018907dafd00_0 {0 0 0};
    %vpi_call 2 60 "$display", "==== END TEST ====" {0 0 0};
    %vpi_call 2 61 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Reg_file_tb.v";
    "Reg_file.v";
