INFO: [vitis-run 60-1548] Creating build summary session with primary output /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/blas.hlsrun_impl_summary, at Sat Jul 27 10:37:57 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas -config /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg -cmdlineconfig /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /media/p4/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/p4/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chomper' on host 'N' (Linux_x86_64 version 6.8.0-39-generic) on Sat Jul 27 10:37:58 CST 2024
INFO: [HLS 200-10] On os Ubuntu 24.04 LTS
INFO: [HLS 200-10] In directory '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas'
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas 
INFO: [HLS 200-1510] Running: open_project /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=test.cpp' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=tb.cpp' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sgemm' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hadd_16ns_16ns_16_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hadd_16ns_16ns_16_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hmul_16ns_16ns_16_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hmul_16ns_16ns_16_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hptosp_16ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hptosp_16ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_sitofp_32s_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_sitofp_32s_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_sptohp_32ns_16_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_sptohp_32ns_16_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jul 27 10:38:18 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module sgemm
## set language verilog
## set family zynquplus
## set device xck26
## set package -sfvc784
## set speed -2LV-c
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:sgemm:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project blas
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {sgemm_flow_control_loop_pipe_sequential_init sgemm_sitofp_32s_32_4_no_dsp_1 sgemm_sptohp_32ns_16_2_no_dsp_1 sgemm_hadd_16ns_16ns_16_2_full_dsp_1 sgemm_hmul_16ns_16ns_16_2_max_dsp_1 sgemm_mul_8s_5s_13_1_1 sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x sgemm_mul_63s_63s_63_1_1 sgemm_hptosp_16ns_32_1_no_dsp_1 sgemm_mul_62s_62s_62_1_1 sgemm_mul_63s_8ns_63_1_1 sgemm_mul_64s_64s_64_1_1 sgemm_sdiv_64ns_9ns_64_68_seq_1 sgemm_mul_8ns_8ns_16_1_1 sgemm_sdiv_64ns_64s_63_68_seq_1 sgemm_srem_64ns_64s_63_68_seq_1 sgemm_Cv_RAM_AUTO_1R1W sgemm_A_m_axi sgemm_B_m_axi sgemm_C_m_axi sgemm_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_A/Reg' is being assigned into address space '/hls_inst/Data_m_axi_A' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_B/Reg' is being assigned into address space '/hls_inst/Data_m_axi_B' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_C/Reg' is being assigned into address space '/hls_inst/Data_m_axi_C' at <0x44A0_0000 [ 64K ]>.
Wrote  : </media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-07-27 10:38:41 CST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Jul 27 10:38:41 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jul 27 10:38:41 2024] Launched synth_1...
Run output will be captured here: /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Jul 27 10:38:41 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46063
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2551.703 ; gain = 289.742 ; free physical = 113638 ; free virtual = 116825
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-15470-N/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-15470-N/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.672 ; gain = 368.711 ; free physical = 113525 ; free virtual = 116715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2633.641 ; gain = 371.680 ; free physical = 113528 ; free virtual = 116718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2633.641 ; gain = 371.680 ; free physical = 113527 ; free virtual = 116718
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.641 ; gain = 0.000 ; free physical = 113529 ; free virtual = 116719
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/sgemm.xdc]
Finished Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/sgemm.xdc]
Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.609 ; gain = 0.000 ; free physical = 113595 ; free virtual = 116782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2707.645 ; gain = 0.000 ; free physical = 113576 ; free virtual = 116763
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.645 ; gain = 445.684 ; free physical = 113491 ; free virtual = 116666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.645 ; gain = 445.684 ; free physical = 113491 ; free virtual = 116667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.645 ; gain = 445.684 ; free physical = 113492 ; free virtual = 116667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.645 ; gain = 445.684 ; free physical = 113492 ; free virtual = 116667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.645 ; gain = 445.684 ; free physical = 113478 ; free virtual = 116647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3189.945 ; gain = 927.984 ; free physical = 112989 ; free virtual = 116160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3190.945 ; gain = 928.984 ; free physical = 112989 ; free virtual = 116160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3200.953 ; gain = 938.992 ; free physical = 112972 ; free virtual = 116143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112945 ; free virtual = 116117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112945 ; free virtual = 116117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112944 ; free virtual = 116116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112944 ; free virtual = 116116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112944 ; free virtual = 116116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112944 ; free virtual = 116117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.828 ; gain = 952.867 ; free physical = 112944 ; free virtual = 116117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3214.828 ; gain = 878.863 ; free physical = 112941 ; free virtual = 116113
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3214.836 ; gain = 952.867 ; free physical = 112941 ; free virtual = 116114
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.836 ; gain = 0.000 ; free physical = 113218 ; free virtual = 116391
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.516 ; gain = 0.000 ; free physical = 113219 ; free virtual = 116392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3ef245c9
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3251.551 ; gain = 1853.230 ; free physical = 113208 ; free virtual = 116381
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2374.032; main = 2374.032; forked = 337.392
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3669.691; main = 3251.520; forked = 994.094
INFO: [Common 17-1381] The checkpoint '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 27 10:40:41 2024...
[Sat Jul 27 10:40:52 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:45 ; elapsed = 00:02:11 . Memory (MB): peak = 1673.121 ; gain = 0.000 ; free physical = 115275 ; free virtual = 118486
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-07-27 10:40:52 CST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2591.672 ; gain = 0.000 ; free physical = 114225 ; free virtual = 117437
INFO: [Netlist 29-17] Analyzing 1447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/sgemm.xdc]
Finished Parsing XDC File [/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/sgemm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.684 ; gain = 0.000 ; free physical = 114162 ; free virtual = 117378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2615.719 ; gain = 942.598 ; free physical = 114159 ; free virtual = 117374
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-07-27 10:41:01 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sgemm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sgemm_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sgemm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4224.406 ; gain = 1608.688 ; free physical = 112827 ; free virtual = 116034
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sgemm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sgemm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sgemm_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_6_6/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_7_7/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_8_8/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_14_14/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_13_13/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_12_12/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_11_11/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_10_10/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_5_5/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_4_4/SP/I})
 -W- LUT/Net budgeting - the number of pins (21) and cells (19) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_0_0/SP/I})
 -W- LUT/Net budgeting - the number of pins (21) and cells (19) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_1_1/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_9_9/SP/I})
 -W- LUT/Net budgeting - the number of pins (21) and cells (19) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_2_2/SP/I})
 -W- LUT/Net budgeting - the number of pins (21) and cells (19) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[1]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_3_3/SP/I})
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 7.53%  | OK     |
#  | FD                                                        | 50%       | 6.59%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.56%  | OK     |
#  | CARRY8                                                    | 25%       | 3.46%  | OK     |
#  | MUXF7                                                     | 15%       | 1.34%  | OK     |
#  | DSP                                                       | 80%       | 3.61%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 8.33%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 5.97%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 169    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.63   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/report/sgemm_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-07-27 10:41:23 CST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-07-27 10:41:23 CST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-07-27 10:41:23 CST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-07-27 10:41:23 CST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-07-27 10:41:23 CST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-07-27 10:41:23 CST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-07-27 10:41:23 CST
HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64
HLS EXTRACTION: synth area_current: 0 8815 15437 45 24 0 306 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 117120 LUT 8815 AVAIL_FF 234240 FF 15437 AVAIL_DSP 1248 DSP 45 AVAIL_BRAM 288 BRAM 24 AVAIL_URAM 64 URAM 0 LATCH 0 SRL 306 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/report/verilog/sgemm_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             blas
Solution:            hls
Device target:       xck26-sfvc784-2LV-c
Report date:         Sat Jul 27 10:41:23 CST 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           8815
FF:           15437
DSP:             45
BRAM:            24
URAM:             0
LATCH:            0
SRL:            306
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      9.890
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-07-27 10:41:23 CST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4360.473 ; gain = 0.000 ; free physical = 112735 ; free virtual = 115949
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sat Jul 27 10:41:24 2024] Launched impl_1...
Run output will be captured here: /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/runme.log
[Sat Jul 27 10:41:24 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46063
Command: open_checkpoint /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2255.180 ; gain = 0.000 ; free physical = 111321 ; free virtual = 114529
INFO: [Netlist 29-17] Analyzing 1447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2274.180 ; gain = 4.000 ; free physical = 111344 ; free virtual = 114565
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.863 ; gain = 0.000 ; free physical = 111077 ; free virtual = 114287
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 14 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2779.898 ; gain = 1558.738 ; free physical = 111083 ; free virtual = 114294
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2904.363 ; gain = 121.531 ; free physical = 111020 ; free virtual = 114234

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 145373fdc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2904.363 ; gain = 0.000 ; free physical = 111019 ; free virtual = 114233

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 145373fdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.332 ; gain = 0.000 ; free physical = 110783 ; free virtual = 113995

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 145373fdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.332 ; gain = 0.000 ; free physical = 110783 ; free virtual = 113995
Phase 1 Initialization | Checksum: 145373fdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.332 ; gain = 0.000 ; free physical = 110783 ; free virtual = 113995

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 145373fdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3121.332 ; gain = 0.000 ; free physical = 110779 ; free virtual = 113988

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 145373fdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3121.332 ; gain = 0.000 ; free physical = 110776 ; free virtual = 113987
Phase 2 Timer Update And Timing Data Collection | Checksum: 145373fdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3121.332 ; gain = 0.000 ; free physical = 110776 ; free virtual = 113987

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 85 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 2734 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 174615564

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3145.344 ; gain = 24.012 ; free physical = 110783 ; free virtual = 113996
Retarget | Checksum: 174615564
INFO: [Opt 31-389] Phase Retarget created 50 cells and removed 75 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15af9fbea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3145.344 ; gain = 24.012 ; free physical = 110780 ; free virtual = 113992
Constant propagation | Checksum: 15af9fbea
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 65 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f46ecaef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3145.344 ; gain = 24.012 ; free physical = 110772 ; free virtual = 113984
Sweep | Checksum: f46ecaef
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: f46ecaef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110770 ; free virtual = 113982
BUFG optimization | Checksum: f46ecaef
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/A_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/B_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f46ecaef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110770 ; free virtual = 113982
Shift Register Optimization | Checksum: f46ecaef
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f46ecaef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110777 ; free virtual = 113990
Post Processing Netlist | Checksum: f46ecaef
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13882dc0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110770 ; free virtual = 113982

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3177.359 ; gain = 0.000 ; free physical = 110773 ; free virtual = 113982
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13882dc0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110773 ; free virtual = 113982
Phase 9 Finalization | Checksum: 13882dc0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110773 ; free virtual = 113982
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              50  |              75  |                                              0  |
|  Constant propagation         |              33  |              65  |                                              0  |
|  Sweep                        |               0  |               5  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13882dc0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.359 ; gain = 56.027 ; free physical = 110773 ; free virtual = 113982
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.359 ; gain = 0.000 ; free physical = 110772 ; free virtual = 113981

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1e5dec1d9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3831.062 ; gain = 0.000 ; free physical = 110272 ; free virtual = 113472
Ending Power Optimization Task | Checksum: 1e5dec1d9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3831.062 ; gain = 653.703 ; free physical = 110269 ; free virtual = 113470

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e5dec1d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3831.062 ; gain = 0.000 ; free physical = 110269 ; free virtual = 113470

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.062 ; gain = 0.000 ; free physical = 110270 ; free virtual = 113470
Ending Netlist Obfuscation Task | Checksum: 1a1b6e402

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.062 ; gain = 0.000 ; free physical = 110270 ; free virtual = 113470
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3831.062 ; gain = 1051.164 ; free physical = 110270 ; free virtual = 113470
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4526.215 ; gain = 695.152 ; free physical = 109809 ; free virtual = 113014
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109807 ; free virtual = 113012
INFO: [Common 17-1381] The checkpoint '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109883 ; free virtual = 113089
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8063c25

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109884 ; free virtual = 113089
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109886 ; free virtual = 113092

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 02ffc14d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109917 ; free virtual = 113123

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bf31526a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109901 ; free virtual = 113106

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bf31526a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109902 ; free virtual = 113107
Phase 1 Placer Initialization | Checksum: bf31526a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 109899 ; free virtual = 113104

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: b564f66c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 110041 ; free virtual = 113248

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: b564f66c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4526.215 ; gain = 0.000 ; free physical = 110040 ; free virtual = 113247

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: b564f66c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4787.199 ; gain = 260.984 ; free physical = 109177 ; free virtual = 112385

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: bdf68668

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4819.215 ; gain = 293.000 ; free physical = 109188 ; free virtual = 112396

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: bdf68668

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4819.215 ; gain = 293.000 ; free physical = 109195 ; free virtual = 112403
Phase 2.1.1 Partition Driven Placement | Checksum: bdf68668

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4819.215 ; gain = 293.000 ; free physical = 109199 ; free virtual = 112406
Phase 2.1 Floorplanning | Checksum: 0e84d99b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4819.215 ; gain = 293.000 ; free physical = 109198 ; free virtual = 112405

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 0e84d99b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4819.215 ; gain = 293.000 ; free physical = 109198 ; free virtual = 112406

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 78e51125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4819.215 ; gain = 293.000 ; free physical = 109198 ; free virtual = 112405

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14c835b06

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109533 ; free virtual = 112742

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 234 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 97 nets or LUTs. Breaked 0 LUT, combined 97 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 7 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4869.215 ; gain = 0.000 ; free physical = 109516 ; free virtual = 112726
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4869.215 ; gain = 0.000 ; free physical = 109514 ; free virtual = 112724

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             97  |                    97  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             97  |                   102  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19f539381

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109515 ; free virtual = 112726
Phase 2.4 Global Placement Core | Checksum: 213c9fbd8

Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109411 ; free virtual = 112628
Phase 2 Global Placement | Checksum: 213c9fbd8

Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109411 ; free virtual = 112628

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1beb6af3b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:33 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109396 ; free virtual = 112607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 257ada243

Time (s): cpu = 00:01:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109451 ; free virtual = 112662

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 231891ee3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109449 ; free virtual = 112661

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 255fb3fff

Time (s): cpu = 00:01:44 ; elapsed = 00:00:38 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109425 ; free virtual = 112638
Phase 3.3.2 Slice Area Swap | Checksum: 255fb3fff

Time (s): cpu = 00:01:44 ; elapsed = 00:00:38 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109421 ; free virtual = 112633
Phase 3.3 Small Shape DP | Checksum: 1059bb05e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109381 ; free virtual = 112594

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1a5bcc446

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109315 ; free virtual = 112531

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c5b5527a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109311 ; free virtual = 112528

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fb9d7b1e

Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109342 ; free virtual = 112555
Phase 3 Detail Placement | Checksum: 1fb9d7b1e

Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109338 ; free virtual = 112551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be33be4d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-4.704 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fae841a5

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4869.215 ; gain = 0.000 ; free physical = 109303 ; free virtual = 112516
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fae841a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4869.215 ; gain = 0.000 ; free physical = 109303 ; free virtual = 112516
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be33be4d

Time (s): cpu = 00:02:09 ; elapsed = 00:00:47 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109303 ; free virtual = 112516

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.137. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 186274c51

Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109317 ; free virtual = 112531

Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109318 ; free virtual = 112531
Phase 4.1 Post Commit Optimization | Checksum: 186274c51

Time (s): cpu = 00:02:15 ; elapsed = 00:00:52 . Memory (MB): peak = 4869.215 ; gain = 343.000 ; free physical = 109316 ; free virtual = 112529

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 186274c51

Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109228 ; free virtual = 112447

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 186274c51

Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109231 ; free virtual = 112445
Phase 4.3 Placer Reporting | Checksum: 186274c51

Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109228 ; free virtual = 112442

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109228 ; free virtual = 112442

Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109228 ; free virtual = 112442
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e4ba3f5

Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109224 ; free virtual = 112437
Ending Placer Task | Checksum: aea51538

Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109221 ; free virtual = 112435
86 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:00:59 . Memory (MB): peak = 4908.199 ; gain = 381.984 ; free physical = 109233 ; free virtual = 112447
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109236 ; free virtual = 112450
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109234 ; free virtual = 112448
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109232 ; free virtual = 112446
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109211 ; free virtual = 112426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109211 ; free virtual = 112426
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109169 ; free virtual = 112384
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109181 ; free virtual = 112396
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109183 ; free virtual = 112398
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4908.199 ; gain = 0.000 ; free physical = 109182 ; free virtual = 112397
INFO: [Common 17-1381] The checkpoint '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4932.211 ; gain = 0.000 ; free physical = 109170 ; free virtual = 112389
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.36s |  WALL: 1.51s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4932.211 ; gain = 0.000 ; free physical = 109170 ; free virtual = 112389

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-1.437 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a69e8992

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4940.215 ; gain = 8.004 ; free physical = 109142 ; free virtual = 112357
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-1.437 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a69e8992

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4940.215 ; gain = 8.004 ; free physical = 109140 ; free virtual = 112354

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-1.437 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/aa_reg_480[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/RM_read_reg_455[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/RM_read_reg_455[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-1.421 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int.  Re-placed instance bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-1.341 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/RM_read_reg_455[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/aa_reg_480_reg[55]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 78 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/aa_reg_480[55]_i_11_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.080 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/aa_reg_480[55]_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/aa_reg_480[55]_i_5_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/trunc_ln88_fu_364_p1[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/aa_reg_480_reg[55]_i_18_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/D[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/tmp_product__1_carry_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 39 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/tmp_product__1_carry_i_3_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.012 | TNS=-0.015 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 39 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/mul_63s_63s_63_1_1_U24/tmp_product__1_carry_i_7_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109208 ; free virtual = 112424
Phase 3 Critical Path Optimization | Checksum: 1a69e8992

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4940.215 ; gain = 8.004 ; free physical = 109208 ; free virtual = 112424

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109208 ; free virtual = 112424
Phase 4 Critical Path Optimization | Checksum: 1a69e8992

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4940.215 ; gain = 8.004 ; free physical = 109208 ; free virtual = 112424
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109207 ; free virtual = 112423
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.235  |          1.437  |            1  |              0  |                     5  |           0  |           2  |  00:00:02  |
|  Total          |          0.235  |          1.437  |            1  |              0  |                     5  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109209 ; free virtual = 112424
Ending Physical Synthesis Task | Checksum: 1e7913ac2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4940.215 ; gain = 8.004 ; free physical = 109204 ; free virtual = 112419
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4940.215 ; gain = 8.004 ; free physical = 109172 ; free virtual = 112388
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109129 ; free virtual = 112349
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109107 ; free virtual = 112328
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109107 ; free virtual = 112328
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109108 ; free virtual = 112330
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109109 ; free virtual = 112330
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109109 ; free virtual = 112330
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109109 ; free virtual = 112330
INFO: [Common 17-1381] The checkpoint '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5523fa96 ConstDB: 0 ShapeSum: 9b4174d2 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109090 ; free virtual = 112311
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_C_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_C_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_B_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_B_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_C_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_C_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_C_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_C_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_A_rdata[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_A_rdata[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 6bb25c09 | NumContArr: 589933db | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2499d851e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109091 ; free virtual = 112309

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2499d851e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109092 ; free virtual = 112310

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2499d851e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109091 ; free virtual = 112309

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 2499d851e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109086 ; free virtual = 112305

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 227457b04

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109074 ; free virtual = 112293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=0.024  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23617
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21542
  Number of Partially Routed Nets     = 2075
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25bc20670

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109073 ; free virtual = 112297

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25bc20670

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109070 ; free virtual = 112290

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 35f014a43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109060 ; free virtual = 112280
Phase 3 Initial Routing | Checksum: 2c8e10eaf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109060 ; free virtual = 112280

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3030
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-7.737 | WHS=0.055  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2518f0362

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109154 ; free virtual = 112375

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-2.642 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21149323b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109146 ; free virtual = 112372

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.295 | TNS=-2.600 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 148d64a7f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109151 ; free virtual = 112372
Phase 4 Rip-up And Reroute | Checksum: 148d64a7f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109151 ; free virtual = 112372

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a558e027

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109142 ; free virtual = 112362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-2.642 | WHS=0.055  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 181ebb22e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109159 ; free virtual = 112380
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-2.642 | WHS=0.055  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fb1583f2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109176 ; free virtual = 112397

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fb1583f2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109176 ; free virtual = 112397
Phase 5 Delay and Skew Optimization | Checksum: 1fb1583f2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109176 ; free virtual = 112397

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae1f9760

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109090 ; free virtual = 112333
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.268 | TNS=-2.642 | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ae1f9760

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109089 ; free virtual = 112332
Phase 6 Post Hold Fix | Checksum: 1ae1f9760

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109089 ; free virtual = 112332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.93892 %
  Global Horizontal Routing Utilization  = 2.77828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 58.6854%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.3981%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 65.3846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.3077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ae1f9760

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109084 ; free virtual = 112327

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae1f9760

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109095 ; free virtual = 112339

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ae1f9760

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109112 ; free virtual = 112350

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ae1f9760

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109111 ; free virtual = 112349

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.268 | TNS=-2.642 | WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1ae1f9760

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109104 ; free virtual = 112342
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.263 | TNS=-2.509 | WHS=0.055 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1ae1f9760

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109151 ; free virtual = 112389

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.263 | TNS=-2.509 | WHS=0.055 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/aa_reg_480[63].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239_ap_start_reg.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.263 | TNS=-2.509 | WHS=0.055 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109152 ; free virtual = 112390
Phase 12.2 Critical Path Optimization | Checksum: 1ae1f9760

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109151 ; free virtual = 112389
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109081 ; free virtual = 112323
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.263 | TNS=-2.509 | WHS=0.055 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1ae1f9760

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109088 ; free virtual = 112330
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 214539ad6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109077 ; free virtual = 112320
Ending Routing Task | Checksum: 214539ad6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109080 ; free virtual = 112323
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 4940.215 ; gain = 0.000 ; free physical = 109081 ; free virtual = 112324
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
166 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108959 ; free virtual = 112198
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108945 ; free virtual = 112186
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108945 ; free virtual = 112186
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108889 ; free virtual = 112130
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108896 ; free virtual = 112137
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108896 ; free virtual = 112137
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4996.242 ; gain = 0.000 ; free physical = 108896 ; free virtual = 112137
INFO: [Common 17-1381] The checkpoint '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jul 27 10:43:59 2024...
[Sat Jul 27 10:44:15 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:02:51 . Memory (MB): peak = 4360.473 ; gain = 0.000 ; free physical = 112835 ; free virtual = 116075
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-07-27 10:44:15 CST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4360.473 ; gain = 0.000 ; free physical = 112773 ; free virtual = 116018
INFO: [Netlist 29-17] Analyzing 1439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4360.473 ; gain = 0.000 ; free physical = 112826 ; free virtual = 116073
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4449.891 ; gain = 0.000 ; free physical = 112636 ; free virtual = 115880
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4449.891 ; gain = 0.000 ; free physical = 112632 ; free virtual = 115876
Read PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4464.961 ; gain = 15.070 ; free physical = 112617 ; free virtual = 115862
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4464.961 ; gain = 0.000 ; free physical = 112616 ; free virtual = 115861
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4470.961 ; gain = 6.000 ; free physical = 112611 ; free virtual = 115857
Read Physdb Files: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4470.961 ; gain = 21.070 ; free physical = 112611 ; free virtual = 115857
Restored from archive | CPU: 0.700000 secs | Memory: 28.937340 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4470.961 ; gain = 21.070 ; free physical = 112610 ; free virtual = 115856
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4470.961 ; gain = 0.000 ; free physical = 112610 ; free virtual = 115856
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E1 => DSP48E2 (inverted pins: OPMODE[3], OPMODE[2]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-07-27 10:44:20 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sgemm_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sgemm_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sgemm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/sgemm_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sgemm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sgemm_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/sgemm_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_14_14/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_12_12/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_13_13/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_11_11/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_10_10/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_9_9/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_7_7/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_6_6/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_8_8/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_4_4/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_5_5/SP/I})
 -W- LUT/Net budgeting - the number of pins (23) and cells (22) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_2_2/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_0_0/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (21) and cells (19) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_1_1/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/Cv_U/ram_reg_0_15_3_3/SP/I})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (21) and cells (20) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[3]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (21) and cells (20) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_447_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (21) and cells (20) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[5]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/res_reg_495_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/res_reg_2477_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (22) and cells (21) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/hadd_16ns_16ns_16_2_full_dsp_1_U4/din1_buf1_reg[7]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179/reg_437_reg[5]/D})
 -W- LUT/Net budgeting - the number of pins (21) and cells (20) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/din1_buf1_reg[2]/C --> bd_0_i/hls_inst/inst/grp_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop_fu_239/hadd_16ns_16ns_16_2_full_dsp_1_x_U23/dout_r_reg[9]/D})
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 7.28%  | OK     |
#  | FD                                                        | 50%       | 6.58%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.32%  | OK     |
#  | CARRY8                                                    | 25%       | 3.45%  | OK     |
#  | MUXF7                                                     | 15%       | 1.34%  | OK     |
#  | DSP                                                       | 80%       | 3.61%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 8.33%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 5.97%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 169    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.51   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/report/sgemm_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-07-27 10:44:28 CST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-07-27 10:44:28 CST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-07-27 10:44:28 CST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-07-27 10:44:28 CST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-07-27 10:44:28 CST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-07-27 10:44:28 CST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-07-27 10:44:28 CST
HLS EXTRACTION: impl area_totals:  0 117120 234240 1248 288 14640 64
HLS EXTRACTION: impl area_current: 0 8530 15423 45 24 0 175 2251 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 117120 LUT 8530 AVAIL_FF 234240 FF 15423 AVAIL_DSP 1248 DSP 45 AVAIL_BRAM 288 BRAM 24 AVAIL_URAM 64 URAM 0 LATCH 0 SRL 175 AVAIL_CLB 14640 CLB 2251
INFO: HLS-REPORT: generated /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/impl/report/verilog/sgemm_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             blas
Solution:            hls
Device target:       xck26-sfvc784-2LV-c
Report date:         Sat Jul 27 10:44:28 CST 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           8530
FF:           15423
DSP:             45
BRAM:            24
URAM:             0
LATCH:            0
SRL:            175
CLB:           2251

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      9.890
CP achieved post-implementation: 10.263
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2024-07-27 10:44:28 CST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-0.262625, worst hold slack (WHS)=0.055000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.262625) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-07-27 10:44:28 CST
INFO: [Common 17-206] Exiting Vivado at Sat Jul 27 10:44:28 2024...
INFO: [HLS 200-802] Generated output file blas/sgemm.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 187.06 seconds. CPU system time: 47.55 seconds. Elapsed time: 400.46 seconds; current allocated memory: 11.613 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 187.71 seconds. Total CPU system time: 47.95 seconds. Total elapsed time: 401.33 seconds; peak allocated memory: 231.930 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jul 27 10:44:39 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 6m 44s
