// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/06/2016 19:19:29"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Instruction_man (
	ControlSIG,
	CLK,
	NEXT,
	WRE,
	\INPUT ,
	INrange,
	TRUE,
	a,
	answer,
	b,
	c,
	d,
	e,
	f,
	FUNC,
	g,
	h,
	Icomplete,
	OP,
	RD,
	RS,
	RT,
	SHAMT,
	ENABLE);
output 	ControlSIG;
input 	CLK;
input 	NEXT;
input 	WRE;
input 	[7:0] \INPUT ;
input 	[1:0] INrange;
output 	TRUE;
output 	[6:0] a;
output 	[31:0] answer;
output 	[6:0] b;
output 	[6:0] c;
output 	[6:0] d;
output 	[6:0] e;
output 	[6:0] f;
output 	[5:0] FUNC;
output 	[6:0] g;
output 	[6:0] h;
output 	[31:0] Icomplete;
output 	[5:0] OP;
output 	[4:0] RD;
output 	[4:0] RS;
output 	[4:0] RT;
output 	[4:0] SHAMT;
input 	ENABLE;

// Design Ports Information
// ControlSIG	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INPUT[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INrange[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INrange[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TRUE	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[31]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[30]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[29]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[28]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[27]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[26]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[25]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[24]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[23]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[22]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[21]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[20]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[19]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[18]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[17]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[16]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[15]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[14]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[13]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[12]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[11]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[10]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[9]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[8]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[7]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[6]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[5]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[4]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[3]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[2]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[1]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// answer[0]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FUNC[5]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FUNC[4]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FUNC[3]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FUNC[2]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FUNC[1]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FUNC[0]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// h[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[31]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[30]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[29]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[28]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[27]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[26]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[25]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[24]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[23]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[22]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[21]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[20]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[19]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[18]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[17]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[16]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[15]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[14]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[13]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[12]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[11]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[10]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[9]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[8]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[7]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[4]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[3]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[2]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[1]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Icomplete[0]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OP[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OP[4]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OP[3]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OP[2]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OP[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OP[0]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[4]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[2]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[1]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS[4]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS[3]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS[0]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RT[4]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RT[3]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RT[2]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RT[1]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RT[0]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SHAMT[4]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SHAMT[3]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SHAMT[2]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SHAMT[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SHAMT[0]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENABLE	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRE	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|Add0~0_combout ;
wire \inst2|Add0~26_combout ;
wire \inst2|Add0~38_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Equal0~7_combout ;
wire \inst6|output[16]~17_combout ;
wire \inst2|Equal0~10_combout ;
wire \inst6|output[19]~18_combout ;
wire \inst2|Equal0~11_combout ;
wire \inst2|Equal0~12_combout ;
wire \inst6|output[23]~22_combout ;
wire \inst6|output[22]~23_combout ;
wire \inst2|Equal0~13_combout ;
wire \inst2|Equal0~14_combout ;
wire \inst6|output[27]~26_combout ;
wire \inst6|output[26]~27_combout ;
wire \inst2|Equal0~16_combout ;
wire \inst2|Mux31~0_combout ;
wire \inst2|Mux28~7_combout ;
wire \inst2|Mux5~4_combout ;
wire \inst2|Mux6~1_combout ;
wire \inst2|Mux13~0_combout ;
wire \inst2|Mux15~0_combout ;
wire \inst2|Mux16~2_combout ;
wire \inst2|Mux18~0_combout ;
wire \inst2|Mux19~0_combout ;
wire \inst2|Mux20~2_combout ;
wire \inst2|Mux21~2_combout ;
wire \inst2|Mux22~0_combout ;
wire \inst2|Mux23~2_combout ;
wire \inst2|Mux24~2_combout ;
wire \WRE~combout ;
wire \NEXT~combout ;
wire \inst4|inst4|newAddress[0]~6 ;
wire \inst4|inst4|newAddress[1]~7_combout ;
wire \inst4|inst4|newAddress[0]~5_combout ;
wire \inst4|inst4|t1[0]~5_combout ;
wire \inst4|inst4|newAddress[2]~9_combout ;
wire \inst4|inst3|Mux12~0_combout ;
wire \inst4|inst3|Mux12~1_combout ;
wire \inst4|inst4|t1[0]~6 ;
wire \inst4|inst4|t1[1]~8 ;
wire \inst4|inst4|t1[2]~9_combout ;
wire \inst4|inst3|Mux0~0_combout ;
wire \inst4|inst3|Mux0~1_combout ;
wire \inst4|inst3|Mux2~0_combout ;
wire \inst4|inst3|Mux2~1_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \inst4|inst3|Mux1~0_combout ;
wire \inst2|Mux28~6_combout ;
wire \inst2|Mux28~9_combout ;
wire \inst4|inst3|Mux16~0_combout ;
wire \inst3|LessThan0~0_combout ;
wire \inst7|output[0]~10_combout ;
wire \inst4|inst3|Mux10~0_combout ;
wire \inst4|inst3|Mux15~0_combout ;
wire \inst7|output[1]~11_combout ;
wire \inst4|inst3|Mux14~0_combout ;
wire \inst4|inst3|Mux9~0_combout ;
wire \inst7|output[2]~12_combout ;
wire \inst4|inst3|Mux8~0_combout ;
wire \inst7|output[3]~13_combout ;
wire \inst7|output[4]~14_combout ;
wire \inst4|inst3|Mux11~0_combout ;
wire \inst4|inst3|Mux11~1_combout ;
wire \inst4|inst3|Mux10~1_combout ;
wire \inst4|inst3|Mux9~1_combout ;
wire \inst4|inst3|Mux8~1_combout ;
wire \~GND~combout ;
wire \inst4|inst3|Mux24~0_combout ;
wire \inst4|inst3|Mux1~1_combout ;
wire \inst4|inst3|Mux7~0_combout ;
wire \inst4|inst3|Mux7~1_combout ;
wire \inst4|inst3|Mux6~0_combout ;
wire \inst4|inst3|Mux6~1_combout ;
wire \inst4|inst3|Mux5~0_combout ;
wire \inst6|output[8]~9_combout ;
wire \inst2|Mux0~4_combout ;
wire \inst6|output[9]~8_combout ;
wire \inst2|Add0~17 ;
wire \inst2|Add0~18_combout ;
wire \inst2|Mux22~1_combout ;
wire \inst2|Add0~19 ;
wire \inst2|Add0~20_combout ;
wire \inst2|Mux21~4_combout ;
wire \inst2|Mux21~3_combout ;
wire \inst6|output[11]~10_combout ;
wire \inst2|Add0~21 ;
wire \inst2|Add0~22_combout ;
wire \inst2|Mux20~4_combout ;
wire \inst2|Mux20~3_combout ;
wire \inst2|Mux5~6_combout ;
wire \inst6|output[12]~13_combout ;
wire \inst2|Add0~23 ;
wire \inst2|Add0~24_combout ;
wire \inst2|Mux19~1_combout ;
wire \inst2|Mux3~0_combout ;
wire \inst6|output[17]~16_combout ;
wire \inst6|output[20]~21_combout ;
wire \inst2|Mux2~1_combout ;
wire \inst2|Mux0~8_combout ;
wire \inst6|output[31]~30_combout ;
wire \inst6|output[21]~20_combout ;
wire \inst6|output[14]~15_combout ;
wire \inst2|Add0~25 ;
wire \inst2|Add0~27 ;
wire \inst2|Add0~29 ;
wire \inst2|Add0~31 ;
wire \inst2|Add0~33 ;
wire \inst2|Add0~35 ;
wire \inst2|Add0~37 ;
wire \inst2|Add0~39 ;
wire \inst2|Add0~41 ;
wire \inst2|Add0~43 ;
wire \inst2|Add0~45 ;
wire \inst2|Add0~47 ;
wire \inst2|Add0~49 ;
wire \inst2|Add0~51 ;
wire \inst2|Add0~53 ;
wire \inst2|Add0~55 ;
wire \inst2|Add0~57 ;
wire \inst2|Add0~59 ;
wire \inst2|Add0~61 ;
wire \inst2|Add0~62_combout ;
wire \inst2|Mux0~6_combout ;
wire \inst11|DOUT[31]~1_combout ;
wire \inst6|output[30]~31_combout ;
wire \inst2|Add0~60_combout ;
wire \inst2|Mux1~3_combout ;
wire \inst2|Mux1~4_combout ;
wire \inst11|DOUT[30]~0_combout ;
wire \inst6|output[29]~28_combout ;
wire \inst2|Add0~58_combout ;
wire \inst2|Mux2~0_combout ;
wire \inst2|Mux2~2_combout ;
wire \inst2|Mux3~1_combout ;
wire \inst2|Add0~56_combout ;
wire \inst2|Mux3~2_combout ;
wire \inst2|Add0~54_combout ;
wire \inst2|Mux4~0_combout ;
wire \inst2|Mux4~1_combout ;
wire \inst2|Add0~52_combout ;
wire \inst2|Mux5~5_combout ;
wire \inst11|DOUT[26]~feeder_combout ;
wire \inst2|Add0~50_combout ;
wire \inst2|Mux6~0_combout ;
wire \inst2|Mux6~2_combout ;
wire \inst6|output[24]~25_combout ;
wire \inst2|Mux7~0_combout ;
wire \inst2|Add0~48_combout ;
wire \inst2|Mux7~1_combout ;
wire \inst2|Mux8~0_combout ;
wire \inst2|Add0~46_combout ;
wire \inst2|Mux8~1_combout ;
wire \inst2|Mux9~0_combout ;
wire \inst2|Add0~44_combout ;
wire \inst2|Mux9~1_combout ;
wire \inst2|Mux10~1_combout ;
wire \inst2|Add0~42_combout ;
wire \inst2|Mux10~0_combout ;
wire \inst2|Mux10~2_combout ;
wire \inst2|Mux11~0_combout ;
wire \inst2|Add0~40_combout ;
wire \inst2|Mux11~1_combout ;
wire \inst2|Mux12~0_combout ;
wire \inst2|Mux12~1_combout ;
wire \inst6|output[18]~19_combout ;
wire \inst2|Add0~36_combout ;
wire \inst2|Mux13~1_combout ;
wire \inst2|Mux14~0_combout ;
wire \inst2|Add0~34_combout ;
wire \inst2|Mux14~1_combout ;
wire \inst2|Add0~32_combout ;
wire \inst2|Mux15~1_combout ;
wire \inst2|Add0~30_combout ;
wire \inst2|Mux16~4_combout ;
wire \inst2|Mux16~3_combout ;
wire \inst11|DOUT[15]~feeder_combout ;
wire \inst2|Mux17~0_combout ;
wire \inst2|Add0~28_combout ;
wire \inst2|Mux17~1_combout ;
wire \inst6|output[13]~12_combout ;
wire \inst2|Mux18~1_combout ;
wire \inst2|Mux18~2_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~15 ;
wire \inst2|Add0~16_combout ;
wire \inst2|Mux23~4_combout ;
wire \inst2|Mux23~3_combout ;
wire \inst2|Add0~14_combout ;
wire \inst2|Mux24~4_combout ;
wire \inst2|Mux24~3_combout ;
wire \inst6|output[6]~7_combout ;
wire \inst2|Mux25~2_combout ;
wire \inst2|Add0~12_combout ;
wire \inst2|Mux25~4_combout ;
wire \inst2|Mux25~3_combout ;
wire \inst2|Mux26~0_combout ;
wire \inst2|Add0~10_combout ;
wire \inst2|Mux26~1_combout ;
wire \inst6|output[4]~5_combout ;
wire \inst2|Mux27~2_combout ;
wire \inst2|Add0~8_combout ;
wire \inst2|Mux27~4_combout ;
wire \inst2|Mux27~3_combout ;
wire \inst6|output[3]~2_combout ;
wire \inst2|Add0~6_combout ;
wire \inst2|Mux28~10_combout ;
wire \inst2|Mux28~8_combout ;
wire \inst6|output[2]~3_combout ;
wire \inst2|Mux29~2_combout ;
wire \inst2|Add0~4_combout ;
wire \inst2|Mux29~4_combout ;
wire \inst2|Mux29~3_combout ;
wire \inst6|output[1]~0_combout ;
wire \inst2|Add0~2_combout ;
wire \inst2|Mux30~0_combout ;
wire \inst2|Mux30~1_combout ;
wire \inst6|output[0]~1_combout ;
wire \inst2|Mux31~1_combout ;
wire \inst2|Mux31~2_combout ;
wire \inst6|output[10]~11_combout ;
wire \inst2|Equal0~6_combout ;
wire \inst6|output[15]~14_combout ;
wire \inst2|Equal0~8_combout ;
wire \inst2|Equal0~5_combout ;
wire \inst2|Equal0~9_combout ;
wire \inst2|Equal0~18_combout ;
wire \inst6|output[28]~29_combout ;
wire \inst2|Equal0~17_combout ;
wire \inst6|output[25]~24_combout ;
wire \inst2|Equal0~15_combout ;
wire \inst2|Equal0~19_combout ;
wire \inst6|output[5]~4_combout ;
wire \inst2|Equal0~2_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst6|output[7]~6_combout ;
wire \inst2|Equal0~3_combout ;
wire \inst2|Equal0~4_combout ;
wire \inst2|Equal0~20_combout ;
wire \inst2|Mux32~0_combout ;
wire \inst4|inst3|Mux26~0_combout ;
wire \inst4|inst3|Mux26~1_combout ;
wire \inst4|inst4|t1[1]~7_combout ;
wire \inst4|inst4|newAddress[1]~8 ;
wire \inst4|inst4|newAddress[2]~10 ;
wire \inst4|inst4|newAddress[3]~11_combout ;
wire \inst4|inst3|Mux24~1_combout ;
wire \inst4|inst4|t1[2]~10 ;
wire \inst4|inst4|t1[3]~11_combout ;
wire \inst4|inst4|newAddress[3]~12 ;
wire \inst4|inst4|newAddress[4]~13_combout ;
wire \inst4|inst4|t1[3]~12 ;
wire \inst4|inst4|t1[4]~13_combout ;
wire \inst3|ctrl1~0_combout ;
wire \inst1|inst|output[6]~0_combout ;
wire \inst1|inst|output[5]~1_combout ;
wire \inst1|inst|output[4]~2_combout ;
wire \inst1|inst|output[3]~3_combout ;
wire \inst1|inst|output[2]~4_combout ;
wire \inst1|inst|output[1]~5_combout ;
wire \inst1|inst|output[0]~6_combout ;
wire \inst1|inst1|output[6]~0_combout ;
wire \inst1|inst1|output[5]~1_combout ;
wire \inst1|inst1|output[4]~2_combout ;
wire \inst1|inst1|output[3]~3_combout ;
wire \inst1|inst1|output[2]~4_combout ;
wire \inst1|inst1|output[1]~5_combout ;
wire \inst1|inst1|output[0]~6_combout ;
wire \inst1|inst2|output[6]~0_combout ;
wire \inst1|inst2|output[5]~1_combout ;
wire \inst1|inst2|output[4]~2_combout ;
wire \inst1|inst2|output[3]~3_combout ;
wire \inst1|inst2|output[2]~4_combout ;
wire \inst1|inst2|output[1]~5_combout ;
wire \inst1|inst2|output[0]~6_combout ;
wire \inst1|inst3|output[6]~0_combout ;
wire \inst1|inst3|output[5]~1_combout ;
wire \inst1|inst3|output[4]~2_combout ;
wire \inst1|inst3|output[3]~3_combout ;
wire \inst1|inst3|output[2]~4_combout ;
wire \inst1|inst3|output[1]~5_combout ;
wire \inst1|inst3|output[0]~6_combout ;
wire \inst1|inst4|output[6]~0_combout ;
wire \inst1|inst4|output[5]~1_combout ;
wire \inst1|inst4|output[4]~2_combout ;
wire \inst1|inst4|output[3]~3_combout ;
wire \inst1|inst4|output[2]~4_combout ;
wire \inst1|inst4|output[1]~5_combout ;
wire \inst1|inst4|output[0]~6_combout ;
wire \inst1|inst5|output[6]~0_combout ;
wire \inst1|inst5|output[5]~1_combout ;
wire \inst1|inst5|output[4]~2_combout ;
wire \inst1|inst5|output[3]~3_combout ;
wire \inst1|inst5|output[2]~4_combout ;
wire \inst1|inst5|output[1]~5_combout ;
wire \inst1|inst5|output[0]~6_combout ;
wire \inst4|inst3|Mux27~0_combout ;
wire \inst4|inst3|Mux27~1_combout ;
wire \inst1|inst6|output[6]~0_combout ;
wire \inst1|inst6|output[5]~1_combout ;
wire \inst1|inst6|output[4]~2_combout ;
wire \inst1|inst6|output[3]~3_combout ;
wire \inst1|inst6|output[2]~4_combout ;
wire \inst1|inst6|output[1]~5_combout ;
wire \inst1|inst6|output[0]~6_combout ;
wire \inst1|inst7|output~2_combout ;
wire \inst2|Mux0~5_combout ;
wire \inst2|Mux0~7_combout ;
wire \inst1|inst7|output~16_combout ;
wire \inst1|inst7|output~3_combout ;
wire \inst2|Mux1~2_combout ;
wire \inst1|inst7|output~4_combout ;
wire \inst1|inst7|output~5_combout ;
wire \inst1|inst7|output[6]~6_combout ;
wire \inst1|inst7|output[5]~7_combout ;
wire \inst1|inst7|output[5]~8_combout ;
wire \inst1|inst7|output[4]~9_combout ;
wire \inst1|inst7|output[4]~10_combout ;
wire \inst1|inst7|output[3]~11_combout ;
wire \inst1|inst7|output[2]~12_combout ;
wire \inst1|inst7|output[1]~13_combout ;
wire \inst1|inst7|output[1]~14_combout ;
wire \inst1|inst7|output[0]~15_combout ;
wire \inst4|inst3|Mux14~1_combout ;
wire \inst4|inst3|Mux15~1_combout ;
wire \inst4|inst3|Mux16~1_combout ;
wire [31:0] \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b ;
wire [31:0] \inst11|DOUT ;
wire [31:0] \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b ;
wire [6:0] \inst1|inst7|output ;
wire [4:0] \inst4|inst2|DOUT ;
wire [4:0] \inst4|inst4|t1 ;
wire [4:0] \inst4|inst4|newAddress ;

wire [31:0] \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31] = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [0] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [1] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [2] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [3] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [4] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [5] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [6] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [7] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [8] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [9] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [10] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [11] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [12] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [13] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [14] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [15] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [16] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [17] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [18] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [19] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [20] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [21] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [22] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [23] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [24] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [25] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [26] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [27] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [28] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [29] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [30] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [31] = \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: M4K_X52_Y19
cycloneii_ram_block \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 (
	.portawe(\WRE~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\CLK~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|DOUT [31],\inst11|DOUT [30],\inst11|DOUT [29],\inst11|DOUT [28],\inst11|DOUT [27],\inst11|DOUT [26],\inst11|DOUT [25],\inst11|DOUT [24],\inst11|DOUT [23],\inst11|DOUT [22],\inst11|DOUT [21],\inst11|DOUT [20],\inst11|DOUT [19],\inst11|DOUT [18],\inst11|DOUT [17],\inst11|DOUT [16],\inst11|DOUT [15],\inst11|DOUT [14],\inst11|DOUT [13],
\inst11|DOUT [12],\inst11|DOUT [11],\inst11|DOUT [10],\inst11|DOUT [9],\inst11|DOUT [8],\inst11|DOUT [7],\inst11|DOUT [6],\inst11|DOUT [5],\inst11|DOUT [4],\inst11|DOUT [3],\inst11|DOUT [2],\inst11|DOUT [1],\inst11|DOUT [0]}),
	.portaaddr({\inst7|output[4]~14_combout ,\inst7|output[3]~13_combout ,\inst7|output[2]~12_combout ,\inst7|output[1]~11_combout ,\inst7|output[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\inst4|inst3|Mux5~0_combout ,\inst4|inst3|Mux6~1_combout ,\inst4|inst3|Mux7~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_pno1:auto_generated|ALTSYNCRAM";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 (
	.portawe(\WRE~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\CLK~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|DOUT [31],\inst11|DOUT [30],\inst11|DOUT [29],\inst11|DOUT [28],\inst11|DOUT [27],\inst11|DOUT [26],\inst11|DOUT [25],\inst11|DOUT [24],\inst11|DOUT [23],\inst11|DOUT [22],\inst11|DOUT [21],\inst11|DOUT [20],\inst11|DOUT [19],\inst11|DOUT [18],\inst11|DOUT [17],\inst11|DOUT [16],\inst11|DOUT [15],\inst11|DOUT [14],\inst11|DOUT [13],
\inst11|DOUT [12],\inst11|DOUT [11],\inst11|DOUT [10],\inst11|DOUT [9],\inst11|DOUT [8],\inst11|DOUT [7],\inst11|DOUT [6],\inst11|DOUT [5],\inst11|DOUT [4],\inst11|DOUT [3],\inst11|DOUT [2],\inst11|DOUT [1],\inst11|DOUT [0]}),
	.portaaddr({\inst7|output[4]~14_combout ,\inst7|output[3]~13_combout ,\inst7|output[2]~12_combout ,\inst7|output[1]~11_combout ,\inst7|output[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\inst4|inst3|Mux8~1_combout ,\inst4|inst3|Mux9~1_combout ,\inst4|inst3|Mux10~1_combout ,\inst4|inst3|Mux11~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_pno1:auto_generated|ALTSYNCRAM";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N0
cycloneii_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = (\inst6|output[0]~1_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0] $ (VCC))) # (!\inst6|output[0]~1_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b 
// [0] & VCC))
// \inst2|Add0~1  = CARRY((\inst6|output[0]~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0]))

	.dataa(\inst6|output[0]~1_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N26
cycloneii_lcell_comb \inst2|Add0~26 (
// Equation(s):
// \inst2|Add0~26_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] & ((\inst6|output[13]~12_combout  & (\inst2|Add0~25  & VCC)) # (!\inst6|output[13]~12_combout  & (!\inst2|Add0~25 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] & ((\inst6|output[13]~12_combout  & (!\inst2|Add0~25 )) # (!\inst6|output[13]~12_combout  & ((\inst2|Add0~25 ) # (GND)))))
// \inst2|Add0~27  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] & (!\inst6|output[13]~12_combout  & !\inst2|Add0~25 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] & 
// ((!\inst2|Add0~25 ) # (!\inst6|output[13]~12_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13]),
	.datab(\inst6|output[13]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~25 ),
	.combout(\inst2|Add0~26_combout ),
	.cout(\inst2|Add0~27 ));
// synopsys translate_off
defparam \inst2|Add0~26 .lut_mask = 16'h9617;
defparam \inst2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N6
cycloneii_lcell_comb \inst2|Add0~38 (
// Equation(s):
// \inst2|Add0~38_combout  = (\inst6|output[19]~18_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & (\inst2|Add0~37  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & 
// (!\inst2|Add0~37 )))) # (!\inst6|output[19]~18_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & (!\inst2|Add0~37 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & 
// ((\inst2|Add0~37 ) # (GND)))))
// \inst2|Add0~39  = CARRY((\inst6|output[19]~18_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & !\inst2|Add0~37 )) # (!\inst6|output[19]~18_combout  & ((!\inst2|Add0~37 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19]))))

	.dataa(\inst6|output[19]~18_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~37 ),
	.combout(\inst2|Add0~38_combout ),
	.cout(\inst2|Add0~39 ));
// synopsys translate_off
defparam \inst2|Add0~38 .lut_mask = 16'h9617;
defparam \inst2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N26
cycloneii_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] & (\inst6|output[3]~2_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2] $ (!\inst6|output[2]~3_combout )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] & (!\inst6|output[3]~2_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2] $ (!\inst6|output[2]~3_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2]),
	.datac(\inst6|output[2]~3_combout ),
	.datad(\inst6|output[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h8241;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N6
cycloneii_lcell_comb \inst2|Equal0~7 (
// Equation(s):
// \inst2|Equal0~7_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] & (\inst6|output[13]~12_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12] $ (!\inst6|output[12]~13_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13] & (!\inst6|output[13]~12_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12] $ (!\inst6|output[12]~13_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12]),
	.datac(\inst6|output[12]~13_combout ),
	.datad(\inst6|output[13]~12_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~7 .lut_mask = 16'h8241;
defparam \inst2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
cycloneii_lcell_comb \inst6|output[16]~17 (
// Equation(s):
// \inst6|output[16]~17_combout  = (\inst3|ctrl1~0_combout  & (((\inst4|inst3|Mux12~0_combout  & !\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [16]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [16]),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst6|output[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[16]~17 .lut_mask = 16'h22E2;
defparam \inst6|output[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N28
cycloneii_lcell_comb \inst2|Equal0~10 (
// Equation(s):
// \inst2|Equal0~10_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] & (\inst6|output[17]~16_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16] $ (!\inst6|output[16]~17_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] & (!\inst6|output[17]~16_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16] $ (!\inst6|output[16]~17_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16]),
	.datac(\inst6|output[17]~16_combout ),
	.datad(\inst6|output[16]~17_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~10 .lut_mask = 16'h8421;
defparam \inst2|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N0
cycloneii_lcell_comb \inst6|output[19]~18 (
// Equation(s):
// \inst6|output[19]~18_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux12~0_combout  & ((!\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [19]))))

	.dataa(\inst4|inst3|Mux12~0_combout ),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [19]),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[19]~18 .lut_mask = 16'h0ACC;
defparam \inst6|output[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N4
cycloneii_lcell_comb \inst2|Equal0~11 (
// Equation(s):
// \inst2|Equal0~11_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & (\inst6|output[19]~18_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18] $ (!\inst6|output[18]~19_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & (!\inst6|output[19]~18_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18] $ (!\inst6|output[18]~19_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18]),
	.datac(\inst6|output[18]~19_combout ),
	.datad(\inst6|output[19]~18_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~11 .lut_mask = 16'h8241;
defparam \inst2|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N30
cycloneii_lcell_comb \inst2|Equal0~12 (
// Equation(s):
// \inst2|Equal0~12_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & (\inst6|output[21]~20_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20] $ (!\inst6|output[20]~21_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & (!\inst6|output[21]~20_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20] $ (!\inst6|output[20]~21_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20]),
	.datac(\inst6|output[20]~21_combout ),
	.datad(\inst6|output[21]~20_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~12 .lut_mask = 16'h8241;
defparam \inst2|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneii_lcell_comb \inst6|output[23]~22 (
// Equation(s):
// \inst6|output[23]~22_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [23]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [23]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[23]~22 .lut_mask = 16'h50CC;
defparam \inst6|output[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N6
cycloneii_lcell_comb \inst6|output[22]~23 (
// Equation(s):
// \inst6|output[22]~23_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [22]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [22]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[22]~23 .lut_mask = 16'h50CC;
defparam \inst6|output[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N30
cycloneii_lcell_comb \inst2|Equal0~13 (
// Equation(s):
// \inst2|Equal0~13_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22] & (\inst6|output[22]~23_combout  & (\inst6|output[23]~22_combout  $ (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b 
// [23])))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22] & (!\inst6|output[22]~23_combout  & (\inst6|output[23]~22_combout  $ (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23]))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22]),
	.datab(\inst6|output[23]~22_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23]),
	.datad(\inst6|output[22]~23_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~13 .lut_mask = 16'h8241;
defparam \inst2|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N16
cycloneii_lcell_comb \inst2|Equal0~14 (
// Equation(s):
// \inst2|Equal0~14_combout  = (\inst2|Equal0~11_combout  & (\inst2|Equal0~12_combout  & (\inst2|Equal0~13_combout  & \inst2|Equal0~10_combout )))

	.dataa(\inst2|Equal0~11_combout ),
	.datab(\inst2|Equal0~12_combout ),
	.datac(\inst2|Equal0~13_combout ),
	.datad(\inst2|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~14 .lut_mask = 16'h8000;
defparam \inst2|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneii_lcell_comb \inst6|output[27]~26 (
// Equation(s):
// \inst6|output[27]~26_combout  = (\inst3|ctrl1~0_combout  & (((\inst4|inst3|Mux12~0_combout  & !\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [27]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [27]),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst6|output[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[27]~26 .lut_mask = 16'h22E2;
defparam \inst6|output[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
cycloneii_lcell_comb \inst6|output[26]~27 (
// Equation(s):
// \inst6|output[26]~27_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [26]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [26]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[26]~27 .lut_mask = 16'h30AA;
defparam \inst6|output[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneii_lcell_comb \inst2|Equal0~16 (
// Equation(s):
// \inst2|Equal0~16_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26] & (\inst6|output[26]~27_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] $ (!\inst6|output[27]~26_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26] & (!\inst6|output[26]~27_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] $ (!\inst6|output[27]~26_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27]),
	.datac(\inst6|output[26]~27_combout ),
	.datad(\inst6|output[27]~26_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~16 .lut_mask = 16'h8421;
defparam \inst2|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N6
cycloneii_lcell_comb \inst2|Mux31~0 (
// Equation(s):
// \inst2|Mux31~0_combout  = (\inst4|inst3|Mux1~0_combout  & (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & \inst2|Add0~0_combout )))

	.dataa(\inst4|inst3|Mux1~0_combout ),
	.datab(\inst4|inst3|Mux2~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst2|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux31~0 .lut_mask = 16'h0200;
defparam \inst2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneii_lcell_comb \inst2|Mux28~7 (
// Equation(s):
// \inst2|Mux28~7_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[3]~2_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3]))))

	.dataa(\inst6|output[3]~2_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3]),
	.datad(\inst4|inst3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux28~7 .lut_mask = 16'h00EA;
defparam \inst2|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N2
cycloneii_lcell_comb \inst2|Mux5~4 (
// Equation(s):
// \inst2|Mux5~4_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[26]~27_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26]),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst6|output[26]~27_combout ),
	.datad(\inst4|inst3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~4 .lut_mask = 16'h00F8;
defparam \inst2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N6
cycloneii_lcell_comb \inst2|Mux6~1 (
// Equation(s):
// \inst2|Mux6~1_combout  = (\inst4|inst3|Mux0~1_combout ) # ((\inst4|inst3|Mux2~1_combout  & (!\inst4|inst3|Mux1~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25])))

	.dataa(\inst4|inst3|Mux2~1_combout ),
	.datab(\inst4|inst3|Mux1~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25]),
	.datad(\inst4|inst3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~1 .lut_mask = 16'hFF20;
defparam \inst2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N16
cycloneii_lcell_comb \inst2|Mux13~0 (
// Equation(s):
// \inst2|Mux13~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[18]~19_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18]))))

	.dataa(\inst6|output[18]~19_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux13~0 .lut_mask = 16'hEA00;
defparam \inst2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
cycloneii_lcell_comb \inst2|Mux15~0 (
// Equation(s):
// \inst2|Mux15~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[16]~17_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16]),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst3|ctrl1~0_combout ),
	.datad(\inst6|output[16]~17_combout ),
	.cin(gnd),
	.combout(\inst2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux15~0 .lut_mask = 16'hF080;
defparam \inst2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N28
cycloneii_lcell_comb \inst2|Mux16~2 (
// Equation(s):
// \inst2|Mux16~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[15]~14_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst6|output[15]~14_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15]),
	.datad(\inst4|inst3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux16~2 .lut_mask = 16'h5444;
defparam \inst2|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N0
cycloneii_lcell_comb \inst2|Mux18~0 (
// Equation(s):
// \inst2|Mux18~0_combout  = (\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & (!\inst4|inst3|Mux1~0_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13])))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux1~0_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux18~0 .lut_mask = 16'h0200;
defparam \inst2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N12
cycloneii_lcell_comb \inst2|Mux19~0 (
// Equation(s):
// \inst2|Mux19~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[12]~13_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12]))))

	.dataa(\inst4|inst3|Mux2~1_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12]),
	.datac(\inst6|output[12]~13_combout ),
	.datad(\inst4|inst3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux19~0 .lut_mask = 16'h00F8;
defparam \inst2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N2
cycloneii_lcell_comb \inst2|Mux20~2 (
// Equation(s):
// \inst2|Mux20~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[11]~10_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst6|output[11]~10_combout ),
	.datac(\inst4|inst3|Mux2~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\inst2|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux20~2 .lut_mask = 16'h5444;
defparam \inst2|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N10
cycloneii_lcell_comb \inst2|Mux21~2 (
// Equation(s):
// \inst2|Mux21~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[10]~11_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst6|output[10]~11_combout ),
	.datab(\inst4|inst3|Mux1~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10]),
	.datad(\inst4|inst3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux21~2 .lut_mask = 16'h3222;
defparam \inst2|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N12
cycloneii_lcell_comb \inst2|Mux22~0 (
// Equation(s):
// \inst2|Mux22~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[9]~8_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9]),
	.datab(\inst6|output[9]~8_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst4|inst3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux22~0 .lut_mask = 16'h0E0C;
defparam \inst2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N18
cycloneii_lcell_comb \inst2|Mux23~2 (
// Equation(s):
// \inst2|Mux23~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[8]~9_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8]),
	.datad(\inst6|output[8]~9_combout ),
	.cin(gnd),
	.combout(\inst2|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux23~2 .lut_mask = 16'h5540;
defparam \inst2|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
cycloneii_lcell_comb \inst2|Mux24~2 (
// Equation(s):
// \inst2|Mux24~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[7]~6_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7]),
	.datad(\inst6|output[7]~6_combout ),
	.cin(gnd),
	.combout(\inst2|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux24~2 .lut_mask = 16'h5540;
defparam \inst2|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRE));
// synopsys translate_off
defparam \WRE~I .input_async_reset = "none";
defparam \WRE~I .input_power_up = "low";
defparam \WRE~I .input_register_mode = "none";
defparam \WRE~I .input_sync_reset = "none";
defparam \WRE~I .oe_async_reset = "none";
defparam \WRE~I .oe_power_up = "low";
defparam \WRE~I .oe_register_mode = "none";
defparam \WRE~I .oe_sync_reset = "none";
defparam \WRE~I .operation_mode = "input";
defparam \WRE~I .output_async_reset = "none";
defparam \WRE~I .output_power_up = "low";
defparam \WRE~I .output_register_mode = "none";
defparam \WRE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT));
// synopsys translate_off
defparam \NEXT~I .input_async_reset = "none";
defparam \NEXT~I .input_power_up = "low";
defparam \NEXT~I .input_register_mode = "none";
defparam \NEXT~I .input_sync_reset = "none";
defparam \NEXT~I .oe_async_reset = "none";
defparam \NEXT~I .oe_power_up = "low";
defparam \NEXT~I .oe_register_mode = "none";
defparam \NEXT~I .oe_sync_reset = "none";
defparam \NEXT~I .operation_mode = "input";
defparam \NEXT~I .output_async_reset = "none";
defparam \NEXT~I .output_power_up = "low";
defparam \NEXT~I .output_register_mode = "none";
defparam \NEXT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N12
cycloneii_lcell_comb \inst4|inst4|newAddress[0]~5 (
// Equation(s):
// \inst4|inst4|newAddress[0]~5_combout  = \inst4|inst2|DOUT [0] $ (VCC)
// \inst4|inst4|newAddress[0]~6  = CARRY(\inst4|inst2|DOUT [0])

	.dataa(\inst4|inst2|DOUT [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|inst4|newAddress[0]~5_combout ),
	.cout(\inst4|inst4|newAddress[0]~6 ));
// synopsys translate_off
defparam \inst4|inst4|newAddress[0]~5 .lut_mask = 16'h55AA;
defparam \inst4|inst4|newAddress[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneii_lcell_comb \inst4|inst4|newAddress[1]~7 (
// Equation(s):
// \inst4|inst4|newAddress[1]~7_combout  = (\inst4|inst2|DOUT [1] & (!\inst4|inst4|newAddress[0]~6 )) # (!\inst4|inst2|DOUT [1] & ((\inst4|inst4|newAddress[0]~6 ) # (GND)))
// \inst4|inst4|newAddress[1]~8  = CARRY((!\inst4|inst4|newAddress[0]~6 ) # (!\inst4|inst2|DOUT [1]))

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|newAddress[0]~6 ),
	.combout(\inst4|inst4|newAddress[1]~7_combout ),
	.cout(\inst4|inst4|newAddress[1]~8 ));
// synopsys translate_off
defparam \inst4|inst4|newAddress[1]~7 .lut_mask = 16'h3C3F;
defparam \inst4|inst4|newAddress[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneii_lcell_comb \inst4|inst4|t1[0]~5 (
// Equation(s):
// \inst4|inst4|t1[0]~5_combout  = (\inst4|inst3|Mux27~1_combout  & (\inst4|inst2|DOUT [0] $ (VCC))) # (!\inst4|inst3|Mux27~1_combout  & (\inst4|inst2|DOUT [0] & VCC))
// \inst4|inst4|t1[0]~6  = CARRY((\inst4|inst3|Mux27~1_combout  & \inst4|inst2|DOUT [0]))

	.dataa(\inst4|inst3|Mux27~1_combout ),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|inst4|t1[0]~5_combout ),
	.cout(\inst4|inst4|t1[0]~6 ));
// synopsys translate_off
defparam \inst4|inst4|t1[0]~5 .lut_mask = 16'h6688;
defparam \inst4|inst4|t1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneii_lcell_comb \inst4|inst4|newAddress[2]~9 (
// Equation(s):
// \inst4|inst4|newAddress[2]~9_combout  = (\inst4|inst2|DOUT [2] & (\inst4|inst4|newAddress[1]~8  $ (GND))) # (!\inst4|inst2|DOUT [2] & (!\inst4|inst4|newAddress[1]~8  & VCC))
// \inst4|inst4|newAddress[2]~10  = CARRY((\inst4|inst2|DOUT [2] & !\inst4|inst4|newAddress[1]~8 ))

	.dataa(\inst4|inst2|DOUT [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|newAddress[1]~8 ),
	.combout(\inst4|inst4|newAddress[2]~9_combout ),
	.cout(\inst4|inst4|newAddress[2]~10 ));
// synopsys translate_off
defparam \inst4|inst4|newAddress[2]~9 .lut_mask = 16'hA50A;
defparam \inst4|inst4|newAddress[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N0
cycloneii_lcell_comb \inst4|inst3|Mux12~0 (
// Equation(s):
// \inst4|inst3|Mux12~0_combout  = (\inst4|inst2|DOUT [1] & (!\inst4|inst2|DOUT [0] & (!\inst4|inst2|DOUT [3] & !\inst4|inst2|DOUT [2]))) # (!\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [0] & (\inst4|inst2|DOUT [3] & \inst4|inst2|DOUT [2])))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [3]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux12~0 .lut_mask = 16'h4002;
defparam \inst4|inst3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneii_lcell_comb \inst4|inst3|Mux12~1 (
// Equation(s):
// \inst4|inst3|Mux12~1_combout  = (\inst4|inst3|Mux12~0_combout  & !\inst4|inst2|DOUT [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux12~1 .lut_mask = 16'h00F0;
defparam \inst4|inst3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N14
cycloneii_lcell_comb \inst4|inst4|t1[1]~7 (
// Equation(s):
// \inst4|inst4|t1[1]~7_combout  = (\inst4|inst2|DOUT [1] & ((\inst4|inst3|Mux26~1_combout  & (!\inst4|inst4|t1[0]~6 )) # (!\inst4|inst3|Mux26~1_combout  & (\inst4|inst4|t1[0]~6  & VCC)))) # (!\inst4|inst2|DOUT [1] & ((\inst4|inst3|Mux26~1_combout  & 
// ((\inst4|inst4|t1[0]~6 ) # (GND))) # (!\inst4|inst3|Mux26~1_combout  & (!\inst4|inst4|t1[0]~6 ))))
// \inst4|inst4|t1[1]~8  = CARRY((\inst4|inst2|DOUT [1] & (\inst4|inst3|Mux26~1_combout  & !\inst4|inst4|t1[0]~6 )) # (!\inst4|inst2|DOUT [1] & ((\inst4|inst3|Mux26~1_combout ) # (!\inst4|inst4|t1[0]~6 ))))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst3|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|t1[0]~6 ),
	.combout(\inst4|inst4|t1[1]~7_combout ),
	.cout(\inst4|inst4|t1[1]~8 ));
// synopsys translate_off
defparam \inst4|inst4|t1[1]~7 .lut_mask = 16'h694D;
defparam \inst4|inst4|t1[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N16
cycloneii_lcell_comb \inst4|inst4|t1[2]~9 (
// Equation(s):
// \inst4|inst4|t1[2]~9_combout  = ((\inst4|inst2|DOUT [2] $ (\inst4|inst3|Mux12~1_combout  $ (!\inst4|inst4|t1[1]~8 )))) # (GND)
// \inst4|inst4|t1[2]~10  = CARRY((\inst4|inst2|DOUT [2] & ((\inst4|inst3|Mux12~1_combout ) # (!\inst4|inst4|t1[1]~8 ))) # (!\inst4|inst2|DOUT [2] & (\inst4|inst3|Mux12~1_combout  & !\inst4|inst4|t1[1]~8 )))

	.dataa(\inst4|inst2|DOUT [2]),
	.datab(\inst4|inst3|Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|t1[1]~8 ),
	.combout(\inst4|inst4|t1[2]~9_combout ),
	.cout(\inst4|inst4|t1[2]~10 ));
// synopsys translate_off
defparam \inst4|inst4|t1[2]~9 .lut_mask = 16'h698E;
defparam \inst4|inst4|t1[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y18_N17
cycloneii_lcell_ff \inst4|inst4|t1[2] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|t1[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Mux32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|t1 [2]));

// Location: LCFF_X49_Y19_N17
cycloneii_lcell_ff \inst4|inst4|newAddress[2] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|newAddress[2]~9_combout ),
	.sdata(\inst4|inst4|t1 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|Mux32~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|newAddress [2]));

// Location: LCFF_X50_Y19_N29
cycloneii_lcell_ff \inst4|inst2|DOUT[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|inst4|newAddress [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2|DOUT [2]));

// Location: LCCOMB_X50_Y19_N26
cycloneii_lcell_comb \inst4|inst3|Mux0~0 (
// Equation(s):
// \inst4|inst3|Mux0~0_combout  = (!\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [0] & !\inst4|inst2|DOUT [4])))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [0]),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux0~0 .lut_mask = 16'h0040;
defparam \inst4|inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N12
cycloneii_lcell_comb \inst4|inst3|Mux0~1 (
// Equation(s):
// \inst4|inst3|Mux0~1_combout  = (\inst4|inst2|DOUT [2] & \inst4|inst3|Mux0~0_combout )

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [2]),
	.datac(vcc),
	.datad(\inst4|inst3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux0~1 .lut_mask = 16'hCC00;
defparam \inst4|inst3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N28
cycloneii_lcell_comb \inst4|inst3|Mux2~0 (
// Equation(s):
// \inst4|inst3|Mux2~0_combout  = (\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [2] & ((\inst4|inst2|DOUT [1]) # (\inst4|inst2|DOUT [0]))))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [2]),
	.datad(\inst4|inst2|DOUT [0]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux2~0 .lut_mask = 16'hC080;
defparam \inst4|inst3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N28
cycloneii_lcell_comb \inst4|inst3|Mux2~1 (
// Equation(s):
// \inst4|inst3|Mux2~1_combout  = (\inst4|inst2|DOUT [4]) # (\inst4|inst3|Mux2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux2~1 .lut_mask = 16'hFFF0;
defparam \inst4|inst3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneii_lcell_comb \inst4|inst3|Mux1~0 (
// Equation(s):
// \inst4|inst3|Mux1~0_combout  = (\inst4|inst2|DOUT [3]) # ((\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [0] & \inst4|inst2|DOUT [2])))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [0]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux1~0 .lut_mask = 16'hECCC;
defparam \inst4|inst3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N16
cycloneii_lcell_comb \inst2|Mux28~6 (
// Equation(s):
// \inst2|Mux28~6_combout  = (!\inst4|inst2|DOUT [4] & ((!\inst4|inst3|Mux2~0_combout ) # (!\inst4|inst3|Mux1~0_combout )))

	.dataa(vcc),
	.datab(\inst4|inst3|Mux1~0_combout ),
	.datac(\inst4|inst3|Mux2~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst2|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux28~6 .lut_mask = 16'h003F;
defparam \inst2|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N10
cycloneii_lcell_comb \inst2|Mux28~9 (
// Equation(s):
// \inst2|Mux28~9_combout  = (\inst4|inst3|Mux0~0_combout  & (!\inst2|Mux28~6_combout  & \inst4|inst2|DOUT [2]))

	.dataa(\inst4|inst3|Mux0~0_combout ),
	.datab(vcc),
	.datac(\inst2|Mux28~6_combout ),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst2|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux28~9 .lut_mask = 16'h0A00;
defparam \inst2|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N24
cycloneii_lcell_comb \inst4|inst3|Mux16~0 (
// Equation(s):
// \inst4|inst3|Mux16~0_combout  = (\inst4|inst2|DOUT [1] & (!\inst4|inst2|DOUT [2] & (\inst4|inst2|DOUT [3] $ (!\inst4|inst2|DOUT [0])))) # (!\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [3]))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux16~0 .lut_mask = 16'h0A9A;
defparam \inst4|inst3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N22
cycloneii_lcell_comb \inst3|LessThan0~0 (
// Equation(s):
// \inst3|LessThan0~0_combout  = (\inst4|inst2|DOUT [4] & (\inst4|inst3|Mux0~0_combout  & (\inst4|inst2|DOUT [2]))) # (!\inst4|inst2|DOUT [4] & (((\inst4|inst3|Mux0~0_combout  & \inst4|inst2|DOUT [2])) # (!\inst4|inst3|Mux1~0_combout )))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux0~0_combout ),
	.datac(\inst4|inst2|DOUT [2]),
	.datad(\inst4|inst3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan0~0 .lut_mask = 16'hC0D5;
defparam \inst3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N18
cycloneii_lcell_comb \inst7|output[0]~10 (
// Equation(s):
// \inst7|output[0]~10_combout  = (!\inst4|inst2|DOUT [4] & ((\inst3|LessThan0~0_combout  & (!\inst4|inst3|Mux11~0_combout )) # (!\inst3|LessThan0~0_combout  & ((\inst4|inst3|Mux16~0_combout )))))

	.dataa(\inst4|inst3|Mux11~0_combout ),
	.datab(\inst4|inst3|Mux16~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst7|output[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|output[0]~10 .lut_mask = 16'h050C;
defparam \inst7|output[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N16
cycloneii_lcell_comb \inst4|inst3|Mux10~0 (
// Equation(s):
// \inst4|inst3|Mux10~0_combout  = (!\inst4|inst2|DOUT [2] & ((\inst4|inst2|DOUT [3] & ((!\inst4|inst2|DOUT [1]) # (!\inst4|inst2|DOUT [0]))) # (!\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [0]))))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux10~0 .lut_mask = 16'h006E;
defparam \inst4|inst3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N14
cycloneii_lcell_comb \inst4|inst3|Mux15~0 (
// Equation(s):
// \inst4|inst3|Mux15~0_combout  = (\inst4|inst2|DOUT [0] & ((\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [1] $ (\inst4|inst2|DOUT [2]))) # (!\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [1] & \inst4|inst2|DOUT [2])))) # (!\inst4|inst2|DOUT [0] & 
// (!\inst4|inst2|DOUT [2] & (\inst4|inst2|DOUT [3] $ (\inst4|inst2|DOUT [1]))))

	.dataa(\inst4|inst2|DOUT [0]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux15~0 .lut_mask = 16'h2894;
defparam \inst4|inst3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N20
cycloneii_lcell_comb \inst7|output[1]~11 (
// Equation(s):
// \inst7|output[1]~11_combout  = (!\inst4|inst2|DOUT [4] & ((\inst3|LessThan0~0_combout  & (\inst4|inst3|Mux10~0_combout )) # (!\inst3|LessThan0~0_combout  & ((\inst4|inst3|Mux15~0_combout )))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux10~0_combout ),
	.datac(\inst4|inst3|Mux15~0_combout ),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst7|output[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|output[1]~11 .lut_mask = 16'h4450;
defparam \inst7|output[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N18
cycloneii_lcell_comb \inst4|inst3|Mux14~0 (
// Equation(s):
// \inst4|inst3|Mux14~0_combout  = (\inst4|inst2|DOUT [3] & ((\inst4|inst2|DOUT [0] & (!\inst4|inst2|DOUT [1])) # (!\inst4|inst2|DOUT [0] & ((!\inst4|inst2|DOUT [2]))))) # (!\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [0] $ 
// (!\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux14~0 .lut_mask = 16'h483A;
defparam \inst4|inst3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N6
cycloneii_lcell_comb \inst4|inst3|Mux9~0 (
// Equation(s):
// \inst4|inst3|Mux9~0_combout  = (\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [0] & (!\inst4|inst2|DOUT [1] & !\inst4|inst2|DOUT [2]))) # (!\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [2] & ((\inst4|inst2|DOUT [0]) # (!\inst4|inst2|DOUT [1]))))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux9~0 .lut_mask = 16'h4508;
defparam \inst4|inst3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N2
cycloneii_lcell_comb \inst7|output[2]~12 (
// Equation(s):
// \inst7|output[2]~12_combout  = (!\inst4|inst2|DOUT [4] & ((\inst3|LessThan0~0_combout  & ((\inst4|inst3|Mux9~0_combout ))) # (!\inst3|LessThan0~0_combout  & (\inst4|inst3|Mux14~0_combout ))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux14~0_combout ),
	.datac(\inst4|inst3|Mux9~0_combout ),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst7|output[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|output[2]~12 .lut_mask = 16'h5044;
defparam \inst7|output[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneii_lcell_comb \inst4|inst3|Mux8~0 (
// Equation(s):
// \inst4|inst3|Mux8~0_combout  = (!\inst4|inst2|DOUT [0] & ((\inst4|inst2|DOUT [3] & (!\inst4|inst2|DOUT [1] & \inst4|inst2|DOUT [2])) # (!\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [1] & !\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [0]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux8~0 .lut_mask = 16'h0410;
defparam \inst4|inst3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N0
cycloneii_lcell_comb \inst7|output[3]~13 (
// Equation(s):
// \inst7|output[3]~13_combout  = (!\inst4|inst2|DOUT [4] & ((\inst3|LessThan0~0_combout  & (\inst4|inst3|Mux8~0_combout )) # (!\inst3|LessThan0~0_combout  & ((\inst4|inst3|Mux12~0_combout )))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux8~0_combout ),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst7|output[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|output[3]~13 .lut_mask = 16'h4450;
defparam \inst7|output[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N22
cycloneii_lcell_comb \inst7|output[4]~14 (
// Equation(s):
// \inst7|output[4]~14_combout  = (!\inst4|inst2|DOUT [4] & (\inst4|inst3|Mux1~0_combout  & (\inst4|inst3|Mux12~0_combout  & !\inst4|inst3|Mux0~1_combout )))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux1~0_combout ),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst4|inst3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst7|output[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|output[4]~14 .lut_mask = 16'h0040;
defparam \inst7|output[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N6
cycloneii_lcell_comb \inst4|inst3|Mux11~0 (
// Equation(s):
// \inst4|inst3|Mux11~0_combout  = (\inst4|inst2|DOUT [0] & (\inst4|inst2|DOUT [1] $ (((!\inst4|inst2|DOUT [3] & !\inst4|inst2|DOUT [2]))))) # (!\inst4|inst2|DOUT [0] & ((\inst4|inst2|DOUT [2]) # ((!\inst4|inst2|DOUT [3] & \inst4|inst2|DOUT [1]))))

	.dataa(\inst4|inst2|DOUT [0]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux11~0 .lut_mask = 16'hF592;
defparam \inst4|inst3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N28
cycloneii_lcell_comb \inst4|inst3|Mux11~1 (
// Equation(s):
// \inst4|inst3|Mux11~1_combout  = (!\inst4|inst2|DOUT [4] & !\inst4|inst3|Mux11~0_combout )

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|inst3|Mux11~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux11~1 .lut_mask = 16'h0055;
defparam \inst4|inst3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N2
cycloneii_lcell_comb \inst4|inst3|Mux10~1 (
// Equation(s):
// \inst4|inst3|Mux10~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux10~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux10~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux10~1 .lut_mask = 16'h0F00;
defparam \inst4|inst3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N8
cycloneii_lcell_comb \inst4|inst3|Mux9~1 (
// Equation(s):
// \inst4|inst3|Mux9~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux9~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux9~1 .lut_mask = 16'h0F00;
defparam \inst4|inst3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N26
cycloneii_lcell_comb \inst4|inst3|Mux8~1 (
// Equation(s):
// \inst4|inst3|Mux8~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux8~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux8~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux8~1 .lut_mask = 16'h0F00;
defparam \inst4|inst3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N10
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneii_lcell_comb \inst4|inst3|Mux24~0 (
// Equation(s):
// \inst4|inst3|Mux24~0_combout  = (\inst4|inst2|DOUT [3] & (((\inst4|inst2|DOUT [1]) # (!\inst4|inst2|DOUT [2])) # (!\inst4|inst2|DOUT [0]))) # (!\inst4|inst2|DOUT [3] & ((\inst4|inst2|DOUT [0]) # ((\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux24~0 .lut_mask = 16'hF7EE;
defparam \inst4|inst3|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N24
cycloneii_lcell_comb \inst4|inst3|Mux1~1 (
// Equation(s):
// \inst4|inst3|Mux1~1_combout  = (\inst4|inst2|DOUT [4]) # (\inst4|inst3|Mux1~0_combout )

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(vcc),
	.datad(\inst4|inst3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux1~1 .lut_mask = 16'hFFCC;
defparam \inst4|inst3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N10
cycloneii_lcell_comb \inst4|inst3|Mux7~0 (
// Equation(s):
// \inst4|inst3|Mux7~0_combout  = (!\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [0] $ (\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [3]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux7~0 .lut_mask = 16'h1040;
defparam \inst4|inst3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N12
cycloneii_lcell_comb \inst4|inst3|Mux7~1 (
// Equation(s):
// \inst4|inst3|Mux7~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux7~1 .lut_mask = 16'h0F00;
defparam \inst4|inst3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N18
cycloneii_lcell_comb \inst4|inst3|Mux6~0 (
// Equation(s):
// \inst4|inst3|Mux6~0_combout  = (\inst4|inst2|DOUT [0] & (\inst4|inst2|DOUT [3] & (\inst4|inst2|DOUT [1] $ (\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [3]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux6~0 .lut_mask = 16'h4080;
defparam \inst4|inst3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N24
cycloneii_lcell_comb \inst4|inst3|Mux6~1 (
// Equation(s):
// \inst4|inst3|Mux6~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux6~1 .lut_mask = 16'h0F00;
defparam \inst4|inst3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
cycloneii_lcell_comb \inst4|inst3|Mux5~0 (
// Equation(s):
// \inst4|inst3|Mux5~0_combout  = (!\inst4|inst2|DOUT [2] & (!\inst4|inst2|DOUT [4] & \inst4|inst2|DOUT [3]))

	.dataa(\inst4|inst2|DOUT [2]),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst2|DOUT [3]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux5~0 .lut_mask = 16'h0500;
defparam \inst4|inst3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N8
cycloneii_lcell_comb \inst6|output[8]~9 (
// Equation(s):
// \inst6|output[8]~9_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [8]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [8]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[8]~9 .lut_mask = 16'h30AA;
defparam \inst6|output[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N14
cycloneii_lcell_comb \inst2|Mux0~4 (
// Equation(s):
// \inst2|Mux0~4_combout  = (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux1~0_combout ))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(vcc),
	.datad(\inst4|inst3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~4 .lut_mask = 16'h1100;
defparam \inst2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
cycloneii_lcell_comb \inst6|output[9]~8 (
// Equation(s):
// \inst6|output[9]~8_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [9]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [9]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[9]~8 .lut_mask = 16'h30AA;
defparam \inst6|output[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N16
cycloneii_lcell_comb \inst2|Add0~16 (
// Equation(s):
// \inst2|Add0~16_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8] $ (\inst6|output[8]~9_combout  $ (!\inst2|Add0~15 )))) # (GND)
// \inst2|Add0~17  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8] & ((\inst6|output[8]~9_combout ) # (!\inst2|Add0~15 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8] & 
// (\inst6|output[8]~9_combout  & !\inst2|Add0~15 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8]),
	.datab(\inst6|output[8]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~15 ),
	.combout(\inst2|Add0~16_combout ),
	.cout(\inst2|Add0~17 ));
// synopsys translate_off
defparam \inst2|Add0~16 .lut_mask = 16'h698E;
defparam \inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N18
cycloneii_lcell_comb \inst2|Add0~18 (
// Equation(s):
// \inst2|Add0~18_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] & ((\inst6|output[9]~8_combout  & (\inst2|Add0~17  & VCC)) # (!\inst6|output[9]~8_combout  & (!\inst2|Add0~17 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] & ((\inst6|output[9]~8_combout  & (!\inst2|Add0~17 )) # (!\inst6|output[9]~8_combout  & ((\inst2|Add0~17 ) # (GND)))))
// \inst2|Add0~19  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] & (!\inst6|output[9]~8_combout  & !\inst2|Add0~17 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] & 
// ((!\inst2|Add0~17 ) # (!\inst6|output[9]~8_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9]),
	.datab(\inst6|output[9]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~17 ),
	.combout(\inst2|Add0~18_combout ),
	.cout(\inst2|Add0~19 ));
// synopsys translate_off
defparam \inst2|Add0~18 .lut_mask = 16'h9617;
defparam \inst2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N16
cycloneii_lcell_comb \inst2|Mux22~1 (
// Equation(s):
// \inst2|Mux22~1_combout  = (!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux22~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~18_combout ))))

	.dataa(\inst2|Mux22~0_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux0~4_combout ),
	.datad(\inst2|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux22~1 .lut_mask = 16'h3222;
defparam \inst2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N17
cycloneii_lcell_ff \inst11|DOUT[9] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux22~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [9]));

// Location: LCCOMB_X50_Y17_N20
cycloneii_lcell_comb \inst2|Add0~20 (
// Equation(s):
// \inst2|Add0~20_combout  = ((\inst6|output[10]~11_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10] $ (!\inst2|Add0~19 )))) # (GND)
// \inst2|Add0~21  = CARRY((\inst6|output[10]~11_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10]) # (!\inst2|Add0~19 ))) # (!\inst6|output[10]~11_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10] & !\inst2|Add0~19 )))

	.dataa(\inst6|output[10]~11_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~19 ),
	.combout(\inst2|Add0~20_combout ),
	.cout(\inst2|Add0~21 ));
// synopsys translate_off
defparam \inst2|Add0~20 .lut_mask = 16'h698E;
defparam \inst2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N30
cycloneii_lcell_comb \inst2|Mux21~4 (
// Equation(s):
// \inst2|Mux21~4_combout  = (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & (\inst4|inst3|Mux1~0_combout  & \inst2|Add0~20_combout )))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux1~0_combout ),
	.datad(\inst2|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst2|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux21~4 .lut_mask = 16'h1000;
defparam \inst2|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N26
cycloneii_lcell_comb \inst2|Mux21~3 (
// Equation(s):
// \inst2|Mux21~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux21~2_combout ) # (\inst2|Mux21~4_combout ))))

	.dataa(\inst2|Mux21~2_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux28~9_combout ),
	.datad(\inst2|Mux21~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux21~3 .lut_mask = 16'hF3F2;
defparam \inst2|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N27
cycloneii_lcell_ff \inst11|DOUT[10] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux21~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [10]));

// Location: LCCOMB_X51_Y19_N4
cycloneii_lcell_comb \inst6|output[11]~10 (
// Equation(s):
// \inst6|output[11]~10_combout  = (\inst3|ctrl1~0_combout  & (((\inst4|inst3|Mux16~0_combout  & !\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [11]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [11]),
	.datab(\inst4|inst3|Mux16~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[11]~10 .lut_mask = 16'h0CAA;
defparam \inst6|output[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N22
cycloneii_lcell_comb \inst2|Add0~22 (
// Equation(s):
// \inst2|Add0~22_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] & ((\inst6|output[11]~10_combout  & (\inst2|Add0~21  & VCC)) # (!\inst6|output[11]~10_combout  & (!\inst2|Add0~21 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] & ((\inst6|output[11]~10_combout  & (!\inst2|Add0~21 )) # (!\inst6|output[11]~10_combout  & ((\inst2|Add0~21 ) # (GND)))))
// \inst2|Add0~23  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] & (!\inst6|output[11]~10_combout  & !\inst2|Add0~21 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] & 
// ((!\inst2|Add0~21 ) # (!\inst6|output[11]~10_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11]),
	.datab(\inst6|output[11]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~21 ),
	.combout(\inst2|Add0~22_combout ),
	.cout(\inst2|Add0~23 ));
// synopsys translate_off
defparam \inst2|Add0~22 .lut_mask = 16'h9617;
defparam \inst2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N28
cycloneii_lcell_comb \inst2|Mux20~4 (
// Equation(s):
// \inst2|Mux20~4_combout  = (\inst4|inst3|Mux1~0_combout  & (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & \inst2|Add0~22_combout )))

	.dataa(\inst4|inst3|Mux1~0_combout ),
	.datab(\inst4|inst3|Mux2~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst2|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst2|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux20~4 .lut_mask = 16'h0200;
defparam \inst2|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N20
cycloneii_lcell_comb \inst2|Mux20~3 (
// Equation(s):
// \inst2|Mux20~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux20~2_combout ) # (\inst2|Mux20~4_combout ))))

	.dataa(\inst2|Mux20~2_combout ),
	.datab(\inst2|Mux28~9_combout ),
	.datac(\inst4|inst3|Mux0~1_combout ),
	.datad(\inst2|Mux20~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux20~3 .lut_mask = 16'hCFCE;
defparam \inst2|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N23
cycloneii_lcell_ff \inst11|DOUT[11] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux20~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [11]));

// Location: LCCOMB_X51_Y20_N26
cycloneii_lcell_comb \inst2|Mux5~6 (
// Equation(s):
// \inst2|Mux5~6_combout  = (!\inst4|inst2|DOUT [4] & (!\inst4|inst3|Mux0~1_combout  & ((!\inst4|inst3|Mux1~0_combout ) # (!\inst4|inst3|Mux2~0_combout ))))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux1~0_combout ),
	.datad(\inst4|inst3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~6 .lut_mask = 16'h0013;
defparam \inst2|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N4
cycloneii_lcell_comb \inst6|output[12]~13 (
// Equation(s):
// \inst6|output[12]~13_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux15~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [12]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [12]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst3|ctrl1~0_combout ),
	.datad(\inst4|inst3|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[12]~13 .lut_mask = 16'h3A0A;
defparam \inst6|output[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N24
cycloneii_lcell_comb \inst2|Add0~24 (
// Equation(s):
// \inst2|Add0~24_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12] $ (\inst6|output[12]~13_combout  $ (!\inst2|Add0~23 )))) # (GND)
// \inst2|Add0~25  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12] & ((\inst6|output[12]~13_combout ) # (!\inst2|Add0~23 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12] & 
// (\inst6|output[12]~13_combout  & !\inst2|Add0~23 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [12]),
	.datab(\inst6|output[12]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~23 ),
	.combout(\inst2|Add0~24_combout ),
	.cout(\inst2|Add0~25 ));
// synopsys translate_off
defparam \inst2|Add0~24 .lut_mask = 16'h698E;
defparam \inst2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N18
cycloneii_lcell_comb \inst2|Mux19~1 (
// Equation(s):
// \inst2|Mux19~1_combout  = (\inst2|Mux19~0_combout ) # (((\inst2|Mux0~4_combout  & \inst2|Add0~24_combout )) # (!\inst2|Mux5~6_combout ))

	.dataa(\inst2|Mux19~0_combout ),
	.datab(\inst2|Mux5~6_combout ),
	.datac(\inst2|Mux0~4_combout ),
	.datad(\inst2|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux19~1 .lut_mask = 16'hFBBB;
defparam \inst2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N19
cycloneii_lcell_ff \inst11|DOUT[12] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux19~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [12]));

// Location: LCCOMB_X51_Y17_N10
cycloneii_lcell_comb \inst2|Mux3~0 (
// Equation(s):
// \inst2|Mux3~0_combout  = (!\inst4|inst3|Mux2~1_combout  & (\inst4|inst3|Mux1~1_combout  & ((!\inst4|inst3|Mux0~0_combout ) # (!\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [2]),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst4|inst3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~0 .lut_mask = 16'h1030;
defparam \inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N24
cycloneii_lcell_comb \inst6|output[17]~16 (
// Equation(s):
// \inst6|output[17]~16_combout  = (\inst3|ctrl1~0_combout  & (((\inst4|inst3|Mux12~0_combout  & !\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [17]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [17]),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst6|output[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[17]~16 .lut_mask = 16'h22E2;
defparam \inst6|output[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N8
cycloneii_lcell_comb \inst6|output[20]~21 (
// Equation(s):
// \inst6|output[20]~21_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [20]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [20]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[20]~21 .lut_mask = 16'h30AA;
defparam \inst6|output[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N14
cycloneii_lcell_comb \inst2|Mux2~1 (
// Equation(s):
// \inst2|Mux2~1_combout  = (\inst4|inst3|Mux0~1_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & (\inst4|inst3|Mux2~1_combout  & !\inst4|inst3|Mux1~1_combout )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29]),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst4|inst3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~1 .lut_mask = 16'hFF08;
defparam \inst2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N12
cycloneii_lcell_comb \inst2|Mux0~8 (
// Equation(s):
// \inst2|Mux0~8_combout  = (\inst2|Mux28~6_combout  & ((!\inst4|inst2|DOUT [2]) # (!\inst4|inst3|Mux0~0_combout )))

	.dataa(\inst4|inst3|Mux0~0_combout ),
	.datab(vcc),
	.datac(\inst2|Mux28~6_combout ),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~8 .lut_mask = 16'h50F0;
defparam \inst2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N6
cycloneii_lcell_comb \inst6|output[31]~30 (
// Equation(s):
// \inst6|output[31]~30_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux12~0_combout  & ((!\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [31]))))

	.dataa(\inst4|inst3|Mux12~0_combout ),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [31]),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[31]~30 .lut_mask = 16'h0ACC;
defparam \inst6|output[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N10
cycloneii_lcell_comb \inst6|output[21]~20 (
// Equation(s):
// \inst6|output[21]~20_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [21]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [21]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst3|ctrl1~0_combout ),
	.datad(\inst4|inst3|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[21]~20 .lut_mask = 16'h3A0A;
defparam \inst6|output[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N2
cycloneii_lcell_comb \inst6|output[14]~15 (
// Equation(s):
// \inst6|output[14]~15_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [14]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [14]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[14]~15 .lut_mask = 16'h30AA;
defparam \inst6|output[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N28
cycloneii_lcell_comb \inst2|Add0~28 (
// Equation(s):
// \inst2|Add0~28_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14] $ (\inst6|output[14]~15_combout  $ (!\inst2|Add0~27 )))) # (GND)
// \inst2|Add0~29  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14] & ((\inst6|output[14]~15_combout ) # (!\inst2|Add0~27 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14] & 
// (\inst6|output[14]~15_combout  & !\inst2|Add0~27 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14]),
	.datab(\inst6|output[14]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~27 ),
	.combout(\inst2|Add0~28_combout ),
	.cout(\inst2|Add0~29 ));
// synopsys translate_off
defparam \inst2|Add0~28 .lut_mask = 16'h698E;
defparam \inst2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N30
cycloneii_lcell_comb \inst2|Add0~30 (
// Equation(s):
// \inst2|Add0~30_combout  = (\inst6|output[15]~14_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & (\inst2|Add0~29  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & 
// (!\inst2|Add0~29 )))) # (!\inst6|output[15]~14_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & (!\inst2|Add0~29 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & 
// ((\inst2|Add0~29 ) # (GND)))))
// \inst2|Add0~31  = CARRY((\inst6|output[15]~14_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & !\inst2|Add0~29 )) # (!\inst6|output[15]~14_combout  & ((!\inst2|Add0~29 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15]))))

	.dataa(\inst6|output[15]~14_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~29 ),
	.combout(\inst2|Add0~30_combout ),
	.cout(\inst2|Add0~31 ));
// synopsys translate_off
defparam \inst2|Add0~30 .lut_mask = 16'h9617;
defparam \inst2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N0
cycloneii_lcell_comb \inst2|Add0~32 (
// Equation(s):
// \inst2|Add0~32_combout  = ((\inst6|output[16]~17_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16] $ (!\inst2|Add0~31 )))) # (GND)
// \inst2|Add0~33  = CARRY((\inst6|output[16]~17_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16]) # (!\inst2|Add0~31 ))) # (!\inst6|output[16]~17_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16] & !\inst2|Add0~31 )))

	.dataa(\inst6|output[16]~17_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~31 ),
	.combout(\inst2|Add0~32_combout ),
	.cout(\inst2|Add0~33 ));
// synopsys translate_off
defparam \inst2|Add0~32 .lut_mask = 16'h698E;
defparam \inst2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N2
cycloneii_lcell_comb \inst2|Add0~34 (
// Equation(s):
// \inst2|Add0~34_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] & ((\inst6|output[17]~16_combout  & (\inst2|Add0~33  & VCC)) # (!\inst6|output[17]~16_combout  & (!\inst2|Add0~33 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] & ((\inst6|output[17]~16_combout  & (!\inst2|Add0~33 )) # (!\inst6|output[17]~16_combout  & ((\inst2|Add0~33 ) # (GND)))))
// \inst2|Add0~35  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] & (!\inst6|output[17]~16_combout  & !\inst2|Add0~33 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17] & 
// ((!\inst2|Add0~33 ) # (!\inst6|output[17]~16_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17]),
	.datab(\inst6|output[17]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~33 ),
	.combout(\inst2|Add0~34_combout ),
	.cout(\inst2|Add0~35 ));
// synopsys translate_off
defparam \inst2|Add0~34 .lut_mask = 16'h9617;
defparam \inst2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N4
cycloneii_lcell_comb \inst2|Add0~36 (
// Equation(s):
// \inst2|Add0~36_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18] $ (\inst6|output[18]~19_combout  $ (!\inst2|Add0~35 )))) # (GND)
// \inst2|Add0~37  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18] & ((\inst6|output[18]~19_combout ) # (!\inst2|Add0~35 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18] & 
// (\inst6|output[18]~19_combout  & !\inst2|Add0~35 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [18]),
	.datab(\inst6|output[18]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~35 ),
	.combout(\inst2|Add0~36_combout ),
	.cout(\inst2|Add0~37 ));
// synopsys translate_off
defparam \inst2|Add0~36 .lut_mask = 16'h698E;
defparam \inst2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N8
cycloneii_lcell_comb \inst2|Add0~40 (
// Equation(s):
// \inst2|Add0~40_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20] $ (\inst6|output[20]~21_combout  $ (!\inst2|Add0~39 )))) # (GND)
// \inst2|Add0~41  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20] & ((\inst6|output[20]~21_combout ) # (!\inst2|Add0~39 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20] & 
// (\inst6|output[20]~21_combout  & !\inst2|Add0~39 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20]),
	.datab(\inst6|output[20]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~39 ),
	.combout(\inst2|Add0~40_combout ),
	.cout(\inst2|Add0~41 ));
// synopsys translate_off
defparam \inst2|Add0~40 .lut_mask = 16'h698E;
defparam \inst2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N10
cycloneii_lcell_comb \inst2|Add0~42 (
// Equation(s):
// \inst2|Add0~42_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & ((\inst6|output[21]~20_combout  & (\inst2|Add0~41  & VCC)) # (!\inst6|output[21]~20_combout  & (!\inst2|Add0~41 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & ((\inst6|output[21]~20_combout  & (!\inst2|Add0~41 )) # (!\inst6|output[21]~20_combout  & ((\inst2|Add0~41 ) # (GND)))))
// \inst2|Add0~43  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & (!\inst6|output[21]~20_combout  & !\inst2|Add0~41 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & 
// ((!\inst2|Add0~41 ) # (!\inst6|output[21]~20_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21]),
	.datab(\inst6|output[21]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~41 ),
	.combout(\inst2|Add0~42_combout ),
	.cout(\inst2|Add0~43 ));
// synopsys translate_off
defparam \inst2|Add0~42 .lut_mask = 16'h9617;
defparam \inst2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N12
cycloneii_lcell_comb \inst2|Add0~44 (
// Equation(s):
// \inst2|Add0~44_combout  = ((\inst6|output[22]~23_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22] $ (!\inst2|Add0~43 )))) # (GND)
// \inst2|Add0~45  = CARRY((\inst6|output[22]~23_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22]) # (!\inst2|Add0~43 ))) # (!\inst6|output[22]~23_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22] & !\inst2|Add0~43 )))

	.dataa(\inst6|output[22]~23_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~43 ),
	.combout(\inst2|Add0~44_combout ),
	.cout(\inst2|Add0~45 ));
// synopsys translate_off
defparam \inst2|Add0~44 .lut_mask = 16'h698E;
defparam \inst2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N14
cycloneii_lcell_comb \inst2|Add0~46 (
// Equation(s):
// \inst2|Add0~46_combout  = (\inst6|output[23]~22_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23] & (\inst2|Add0~45  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23] & 
// (!\inst2|Add0~45 )))) # (!\inst6|output[23]~22_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23] & (!\inst2|Add0~45 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23] & 
// ((\inst2|Add0~45 ) # (GND)))))
// \inst2|Add0~47  = CARRY((\inst6|output[23]~22_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23] & !\inst2|Add0~45 )) # (!\inst6|output[23]~22_combout  & ((!\inst2|Add0~45 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23]))))

	.dataa(\inst6|output[23]~22_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~45 ),
	.combout(\inst2|Add0~46_combout ),
	.cout(\inst2|Add0~47 ));
// synopsys translate_off
defparam \inst2|Add0~46 .lut_mask = 16'h9617;
defparam \inst2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N16
cycloneii_lcell_comb \inst2|Add0~48 (
// Equation(s):
// \inst2|Add0~48_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] $ (\inst6|output[24]~25_combout  $ (!\inst2|Add0~47 )))) # (GND)
// \inst2|Add0~49  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] & ((\inst6|output[24]~25_combout ) # (!\inst2|Add0~47 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] & 
// (\inst6|output[24]~25_combout  & !\inst2|Add0~47 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24]),
	.datab(\inst6|output[24]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~47 ),
	.combout(\inst2|Add0~48_combout ),
	.cout(\inst2|Add0~49 ));
// synopsys translate_off
defparam \inst2|Add0~48 .lut_mask = 16'h698E;
defparam \inst2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N18
cycloneii_lcell_comb \inst2|Add0~50 (
// Equation(s):
// \inst2|Add0~50_combout  = (\inst6|output[25]~24_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & (\inst2|Add0~49  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & 
// (!\inst2|Add0~49 )))) # (!\inst6|output[25]~24_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & (!\inst2|Add0~49 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & 
// ((\inst2|Add0~49 ) # (GND)))))
// \inst2|Add0~51  = CARRY((\inst6|output[25]~24_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & !\inst2|Add0~49 )) # (!\inst6|output[25]~24_combout  & ((!\inst2|Add0~49 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25]))))

	.dataa(\inst6|output[25]~24_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~49 ),
	.combout(\inst2|Add0~50_combout ),
	.cout(\inst2|Add0~51 ));
// synopsys translate_off
defparam \inst2|Add0~50 .lut_mask = 16'h9617;
defparam \inst2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N20
cycloneii_lcell_comb \inst2|Add0~52 (
// Equation(s):
// \inst2|Add0~52_combout  = ((\inst6|output[26]~27_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26] $ (!\inst2|Add0~51 )))) # (GND)
// \inst2|Add0~53  = CARRY((\inst6|output[26]~27_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26]) # (!\inst2|Add0~51 ))) # (!\inst6|output[26]~27_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26] & !\inst2|Add0~51 )))

	.dataa(\inst6|output[26]~27_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~51 ),
	.combout(\inst2|Add0~52_combout ),
	.cout(\inst2|Add0~53 ));
// synopsys translate_off
defparam \inst2|Add0~52 .lut_mask = 16'h698E;
defparam \inst2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N22
cycloneii_lcell_comb \inst2|Add0~54 (
// Equation(s):
// \inst2|Add0~54_combout  = (\inst6|output[27]~26_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] & (\inst2|Add0~53  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] & 
// (!\inst2|Add0~53 )))) # (!\inst6|output[27]~26_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] & (!\inst2|Add0~53 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] & 
// ((\inst2|Add0~53 ) # (GND)))))
// \inst2|Add0~55  = CARRY((\inst6|output[27]~26_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27] & !\inst2|Add0~53 )) # (!\inst6|output[27]~26_combout  & ((!\inst2|Add0~53 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27]))))

	.dataa(\inst6|output[27]~26_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~53 ),
	.combout(\inst2|Add0~54_combout ),
	.cout(\inst2|Add0~55 ));
// synopsys translate_off
defparam \inst2|Add0~54 .lut_mask = 16'h9617;
defparam \inst2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N24
cycloneii_lcell_comb \inst2|Add0~56 (
// Equation(s):
// \inst2|Add0~56_combout  = ((\inst6|output[28]~29_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28] $ (!\inst2|Add0~55 )))) # (GND)
// \inst2|Add0~57  = CARRY((\inst6|output[28]~29_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28]) # (!\inst2|Add0~55 ))) # (!\inst6|output[28]~29_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28] & !\inst2|Add0~55 )))

	.dataa(\inst6|output[28]~29_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~55 ),
	.combout(\inst2|Add0~56_combout ),
	.cout(\inst2|Add0~57 ));
// synopsys translate_off
defparam \inst2|Add0~56 .lut_mask = 16'h698E;
defparam \inst2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N26
cycloneii_lcell_comb \inst2|Add0~58 (
// Equation(s):
// \inst2|Add0~58_combout  = (\inst6|output[29]~28_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & (\inst2|Add0~57  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & 
// (!\inst2|Add0~57 )))) # (!\inst6|output[29]~28_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & (!\inst2|Add0~57 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & 
// ((\inst2|Add0~57 ) # (GND)))))
// \inst2|Add0~59  = CARRY((\inst6|output[29]~28_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & !\inst2|Add0~57 )) # (!\inst6|output[29]~28_combout  & ((!\inst2|Add0~57 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29]))))

	.dataa(\inst6|output[29]~28_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~57 ),
	.combout(\inst2|Add0~58_combout ),
	.cout(\inst2|Add0~59 ));
// synopsys translate_off
defparam \inst2|Add0~58 .lut_mask = 16'h9617;
defparam \inst2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N28
cycloneii_lcell_comb \inst2|Add0~60 (
// Equation(s):
// \inst2|Add0~60_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30] $ (\inst6|output[30]~31_combout  $ (!\inst2|Add0~59 )))) # (GND)
// \inst2|Add0~61  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30] & ((\inst6|output[30]~31_combout ) # (!\inst2|Add0~59 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30] & 
// (\inst6|output[30]~31_combout  & !\inst2|Add0~59 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30]),
	.datab(\inst6|output[30]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~59 ),
	.combout(\inst2|Add0~60_combout ),
	.cout(\inst2|Add0~61 ));
// synopsys translate_off
defparam \inst2|Add0~60 .lut_mask = 16'h698E;
defparam \inst2|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N30
cycloneii_lcell_comb \inst2|Add0~62 (
// Equation(s):
// \inst2|Add0~62_combout  = \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31] $ (\inst2|Add0~61  $ (\inst6|output[31]~30_combout ))

	.dataa(vcc),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31]),
	.datac(vcc),
	.datad(\inst6|output[31]~30_combout ),
	.cin(\inst2|Add0~61 ),
	.combout(\inst2|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~62 .lut_mask = 16'hC33C;
defparam \inst2|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N2
cycloneii_lcell_comb \inst2|Mux0~6 (
// Equation(s):
// \inst2|Mux0~6_combout  = (!\inst2|Mux0~5_combout  & (\inst2|Mux0~8_combout  & ((!\inst2|Mux0~4_combout ) # (!\inst2|Add0~62_combout ))))

	.dataa(\inst2|Mux0~5_combout ),
	.datab(\inst2|Mux0~8_combout ),
	.datac(\inst2|Add0~62_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~6 .lut_mask = 16'h0444;
defparam \inst2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N10
cycloneii_lcell_comb \inst11|DOUT[31]~1 (
// Equation(s):
// \inst11|DOUT[31]~1_combout  = !\inst2|Mux0~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Mux0~6_combout ),
	.cin(gnd),
	.combout(\inst11|DOUT[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DOUT[31]~1 .lut_mask = 16'h00FF;
defparam \inst11|DOUT[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N11
cycloneii_lcell_ff \inst11|DOUT[31] (
	.clk(\NEXT~combout ),
	.datain(\inst11|DOUT[31]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [31]));

// Location: LCCOMB_X51_Y18_N28
cycloneii_lcell_comb \inst6|output[30]~31 (
// Equation(s):
// \inst6|output[30]~31_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux12~0_combout  & ((!\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [30]))))

	.dataa(\inst4|inst3|Mux12~0_combout ),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [30]),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[30]~31 .lut_mask = 16'h0ACC;
defparam \inst6|output[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N30
cycloneii_lcell_comb \inst2|Mux1~3 (
// Equation(s):
// \inst2|Mux1~3_combout  = (\inst2|Mux1~2_combout ) # (((\inst2|Mux0~4_combout  & \inst2|Add0~60_combout )) # (!\inst2|Mux28~6_combout ))

	.dataa(\inst2|Mux1~2_combout ),
	.datab(\inst2|Mux0~4_combout ),
	.datac(\inst2|Mux28~6_combout ),
	.datad(\inst2|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~3 .lut_mask = 16'hEFAF;
defparam \inst2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N0
cycloneii_lcell_comb \inst2|Mux1~4 (
// Equation(s):
// \inst2|Mux1~4_combout  = (!\inst2|Mux1~3_combout  & ((!\inst4|inst3|Mux0~0_combout ) # (!\inst4|inst2|DOUT [2])))

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [2]),
	.datac(\inst4|inst3|Mux0~0_combout ),
	.datad(\inst2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~4 .lut_mask = 16'h003F;
defparam \inst2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N28
cycloneii_lcell_comb \inst11|DOUT[30]~0 (
// Equation(s):
// \inst11|DOUT[30]~0_combout  = !\inst2|Mux1~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst11|DOUT[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DOUT[30]~0 .lut_mask = 16'h00FF;
defparam \inst11|DOUT[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N29
cycloneii_lcell_ff \inst11|DOUT[30] (
	.clk(\NEXT~combout ),
	.datain(\inst11|DOUT[30]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [30]));

// Location: LCCOMB_X49_Y19_N4
cycloneii_lcell_comb \inst6|output[29]~28 (
// Equation(s):
// \inst6|output[29]~28_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [29]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [29]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[29]~28 .lut_mask = 16'h50CC;
defparam \inst6|output[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N12
cycloneii_lcell_comb \inst2|Mux2~0 (
// Equation(s):
// \inst2|Mux2~0_combout  = (\inst2|Mux3~0_combout  & ((\inst2|Add0~58_combout ) # ((\inst3|ctrl1~0_combout  & \inst6|output[29]~28_combout )))) # (!\inst2|Mux3~0_combout  & (\inst3|ctrl1~0_combout  & (\inst6|output[29]~28_combout )))

	.dataa(\inst2|Mux3~0_combout ),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst6|output[29]~28_combout ),
	.datad(\inst2|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~0 .lut_mask = 16'hEAC0;
defparam \inst2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N24
cycloneii_lcell_comb \inst2|Mux2~2 (
// Equation(s):
// \inst2|Mux2~2_combout  = (\inst2|Mux2~0_combout ) # ((\inst2|Mux28~6_combout  & ((\inst2|Mux2~1_combout ))) # (!\inst2|Mux28~6_combout  & (!\inst4|inst3|Mux0~1_combout )))

	.dataa(\inst2|Mux28~6_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux2~1_combout ),
	.datad(\inst2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~2 .lut_mask = 16'hFFB1;
defparam \inst2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N1
cycloneii_lcell_ff \inst11|DOUT[29] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [29]));

// Location: LCCOMB_X50_Y20_N6
cycloneii_lcell_comb \inst2|Mux3~1 (
// Equation(s):
// \inst2|Mux3~1_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[28]~29_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28]))))

	.dataa(\inst6|output[28]~29_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst3|ctrl1~0_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\inst2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~1 .lut_mask = 16'hE0A0;
defparam \inst2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
cycloneii_lcell_comb \inst2|Mux3~2 (
// Equation(s):
// \inst2|Mux3~2_combout  = (\inst2|Mux28~9_combout ) # ((\inst2|Mux3~1_combout ) # ((\inst2|Mux3~0_combout  & \inst2|Add0~56_combout )))

	.dataa(\inst2|Mux3~0_combout ),
	.datab(\inst2|Mux28~9_combout ),
	.datac(\inst2|Mux3~1_combout ),
	.datad(\inst2|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~2 .lut_mask = 16'hFEFC;
defparam \inst2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N25
cycloneii_lcell_ff \inst11|DOUT[28] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [28]));

// Location: LCCOMB_X50_Y20_N12
cycloneii_lcell_comb \inst2|Mux4~0 (
// Equation(s):
// \inst2|Mux4~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[27]~26_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27]))))

	.dataa(\inst6|output[27]~26_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst3|ctrl1~0_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\inst2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux4~0 .lut_mask = 16'hE0A0;
defparam \inst2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N20
cycloneii_lcell_comb \inst2|Mux4~1 (
// Equation(s):
// \inst2|Mux4~1_combout  = (\inst2|Mux28~9_combout ) # ((\inst2|Mux4~0_combout ) # ((\inst2|Mux3~0_combout  & \inst2|Add0~54_combout )))

	.dataa(\inst2|Mux28~9_combout ),
	.datab(\inst2|Mux3~0_combout ),
	.datac(\inst2|Add0~54_combout ),
	.datad(\inst2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux4~1 .lut_mask = 16'hFFEA;
defparam \inst2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y18_N21
cycloneii_lcell_ff \inst11|DOUT[27] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [27]));

// Location: LCCOMB_X51_Y20_N22
cycloneii_lcell_comb \inst2|Mux5~5 (
// Equation(s):
// \inst2|Mux5~5_combout  = (\inst2|Mux5~4_combout ) # (((\inst2|Mux0~4_combout  & \inst2|Add0~52_combout )) # (!\inst2|Mux5~6_combout ))

	.dataa(\inst2|Mux5~4_combout ),
	.datab(\inst2|Mux0~4_combout ),
	.datac(\inst2|Add0~52_combout ),
	.datad(\inst2|Mux5~6_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~5 .lut_mask = 16'hEAFF;
defparam \inst2|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N4
cycloneii_lcell_comb \inst11|DOUT[26]~feeder (
// Equation(s):
// \inst11|DOUT[26]~feeder_combout  = \inst2|Mux5~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Mux5~5_combout ),
	.cin(gnd),
	.combout(\inst11|DOUT[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DOUT[26]~feeder .lut_mask = 16'hFF00;
defparam \inst11|DOUT[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N5
cycloneii_lcell_ff \inst11|DOUT[26] (
	.clk(\NEXT~combout ),
	.datain(\inst11|DOUT[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [26]));

// Location: LCCOMB_X51_Y20_N12
cycloneii_lcell_comb \inst2|Mux6~0 (
// Equation(s):
// \inst2|Mux6~0_combout  = (\inst6|output[25]~24_combout  & ((\inst3|ctrl1~0_combout ) # ((\inst2|Add0~50_combout  & \inst2|Mux3~0_combout )))) # (!\inst6|output[25]~24_combout  & (((\inst2|Add0~50_combout  & \inst2|Mux3~0_combout ))))

	.dataa(\inst6|output[25]~24_combout ),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst2|Add0~50_combout ),
	.datad(\inst2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~0 .lut_mask = 16'hF888;
defparam \inst2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N8
cycloneii_lcell_comb \inst2|Mux6~2 (
// Equation(s):
// \inst2|Mux6~2_combout  = (\inst2|Mux6~0_combout ) # ((\inst2|Mux28~6_combout  & (\inst2|Mux6~1_combout )) # (!\inst2|Mux28~6_combout  & ((!\inst4|inst3|Mux0~1_combout ))))

	.dataa(\inst2|Mux6~1_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux28~6_combout ),
	.datad(\inst2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~2 .lut_mask = 16'hFFA3;
defparam \inst2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N15
cycloneii_lcell_ff \inst11|DOUT[25] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [25]));

// Location: LCCOMB_X49_Y18_N8
cycloneii_lcell_comb \inst6|output[24]~25 (
// Equation(s):
// \inst6|output[24]~25_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [24]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [24]),
	.datad(\inst4|inst3|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[24]~25 .lut_mask = 16'h7430;
defparam \inst6|output[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N6
cycloneii_lcell_comb \inst2|Mux7~0 (
// Equation(s):
// \inst2|Mux7~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[24]~25_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24]),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst6|output[24]~25_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~0 .lut_mask = 16'h0F08;
defparam \inst2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N24
cycloneii_lcell_comb \inst2|Mux7~1 (
// Equation(s):
// \inst2|Mux7~1_combout  = ((\inst2|Mux7~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~48_combout ))) # (!\inst2|Mux5~6_combout )

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Mux5~6_combout ),
	.datac(\inst2|Mux7~0_combout ),
	.datad(\inst2|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~1 .lut_mask = 16'hFBF3;
defparam \inst2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N25
cycloneii_lcell_ff \inst11|DOUT[24] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [24]));

// Location: LCCOMB_X50_Y20_N20
cycloneii_lcell_comb \inst2|Mux8~0 (
// Equation(s):
// \inst2|Mux8~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[23]~22_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23]))))

	.dataa(\inst6|output[23]~22_combout ),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst4|inst3|Mux2~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\inst2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux8~0 .lut_mask = 16'hC888;
defparam \inst2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N14
cycloneii_lcell_comb \inst2|Mux8~1 (
// Equation(s):
// \inst2|Mux8~1_combout  = (\inst2|Mux28~9_combout ) # ((\inst2|Mux8~0_combout ) # ((\inst2|Mux3~0_combout  & \inst2|Add0~46_combout )))

	.dataa(\inst2|Mux28~9_combout ),
	.datab(\inst2|Mux8~0_combout ),
	.datac(\inst2|Mux3~0_combout ),
	.datad(\inst2|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux8~1 .lut_mask = 16'hFEEE;
defparam \inst2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N15
cycloneii_lcell_ff \inst11|DOUT[23] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [23]));

// Location: LCCOMB_X50_Y20_N26
cycloneii_lcell_comb \inst2|Mux9~0 (
// Equation(s):
// \inst2|Mux9~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[22]~23_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22]))))

	.dataa(\inst6|output[22]~23_combout ),
	.datab(\inst4|inst3|Mux1~1_combout ),
	.datac(\inst4|inst3|Mux2~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\inst2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux9~0 .lut_mask = 16'h3222;
defparam \inst2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N16
cycloneii_lcell_comb \inst2|Mux9~1 (
// Equation(s):
// \inst2|Mux9~1_combout  = ((\inst2|Mux9~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~44_combout ))) # (!\inst2|Mux5~6_combout )

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Mux5~6_combout ),
	.datac(\inst2|Mux9~0_combout ),
	.datad(\inst2|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux9~1 .lut_mask = 16'hFBF3;
defparam \inst2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N17
cycloneii_lcell_ff \inst11|DOUT[22] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [22]));

// Location: LCCOMB_X50_Y18_N20
cycloneii_lcell_comb \inst2|Mux10~1 (
// Equation(s):
// \inst2|Mux10~1_combout  = (\inst4|inst3|Mux0~1_combout ) # ((\inst4|inst3|Mux2~1_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21] & !\inst4|inst3|Mux1~1_combout )))

	.dataa(\inst4|inst3|Mux2~1_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [21]),
	.datad(\inst4|inst3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux10~1 .lut_mask = 16'hCCEC;
defparam \inst2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N28
cycloneii_lcell_comb \inst2|Mux10~0 (
// Equation(s):
// \inst2|Mux10~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[21]~20_combout ) # ((\inst2|Mux3~0_combout  & \inst2|Add0~42_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst2|Mux3~0_combout  & \inst2|Add0~42_combout ))))

	.dataa(\inst3|ctrl1~0_combout ),
	.datab(\inst6|output[21]~20_combout ),
	.datac(\inst2|Mux3~0_combout ),
	.datad(\inst2|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux10~0 .lut_mask = 16'hF888;
defparam \inst2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N14
cycloneii_lcell_comb \inst2|Mux10~2 (
// Equation(s):
// \inst2|Mux10~2_combout  = (\inst2|Mux10~0_combout ) # ((\inst2|Mux28~6_combout  & ((\inst2|Mux10~1_combout ))) # (!\inst2|Mux28~6_combout  & (!\inst4|inst3|Mux0~1_combout )))

	.dataa(\inst2|Mux28~6_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux10~1_combout ),
	.datad(\inst2|Mux10~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux10~2 .lut_mask = 16'hFFB1;
defparam \inst2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y16_N5
cycloneii_lcell_ff \inst11|DOUT[21] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux10~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [21]));

// Location: LCCOMB_X50_Y18_N18
cycloneii_lcell_comb \inst2|Mux11~0 (
// Equation(s):
// \inst2|Mux11~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[20]~21_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst6|output[20]~21_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\inst2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux11~0 .lut_mask = 16'h5450;
defparam \inst2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N22
cycloneii_lcell_comb \inst2|Mux11~1 (
// Equation(s):
// \inst2|Mux11~1_combout  = ((\inst2|Mux11~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~40_combout ))) # (!\inst2|Mux5~6_combout )

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Mux5~6_combout ),
	.datac(\inst2|Mux11~0_combout ),
	.datad(\inst2|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux11~1 .lut_mask = 16'hFBF3;
defparam \inst2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N23
cycloneii_lcell_ff \inst11|DOUT[20] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [20]));

// Location: LCCOMB_X51_Y20_N30
cycloneii_lcell_comb \inst2|Mux12~0 (
// Equation(s):
// \inst2|Mux12~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[19]~18_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst6|output[19]~18_combout ),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [19]),
	.datad(\inst4|inst3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux12~0 .lut_mask = 16'hC888;
defparam \inst2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N30
cycloneii_lcell_comb \inst2|Mux12~1 (
// Equation(s):
// \inst2|Mux12~1_combout  = (\inst2|Mux12~0_combout ) # ((\inst2|Mux28~9_combout ) # ((\inst2|Add0~38_combout  & \inst2|Mux3~0_combout )))

	.dataa(\inst2|Add0~38_combout ),
	.datab(\inst2|Mux3~0_combout ),
	.datac(\inst2|Mux12~0_combout ),
	.datad(\inst2|Mux28~9_combout ),
	.cin(gnd),
	.combout(\inst2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux12~1 .lut_mask = 16'hFFF8;
defparam \inst2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N31
cycloneii_lcell_ff \inst11|DOUT[19] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [19]));

// Location: LCCOMB_X51_Y18_N14
cycloneii_lcell_comb \inst6|output[18]~19 (
// Equation(s):
// \inst6|output[18]~19_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux12~0_combout  & ((!\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [18]))))

	.dataa(\inst4|inst3|Mux12~0_combout ),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [18]),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[18]~19 .lut_mask = 16'h0ACC;
defparam \inst6|output[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N8
cycloneii_lcell_comb \inst2|Mux13~1 (
// Equation(s):
// \inst2|Mux13~1_combout  = (\inst2|Mux13~0_combout ) # ((\inst2|Mux28~9_combout ) # ((\inst2|Add0~36_combout  & \inst2|Mux3~0_combout )))

	.dataa(\inst2|Mux13~0_combout ),
	.datab(\inst2|Add0~36_combout ),
	.datac(\inst2|Mux3~0_combout ),
	.datad(\inst2|Mux28~9_combout ),
	.cin(gnd),
	.combout(\inst2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux13~1 .lut_mask = 16'hFFEA;
defparam \inst2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N9
cycloneii_lcell_ff \inst11|DOUT[18] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [18]));

// Location: LCCOMB_X50_Y20_N4
cycloneii_lcell_comb \inst2|Mux14~0 (
// Equation(s):
// \inst2|Mux14~0_combout  = (\inst3|ctrl1~0_combout  & ((\inst6|output[17]~16_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17]))))

	.dataa(\inst3|ctrl1~0_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst6|output[17]~16_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux14~0 .lut_mask = 16'hA8A0;
defparam \inst2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N16
cycloneii_lcell_comb \inst2|Mux14~1 (
// Equation(s):
// \inst2|Mux14~1_combout  = (\inst2|Mux14~0_combout ) # ((\inst2|Mux3~0_combout  & \inst2|Add0~34_combout ))

	.dataa(vcc),
	.datab(\inst2|Mux14~0_combout ),
	.datac(\inst2|Mux3~0_combout ),
	.datad(\inst2|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux14~1 .lut_mask = 16'hFCCC;
defparam \inst2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N17
cycloneii_lcell_ff \inst11|DOUT[17] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [17]));

// Location: LCCOMB_X51_Y19_N26
cycloneii_lcell_comb \inst2|Mux15~1 (
// Equation(s):
// \inst2|Mux15~1_combout  = (\inst2|Mux15~0_combout ) # ((\inst2|Mux28~9_combout ) # ((\inst2|Mux3~0_combout  & \inst2|Add0~32_combout )))

	.dataa(\inst2|Mux15~0_combout ),
	.datab(\inst2|Mux3~0_combout ),
	.datac(\inst2|Add0~32_combout ),
	.datad(\inst2|Mux28~9_combout ),
	.cin(gnd),
	.combout(\inst2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux15~1 .lut_mask = 16'hFFEA;
defparam \inst2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N27
cycloneii_lcell_ff \inst11|DOUT[16] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [16]));

// Location: LCCOMB_X53_Y18_N2
cycloneii_lcell_comb \inst2|Mux16~4 (
// Equation(s):
// \inst2|Mux16~4_combout  = (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & (\inst2|Add0~30_combout  & \inst4|inst3|Mux1~0_combout )))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst2|Add0~30_combout ),
	.datad(\inst4|inst3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux16~4 .lut_mask = 16'h1000;
defparam \inst2|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N22
cycloneii_lcell_comb \inst2|Mux16~3 (
// Equation(s):
// \inst2|Mux16~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux16~2_combout ) # (\inst2|Mux16~4_combout ))))

	.dataa(\inst2|Mux16~2_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux28~9_combout ),
	.datad(\inst2|Mux16~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux16~3 .lut_mask = 16'hF3F2;
defparam \inst2|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N16
cycloneii_lcell_comb \inst11|DOUT[15]~feeder (
// Equation(s):
// \inst11|DOUT[15]~feeder_combout  = \inst2|Mux16~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst11|DOUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DOUT[15]~feeder .lut_mask = 16'hFF00;
defparam \inst11|DOUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y18_N17
cycloneii_lcell_ff \inst11|DOUT[15] (
	.clk(\NEXT~combout ),
	.datain(\inst11|DOUT[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [15]));

// Location: LCCOMB_X49_Y17_N14
cycloneii_lcell_comb \inst2|Mux17~0 (
// Equation(s):
// \inst2|Mux17~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[14]~15_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14]))))

	.dataa(\inst6|output[14]~15_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux17~0 .lut_mask = 16'h0E0A;
defparam \inst2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N24
cycloneii_lcell_comb \inst2|Mux17~1 (
// Equation(s):
// \inst2|Mux17~1_combout  = ((\inst2|Mux17~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~28_combout ))) # (!\inst2|Mux5~6_combout )

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Mux5~6_combout ),
	.datac(\inst2|Mux17~0_combout ),
	.datad(\inst2|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux17~1 .lut_mask = 16'hFBF3;
defparam \inst2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N25
cycloneii_lcell_ff \inst11|DOUT[14] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [14]));

// Location: LCCOMB_X50_Y18_N26
cycloneii_lcell_comb \inst6|output[13]~12 (
// Equation(s):
// \inst6|output[13]~12_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux14~0_combout  & ((!\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [13]))))

	.dataa(\inst4|inst3|Mux14~0_combout ),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [13]),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[13]~12 .lut_mask = 16'h0ACC;
defparam \inst6|output[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
cycloneii_lcell_comb \inst2|Mux18~1 (
// Equation(s):
// \inst2|Mux18~1_combout  = (\inst2|Add0~26_combout  & ((\inst2|Mux0~4_combout ) # ((\inst6|output[13]~12_combout  & !\inst4|inst3|Mux1~1_combout )))) # (!\inst2|Add0~26_combout  & (((\inst6|output[13]~12_combout  & !\inst4|inst3|Mux1~1_combout ))))

	.dataa(\inst2|Add0~26_combout ),
	.datab(\inst2|Mux0~4_combout ),
	.datac(\inst6|output[13]~12_combout ),
	.datad(\inst4|inst3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux18~1 .lut_mask = 16'h88F8;
defparam \inst2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
cycloneii_lcell_comb \inst2|Mux18~2 (
// Equation(s):
// \inst2|Mux18~2_combout  = (\inst4|inst3|Mux0~1_combout  & (((\inst2|Mux28~6_combout )))) # (!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux18~0_combout ) # ((\inst2|Mux18~1_combout ) # (!\inst2|Mux28~6_combout ))))

	.dataa(\inst2|Mux18~0_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux28~6_combout ),
	.datad(\inst2|Mux18~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux18~2 .lut_mask = 16'hF3E3;
defparam \inst2|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N19
cycloneii_lcell_ff \inst11|DOUT[13] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux18~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [13]));

// Location: LCCOMB_X50_Y17_N2
cycloneii_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & ((\inst6|output[1]~0_combout  & (\inst2|Add0~1  & VCC)) # (!\inst6|output[1]~0_combout  & (!\inst2|Add0~1 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & ((\inst6|output[1]~0_combout  & (!\inst2|Add0~1 )) # (!\inst6|output[1]~0_combout  & ((\inst2|Add0~1 ) # (GND)))))
// \inst2|Add0~3  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & (!\inst6|output[1]~0_combout  & !\inst2|Add0~1 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & ((!\inst2|Add0~1 
// ) # (!\inst6|output[1]~0_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1]),
	.datab(\inst6|output[1]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N4
cycloneii_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2] $ (\inst6|output[2]~3_combout  $ (!\inst2|Add0~3 )))) # (GND)
// \inst2|Add0~5  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2] & ((\inst6|output[2]~3_combout ) # (!\inst2|Add0~3 ))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2] & 
// (\inst6|output[2]~3_combout  & !\inst2|Add0~3 )))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2]),
	.datab(\inst6|output[2]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N6
cycloneii_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] & ((\inst6|output[3]~2_combout  & (\inst2|Add0~5  & VCC)) # (!\inst6|output[3]~2_combout  & (!\inst2|Add0~5 )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] & ((\inst6|output[3]~2_combout  & (!\inst2|Add0~5 )) # (!\inst6|output[3]~2_combout  & ((\inst2|Add0~5 ) # (GND)))))
// \inst2|Add0~7  = CARRY((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] & (!\inst6|output[3]~2_combout  & !\inst2|Add0~5 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3] & ((!\inst2|Add0~5 
// ) # (!\inst6|output[3]~2_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [3]),
	.datab(\inst6|output[3]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N8
cycloneii_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = ((\inst6|output[4]~5_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4] $ (!\inst2|Add0~7 )))) # (GND)
// \inst2|Add0~9  = CARRY((\inst6|output[4]~5_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4]) # (!\inst2|Add0~7 ))) # (!\inst6|output[4]~5_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4] & !\inst2|Add0~7 )))

	.dataa(\inst6|output[4]~5_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N10
cycloneii_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst6|output[5]~4_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & (\inst2|Add0~9  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & 
// (!\inst2|Add0~9 )))) # (!\inst6|output[5]~4_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & (!\inst2|Add0~9 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & ((\inst2|Add0~9 
// ) # (GND)))))
// \inst2|Add0~11  = CARRY((\inst6|output[5]~4_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & !\inst2|Add0~9 )) # (!\inst6|output[5]~4_combout  & ((!\inst2|Add0~9 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5]))))

	.dataa(\inst6|output[5]~4_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N12
cycloneii_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = ((\inst6|output[6]~7_combout  $ (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6] $ (!\inst2|Add0~11 )))) # (GND)
// \inst2|Add0~13  = CARRY((\inst6|output[6]~7_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6]) # (!\inst2|Add0~11 ))) # (!\inst6|output[6]~7_combout  & 
// (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6] & !\inst2|Add0~11 )))

	.dataa(\inst6|output[6]~7_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N14
cycloneii_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = (\inst6|output[7]~6_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] & (\inst2|Add0~13  & VCC)) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] & 
// (!\inst2|Add0~13 )))) # (!\inst6|output[7]~6_combout  & ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] & (!\inst2|Add0~13 )) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] & 
// ((\inst2|Add0~13 ) # (GND)))))
// \inst2|Add0~15  = CARRY((\inst6|output[7]~6_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] & !\inst2|Add0~13 )) # (!\inst6|output[7]~6_combout  & ((!\inst2|Add0~13 ) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7]))))

	.dataa(\inst6|output[7]~6_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout(\inst2|Add0~15 ));
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'h9617;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N30
cycloneii_lcell_comb \inst2|Mux23~4 (
// Equation(s):
// \inst2|Mux23~4_combout  = (\inst4|inst3|Mux1~0_combout  & (\inst2|Add0~16_combout  & (!\inst4|inst2|DOUT [4] & !\inst4|inst3|Mux2~0_combout )))

	.dataa(\inst4|inst3|Mux1~0_combout ),
	.datab(\inst2|Add0~16_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux23~4 .lut_mask = 16'h0008;
defparam \inst2|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N8
cycloneii_lcell_comb \inst2|Mux23~3 (
// Equation(s):
// \inst2|Mux23~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux23~2_combout ) # (\inst2|Mux23~4_combout ))))

	.dataa(\inst2|Mux23~2_combout ),
	.datab(\inst2|Mux28~9_combout ),
	.datac(\inst4|inst3|Mux0~1_combout ),
	.datad(\inst2|Mux23~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux23~3 .lut_mask = 16'hCFCE;
defparam \inst2|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N9
cycloneii_lcell_ff \inst11|DOUT[8] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux23~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [8]));

// Location: LCCOMB_X53_Y18_N28
cycloneii_lcell_comb \inst2|Mux24~4 (
// Equation(s):
// \inst2|Mux24~4_combout  = (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & (\inst4|inst3|Mux1~0_combout  & \inst2|Add0~14_combout )))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux1~0_combout ),
	.datad(\inst2|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst2|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux24~4 .lut_mask = 16'h1000;
defparam \inst2|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N8
cycloneii_lcell_comb \inst2|Mux24~3 (
// Equation(s):
// \inst2|Mux24~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux24~2_combout ) # (\inst2|Mux24~4_combout ))))

	.dataa(\inst2|Mux24~2_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux28~9_combout ),
	.datad(\inst2|Mux24~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux24~3 .lut_mask = 16'hF3F2;
defparam \inst2|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y18_N11
cycloneii_lcell_ff \inst11|DOUT[7] (
	.clk(\NEXT~combout ),
	.datain(gnd),
	.sdata(\inst2|Mux24~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [7]));

// Location: LCCOMB_X49_Y17_N30
cycloneii_lcell_comb \inst6|output[6]~7 (
// Equation(s):
// \inst6|output[6]~7_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [6]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [6]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[6]~7 .lut_mask = 16'h30AA;
defparam \inst6|output[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
cycloneii_lcell_comb \inst2|Mux25~2 (
// Equation(s):
// \inst2|Mux25~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[6]~7_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6]),
	.datad(\inst6|output[6]~7_combout ),
	.cin(gnd),
	.combout(\inst2|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux25~2 .lut_mask = 16'h5540;
defparam \inst2|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N30
cycloneii_lcell_comb \inst2|Mux25~4 (
// Equation(s):
// \inst2|Mux25~4_combout  = (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & (\inst4|inst3|Mux1~0_combout  & \inst2|Add0~12_combout )))

	.dataa(\inst4|inst3|Mux2~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux1~0_combout ),
	.datad(\inst2|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst2|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux25~4 .lut_mask = 16'h1000;
defparam \inst2|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N6
cycloneii_lcell_comb \inst2|Mux25~3 (
// Equation(s):
// \inst2|Mux25~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux25~2_combout ) # (\inst2|Mux25~4_combout ))))

	.dataa(\inst4|inst3|Mux0~1_combout ),
	.datab(\inst2|Mux25~2_combout ),
	.datac(\inst2|Mux28~9_combout ),
	.datad(\inst2|Mux25~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux25~3 .lut_mask = 16'hF5F4;
defparam \inst2|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y18_N7
cycloneii_lcell_ff \inst11|DOUT[6] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux25~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [6]));

// Location: LCCOMB_X51_Y17_N20
cycloneii_lcell_comb \inst2|Mux26~0 (
// Equation(s):
// \inst2|Mux26~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[5]~4_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5]))))

	.dataa(\inst6|output[5]~4_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\inst2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux26~0 .lut_mask = 16'h0E0A;
defparam \inst2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N30
cycloneii_lcell_comb \inst2|Mux26~1 (
// Equation(s):
// \inst2|Mux26~1_combout  = (!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux26~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~10_combout ))))

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Mux26~0_combout ),
	.datac(\inst4|inst3|Mux0~1_combout ),
	.datad(\inst2|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux26~1 .lut_mask = 16'h0E0C;
defparam \inst2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N31
cycloneii_lcell_ff \inst11|DOUT[5] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [5]));

// Location: LCCOMB_X50_Y19_N10
cycloneii_lcell_comb \inst6|output[4]~5 (
// Equation(s):
// \inst6|output[4]~5_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux12~0_combout  & (!\inst4|inst2|DOUT [4]))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [4]))))

	.dataa(\inst4|inst3|Mux12~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[4]~5 .lut_mask = 16'h22F0;
defparam \inst6|output[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N26
cycloneii_lcell_comb \inst2|Mux27~2 (
// Equation(s):
// \inst2|Mux27~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[4]~5_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4]))))

	.dataa(\inst4|inst3|Mux2~1_combout ),
	.datab(\inst6|output[4]~5_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\inst2|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux27~2 .lut_mask = 16'h0E0C;
defparam \inst2|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N2
cycloneii_lcell_comb \inst2|Mux27~4 (
// Equation(s):
// \inst2|Mux27~4_combout  = (\inst4|inst3|Mux1~0_combout  & (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & \inst2|Add0~8_combout )))

	.dataa(\inst4|inst3|Mux1~0_combout ),
	.datab(\inst4|inst3|Mux2~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst2|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst2|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux27~4 .lut_mask = 16'h0200;
defparam \inst2|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N8
cycloneii_lcell_comb \inst2|Mux27~3 (
// Equation(s):
// \inst2|Mux27~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux27~2_combout ) # (\inst2|Mux27~4_combout ))))

	.dataa(\inst4|inst3|Mux0~1_combout ),
	.datab(\inst2|Mux27~2_combout ),
	.datac(\inst2|Mux28~9_combout ),
	.datad(\inst2|Mux27~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux27~3 .lut_mask = 16'hF5F4;
defparam \inst2|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N9
cycloneii_lcell_ff \inst11|DOUT[4] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux27~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [4]));

// Location: LCCOMB_X49_Y19_N22
cycloneii_lcell_comb \inst6|output[3]~2 (
// Equation(s):
// \inst6|output[3]~2_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & (!\inst4|inst3|Mux24~0_combout ))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [3]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux24~0_combout ),
	.datac(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [3]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[3]~2 .lut_mask = 16'h11F0;
defparam \inst6|output[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N10
cycloneii_lcell_comb \inst2|Mux28~10 (
// Equation(s):
// \inst2|Mux28~10_combout  = (\inst4|inst3|Mux1~0_combout  & (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & \inst2|Add0~6_combout )))

	.dataa(\inst4|inst3|Mux1~0_combout ),
	.datab(\inst4|inst3|Mux2~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst2|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst2|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux28~10 .lut_mask = 16'h0200;
defparam \inst2|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N14
cycloneii_lcell_comb \inst2|Mux28~8 (
// Equation(s):
// \inst2|Mux28~8_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux28~7_combout ) # (\inst2|Mux28~10_combout ))))

	.dataa(\inst2|Mux28~7_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst2|Mux28~9_combout ),
	.datad(\inst2|Mux28~10_combout ),
	.cin(gnd),
	.combout(\inst2|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux28~8 .lut_mask = 16'hF3F2;
defparam \inst2|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N15
cycloneii_lcell_ff \inst11|DOUT[3] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux28~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [3]));

// Location: LCCOMB_X49_Y19_N24
cycloneii_lcell_comb \inst6|output[2]~3 (
// Equation(s):
// \inst6|output[2]~3_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [2]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [2]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[2]~3 .lut_mask = 16'h50CC;
defparam \inst6|output[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N26
cycloneii_lcell_comb \inst2|Mux29~2 (
// Equation(s):
// \inst2|Mux29~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[2]~3_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst6|output[2]~3_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\inst2|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux29~2 .lut_mask = 16'h5450;
defparam \inst2|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N0
cycloneii_lcell_comb \inst2|Mux29~4 (
// Equation(s):
// \inst2|Mux29~4_combout  = (\inst4|inst3|Mux1~0_combout  & (!\inst4|inst3|Mux2~0_combout  & (!\inst4|inst2|DOUT [4] & \inst2|Add0~4_combout )))

	.dataa(\inst4|inst3|Mux1~0_combout ),
	.datab(\inst4|inst3|Mux2~0_combout ),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst2|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux29~4 .lut_mask = 16'h0200;
defparam \inst2|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N4
cycloneii_lcell_comb \inst2|Mux29~3 (
// Equation(s):
// \inst2|Mux29~3_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux29~2_combout ) # (\inst2|Mux29~4_combout ))))

	.dataa(\inst4|inst3|Mux0~1_combout ),
	.datab(\inst2|Mux28~9_combout ),
	.datac(\inst2|Mux29~2_combout ),
	.datad(\inst2|Mux29~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux29~3 .lut_mask = 16'hDDDC;
defparam \inst2|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N5
cycloneii_lcell_ff \inst11|DOUT[2] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux29~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [2]));

// Location: LCCOMB_X51_Y17_N8
cycloneii_lcell_comb \inst6|output[1]~0 (
// Equation(s):
// \inst6|output[1]~0_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((!\inst4|inst3|Mux26~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [1]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [1]),
	.datac(\inst4|inst3|Mux26~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[1]~0 .lut_mask = 16'h05CC;
defparam \inst6|output[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N4
cycloneii_lcell_comb \inst2|Mux30~0 (
// Equation(s):
// \inst2|Mux30~0_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[1]~0_combout ) # ((\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & \inst4|inst3|Mux2~1_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1]),
	.datab(\inst6|output[1]~0_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst4|inst3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux30~0 .lut_mask = 16'h0E0C;
defparam \inst2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N0
cycloneii_lcell_comb \inst2|Mux30~1 (
// Equation(s):
// \inst2|Mux30~1_combout  = (!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux30~0_combout ) # ((\inst2|Mux0~4_combout  & \inst2|Add0~2_combout ))))

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Add0~2_combout ),
	.datac(\inst2|Mux30~0_combout ),
	.datad(\inst4|inst3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux30~1 .lut_mask = 16'h00F8;
defparam \inst2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y18_N1
cycloneii_lcell_ff \inst11|DOUT[1] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [1]));

// Location: LCCOMB_X50_Y19_N8
cycloneii_lcell_comb \inst6|output[0]~1 (
// Equation(s):
// \inst6|output[0]~1_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux27~0_combout  & (!\inst4|inst2|DOUT [4]))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [0]))))

	.dataa(\inst4|inst3|Mux27~0_combout ),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [0]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[0]~1 .lut_mask = 16'h22F0;
defparam \inst6|output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N22
cycloneii_lcell_comb \inst2|Mux31~1 (
// Equation(s):
// \inst2|Mux31~1_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[0]~1_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0]))))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux2~1_combout ),
	.datac(\inst6|output[0]~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\inst2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux31~1 .lut_mask = 16'h5450;
defparam \inst2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N12
cycloneii_lcell_comb \inst2|Mux31~2 (
// Equation(s):
// \inst2|Mux31~2_combout  = (\inst2|Mux28~9_combout ) # ((!\inst4|inst3|Mux0~1_combout  & ((\inst2|Mux31~0_combout ) # (\inst2|Mux31~1_combout ))))

	.dataa(\inst2|Mux31~0_combout ),
	.datab(\inst2|Mux28~9_combout ),
	.datac(\inst4|inst3|Mux0~1_combout ),
	.datad(\inst2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux31~2 .lut_mask = 16'hCFCE;
defparam \inst2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N13
cycloneii_lcell_ff \inst11|DOUT[0] (
	.clk(\NEXT~combout ),
	.datain(\inst2|Mux31~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|DOUT [0]));

// Location: LCCOMB_X51_Y19_N10
cycloneii_lcell_comb \inst6|output[10]~11 (
// Equation(s):
// \inst6|output[10]~11_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [10]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [10]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[10]~11 .lut_mask = 16'h50CC;
defparam \inst6|output[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N24
cycloneii_lcell_comb \inst2|Equal0~6 (
// Equation(s):
// \inst2|Equal0~6_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] & (\inst6|output[11]~10_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10] $ (!\inst6|output[10]~11_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11] & (!\inst6|output[11]~10_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10] $ (!\inst6|output[10]~11_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [11]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [10]),
	.datac(\inst6|output[11]~10_combout ),
	.datad(\inst6|output[10]~11_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~6 .lut_mask = 16'h8421;
defparam \inst2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
cycloneii_lcell_comb \inst6|output[15]~14 (
// Equation(s):
// \inst6|output[15]~14_combout  = (\inst3|ctrl1~0_combout  & (((!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [15]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [15]),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[15]~14 .lut_mask = 16'h30AA;
defparam \inst6|output[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneii_lcell_comb \inst2|Equal0~8 (
// Equation(s):
// \inst2|Equal0~8_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & (\inst6|output[15]~14_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14] $ (!\inst6|output[14]~15_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15] & (!\inst6|output[15]~14_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14] $ (!\inst6|output[14]~15_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [15]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [14]),
	.datac(\inst6|output[15]~14_combout ),
	.datad(\inst6|output[14]~15_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~8 .lut_mask = 16'h8421;
defparam \inst2|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
cycloneii_lcell_comb \inst2|Equal0~5 (
// Equation(s):
// \inst2|Equal0~5_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8] & (\inst6|output[8]~9_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] $ (!\inst6|output[9]~8_combout )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8] & (!\inst6|output[8]~9_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9] $ (!\inst6|output[9]~8_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [8]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [9]),
	.datac(\inst6|output[8]~9_combout ),
	.datad(\inst6|output[9]~8_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~5 .lut_mask = 16'h8421;
defparam \inst2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
cycloneii_lcell_comb \inst2|Equal0~9 (
// Equation(s):
// \inst2|Equal0~9_combout  = (\inst2|Equal0~7_combout  & (\inst2|Equal0~6_combout  & (\inst2|Equal0~8_combout  & \inst2|Equal0~5_combout )))

	.dataa(\inst2|Equal0~7_combout ),
	.datab(\inst2|Equal0~6_combout ),
	.datac(\inst2|Equal0~8_combout ),
	.datad(\inst2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~9 .lut_mask = 16'h8000;
defparam \inst2|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N30
cycloneii_lcell_comb \inst2|Equal0~18 (
// Equation(s):
// \inst2|Equal0~18_combout  = (\inst6|output[31]~30_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31] & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30] $ (!\inst6|output[30]~31_combout 
// )))) # (!\inst6|output[31]~30_combout  & (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31] & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30] $ (!\inst6|output[30]~31_combout ))))

	.dataa(\inst6|output[31]~30_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31]),
	.datac(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30]),
	.datad(\inst6|output[30]~31_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~18 .lut_mask = 16'h9009;
defparam \inst2|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneii_lcell_comb \inst6|output[28]~29 (
// Equation(s):
// \inst6|output[28]~29_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [28]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [28]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[28]~29 .lut_mask = 16'h50CC;
defparam \inst6|output[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N8
cycloneii_lcell_comb \inst2|Equal0~17 (
// Equation(s):
// \inst2|Equal0~17_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & (\inst6|output[29]~28_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28] $ (!\inst6|output[28]~29_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29] & (!\inst6|output[29]~28_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28] $ (!\inst6|output[28]~29_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [29]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [28]),
	.datac(\inst6|output[29]~28_combout ),
	.datad(\inst6|output[28]~29_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~17 .lut_mask = 16'h8421;
defparam \inst2|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneii_lcell_comb \inst6|output[25]~24 (
// Equation(s):
// \inst6|output[25]~24_combout  = (\inst3|ctrl1~0_combout  & (((\inst4|inst3|Mux12~0_combout  & !\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [25]))

	.dataa(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [25]),
	.datab(\inst3|ctrl1~0_combout ),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst6|output[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[25]~24 .lut_mask = 16'h22E2;
defparam \inst6|output[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
cycloneii_lcell_comb \inst2|Equal0~15 (
// Equation(s):
// \inst2|Equal0~15_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & (\inst6|output[25]~24_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] $ (!\inst6|output[24]~25_combout 
// )))) # (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25] & (!\inst6|output[25]~24_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24] $ (!\inst6|output[24]~25_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [25]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [24]),
	.datac(\inst6|output[24]~25_combout ),
	.datad(\inst6|output[25]~24_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~15 .lut_mask = 16'h8241;
defparam \inst2|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N14
cycloneii_lcell_comb \inst2|Equal0~19 (
// Equation(s):
// \inst2|Equal0~19_combout  = (\inst2|Equal0~16_combout  & (\inst2|Equal0~18_combout  & (\inst2|Equal0~17_combout  & \inst2|Equal0~15_combout )))

	.dataa(\inst2|Equal0~16_combout ),
	.datab(\inst2|Equal0~18_combout ),
	.datac(\inst2|Equal0~17_combout ),
	.datad(\inst2|Equal0~15_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~19 .lut_mask = 16'h8000;
defparam \inst2|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N16
cycloneii_lcell_comb \inst6|output[5]~4 (
// Equation(s):
// \inst6|output[5]~4_combout  = (\inst3|ctrl1~0_combout  & (\inst4|inst3|Mux12~0_combout  & ((!\inst4|inst2|DOUT [4])))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [5]))))

	.dataa(\inst4|inst3|Mux12~0_combout ),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [5]),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[5]~4 .lut_mask = 16'h0ACC;
defparam \inst6|output[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N22
cycloneii_lcell_comb \inst2|Equal0~2 (
// Equation(s):
// \inst2|Equal0~2_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & (\inst6|output[5]~4_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4] $ (!\inst6|output[4]~5_combout )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5] & (!\inst6|output[5]~4_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4] $ (!\inst6|output[4]~5_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [5]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [4]),
	.datac(\inst6|output[5]~4_combout ),
	.datad(\inst6|output[4]~5_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~2 .lut_mask = 16'h8421;
defparam \inst2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N18
cycloneii_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & (\inst6|output[1]~0_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0] $ (!\inst6|output[0]~1_combout )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1] & (!\inst6|output[1]~0_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0] $ (!\inst6|output[0]~1_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [1]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [0]),
	.datac(\inst6|output[1]~0_combout ),
	.datad(\inst6|output[0]~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h8421;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N20
cycloneii_lcell_comb \inst6|output[7]~6 (
// Equation(s):
// \inst6|output[7]~6_combout  = (\inst3|ctrl1~0_combout  & (!\inst4|inst2|DOUT [4] & ((\inst4|inst3|Mux12~0_combout )))) # (!\inst3|ctrl1~0_combout  & (((\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [7]))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst|alt3pram_component|altdpram_component2|ram_block|auto_generated|q_b [7]),
	.datac(\inst4|inst3|Mux12~0_combout ),
	.datad(\inst3|ctrl1~0_combout ),
	.cin(gnd),
	.combout(\inst6|output[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|output[7]~6 .lut_mask = 16'h50CC;
defparam \inst6|output[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N4
cycloneii_lcell_comb \inst2|Equal0~3 (
// Equation(s):
// \inst2|Equal0~3_combout  = (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6] & (\inst6|output[6]~7_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] $ (!\inst6|output[7]~6_combout )))) # 
// (!\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6] & (!\inst6|output[6]~7_combout  & (\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7] $ (!\inst6|output[7]~6_combout ))))

	.dataa(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [6]),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [7]),
	.datac(\inst6|output[7]~6_combout ),
	.datad(\inst6|output[6]~7_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~3 .lut_mask = 16'h8241;
defparam \inst2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N0
cycloneii_lcell_comb \inst2|Equal0~4 (
// Equation(s):
// \inst2|Equal0~4_combout  = (\inst2|Equal0~1_combout  & (\inst2|Equal0~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Equal0~3_combout )))

	.dataa(\inst2|Equal0~1_combout ),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|Equal0~0_combout ),
	.datad(\inst2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~4 .lut_mask = 16'h8000;
defparam \inst2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N28
cycloneii_lcell_comb \inst2|Equal0~20 (
// Equation(s):
// \inst2|Equal0~20_combout  = (\inst2|Equal0~14_combout  & (\inst2|Equal0~9_combout  & (\inst2|Equal0~19_combout  & \inst2|Equal0~4_combout )))

	.dataa(\inst2|Equal0~14_combout ),
	.datab(\inst2|Equal0~9_combout ),
	.datac(\inst2|Equal0~19_combout ),
	.datad(\inst2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~20 .lut_mask = 16'h8000;
defparam \inst2|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N2
cycloneii_lcell_comb \inst2|Mux32~0 (
// Equation(s):
// \inst2|Mux32~0_combout  = (\inst4|inst3|Mux1~1_combout  & (\inst4|inst3|Mux0~1_combout  & (\inst4|inst3|Mux2~1_combout  & !\inst2|Equal0~20_combout )))

	.dataa(\inst4|inst3|Mux1~1_combout ),
	.datab(\inst4|inst3|Mux0~1_combout ),
	.datac(\inst4|inst3|Mux2~1_combout ),
	.datad(\inst2|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst2|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux32~0 .lut_mask = 16'h0080;
defparam \inst2|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N13
cycloneii_lcell_ff \inst4|inst4|t1[0] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|t1[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Mux32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|t1 [0]));

// Location: LCFF_X49_Y19_N13
cycloneii_lcell_ff \inst4|inst4|newAddress[0] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|newAddress[0]~5_combout ),
	.sdata(\inst4|inst4|t1 [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|Mux32~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|newAddress [0]));

// Location: LCFF_X50_Y19_N15
cycloneii_lcell_ff \inst4|inst2|DOUT[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|inst4|newAddress [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2|DOUT [0]));

// Location: LCCOMB_X50_Y19_N20
cycloneii_lcell_comb \inst4|inst3|Mux26~0 (
// Equation(s):
// \inst4|inst3|Mux26~0_combout  = (\inst4|inst2|DOUT [0] & (((\inst4|inst2|DOUT [1]) # (!\inst4|inst2|DOUT [2])))) # (!\inst4|inst2|DOUT [0] & ((\inst4|inst2|DOUT [3]) # ((\inst4|inst2|DOUT [2]))))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst2|DOUT [0]),
	.datac(\inst4|inst2|DOUT [1]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux26~0 .lut_mask = 16'hF3EE;
defparam \inst4|inst3|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N0
cycloneii_lcell_comb \inst4|inst3|Mux26~1 (
// Equation(s):
// \inst4|inst3|Mux26~1_combout  = (\inst4|inst2|DOUT [4]) # (\inst4|inst3|Mux26~0_combout )

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux26~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|inst3|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux26~1 .lut_mask = 16'hEEEE;
defparam \inst4|inst3|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N15
cycloneii_lcell_ff \inst4|inst4|t1[1] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|t1[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Mux32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|t1 [1]));

// Location: LCFF_X49_Y19_N15
cycloneii_lcell_ff \inst4|inst4|newAddress[1] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|newAddress[1]~7_combout ),
	.sdata(\inst4|inst4|t1 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|Mux32~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|newAddress [1]));

// Location: LCFF_X50_Y19_N21
cycloneii_lcell_ff \inst4|inst2|DOUT[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|inst4|newAddress [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2|DOUT [1]));

// Location: LCCOMB_X49_Y19_N18
cycloneii_lcell_comb \inst4|inst4|newAddress[3]~11 (
// Equation(s):
// \inst4|inst4|newAddress[3]~11_combout  = (\inst4|inst2|DOUT [3] & (!\inst4|inst4|newAddress[2]~10 )) # (!\inst4|inst2|DOUT [3] & ((\inst4|inst4|newAddress[2]~10 ) # (GND)))
// \inst4|inst4|newAddress[3]~12  = CARRY((!\inst4|inst4|newAddress[2]~10 ) # (!\inst4|inst2|DOUT [3]))

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|newAddress[2]~10 ),
	.combout(\inst4|inst4|newAddress[3]~11_combout ),
	.cout(\inst4|inst4|newAddress[3]~12 ));
// synopsys translate_off
defparam \inst4|inst4|newAddress[3]~11 .lut_mask = 16'h3C3F;
defparam \inst4|inst4|newAddress[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N2
cycloneii_lcell_comb \inst4|inst3|Mux24~1 (
// Equation(s):
// \inst4|inst3|Mux24~1_combout  = (\inst4|inst3|Mux24~0_combout ) # (\inst4|inst2|DOUT [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst3|Mux24~0_combout ),
	.datad(\inst4|inst2|DOUT [4]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux24~1 .lut_mask = 16'hFFF0;
defparam \inst4|inst3|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N18
cycloneii_lcell_comb \inst4|inst4|t1[3]~11 (
// Equation(s):
// \inst4|inst4|t1[3]~11_combout  = (\inst4|inst2|DOUT [3] & ((\inst4|inst3|Mux24~1_combout  & (!\inst4|inst4|t1[2]~10 )) # (!\inst4|inst3|Mux24~1_combout  & (\inst4|inst4|t1[2]~10  & VCC)))) # (!\inst4|inst2|DOUT [3] & ((\inst4|inst3|Mux24~1_combout  & 
// ((\inst4|inst4|t1[2]~10 ) # (GND))) # (!\inst4|inst3|Mux24~1_combout  & (!\inst4|inst4|t1[2]~10 ))))
// \inst4|inst4|t1[3]~12  = CARRY((\inst4|inst2|DOUT [3] & (\inst4|inst3|Mux24~1_combout  & !\inst4|inst4|t1[2]~10 )) # (!\inst4|inst2|DOUT [3] & ((\inst4|inst3|Mux24~1_combout ) # (!\inst4|inst4|t1[2]~10 ))))

	.dataa(\inst4|inst2|DOUT [3]),
	.datab(\inst4|inst3|Mux24~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|t1[2]~10 ),
	.combout(\inst4|inst4|t1[3]~11_combout ),
	.cout(\inst4|inst4|t1[3]~12 ));
// synopsys translate_off
defparam \inst4|inst4|t1[3]~11 .lut_mask = 16'h694D;
defparam \inst4|inst4|t1[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y18_N19
cycloneii_lcell_ff \inst4|inst4|t1[3] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|t1[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Mux32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|t1 [3]));

// Location: LCFF_X49_Y19_N19
cycloneii_lcell_ff \inst4|inst4|newAddress[3] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|newAddress[3]~11_combout ),
	.sdata(\inst4|inst4|t1 [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|Mux32~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|newAddress [3]));

// Location: LCFF_X50_Y19_N1
cycloneii_lcell_ff \inst4|inst2|DOUT[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|inst4|newAddress [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2|DOUT [3]));

// Location: LCCOMB_X49_Y19_N20
cycloneii_lcell_comb \inst4|inst4|newAddress[4]~13 (
// Equation(s):
// \inst4|inst4|newAddress[4]~13_combout  = \inst4|inst2|DOUT [4] $ (!\inst4|inst4|newAddress[3]~12 )

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|inst4|newAddress[3]~12 ),
	.combout(\inst4|inst4|newAddress[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|newAddress[4]~13 .lut_mask = 16'hA5A5;
defparam \inst4|inst4|newAddress[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
cycloneii_lcell_comb \inst4|inst4|t1[4]~13 (
// Equation(s):
// \inst4|inst4|t1[4]~13_combout  = \inst4|inst2|DOUT [4] $ (\inst4|inst4|t1[3]~12  $ (!\inst4|inst3|Mux12~1_combout ))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|inst3|Mux12~1_combout ),
	.cin(\inst4|inst4|t1[3]~12 ),
	.combout(\inst4|inst4|t1[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|t1[4]~13 .lut_mask = 16'h5AA5;
defparam \inst4|inst4|t1[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y18_N21
cycloneii_lcell_ff \inst4|inst4|t1[4] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|t1[4]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Mux32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|t1 [4]));

// Location: LCFF_X49_Y19_N21
cycloneii_lcell_ff \inst4|inst4|newAddress[4] (
	.clk(!\NEXT~combout ),
	.datain(\inst4|inst4|newAddress[4]~13_combout ),
	.sdata(\inst4|inst4|t1 [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|Mux32~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|newAddress [4]));

// Location: LCFF_X50_Y19_N31
cycloneii_lcell_ff \inst4|inst2|DOUT[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|inst4|newAddress [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2|DOUT [4]));

// Location: LCCOMB_X50_Y19_N2
cycloneii_lcell_comb \inst3|ctrl1~0 (
// Equation(s):
// \inst3|ctrl1~0_combout  = (!\inst4|inst2|DOUT [4] & (!\inst4|inst3|Mux1~0_combout  & ((!\inst4|inst2|DOUT [2]) # (!\inst4|inst3|Mux0~0_combout ))))

	.dataa(\inst4|inst2|DOUT [4]),
	.datab(\inst4|inst3|Mux0~0_combout ),
	.datac(\inst4|inst2|DOUT [2]),
	.datad(\inst4|inst3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst3|ctrl1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ctrl1~0 .lut_mask = 16'h0015;
defparam \inst3|ctrl1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N22
cycloneii_lcell_comb \inst1|inst|output[6]~0 (
// Equation(s):
// \inst1|inst|output[6]~0_combout  = (\inst2|Mux31~2_combout  & (!\inst2|Mux28~8_combout  & (\inst2|Mux29~3_combout  $ (!\inst2|Mux30~1_combout )))) # (!\inst2|Mux31~2_combout  & (!\inst2|Mux30~1_combout  & (\inst2|Mux28~8_combout  $ 
// (!\inst2|Mux29~3_combout ))))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[6]~0 .lut_mask = 16'h4025;
defparam \inst1|inst|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N8
cycloneii_lcell_comb \inst1|inst|output[5]~1 (
// Equation(s):
// \inst1|inst|output[5]~1_combout  = (\inst2|Mux31~2_combout  & (\inst2|Mux28~8_combout  $ (((\inst2|Mux30~1_combout ) # (!\inst2|Mux29~3_combout ))))) # (!\inst2|Mux31~2_combout  & (!\inst2|Mux28~8_combout  & (!\inst2|Mux29~3_combout  & 
// \inst2|Mux30~1_combout )))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[5]~1 .lut_mask = 16'h4584;
defparam \inst1|inst|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N18
cycloneii_lcell_comb \inst1|inst|output[4]~2 (
// Equation(s):
// \inst1|inst|output[4]~2_combout  = (\inst2|Mux30~1_combout  & (!\inst2|Mux28~8_combout  & (\inst2|Mux31~2_combout ))) # (!\inst2|Mux30~1_combout  & ((\inst2|Mux29~3_combout  & (!\inst2|Mux28~8_combout )) # (!\inst2|Mux29~3_combout  & 
// ((\inst2|Mux31~2_combout )))))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[4]~2 .lut_mask = 16'h445C;
defparam \inst1|inst|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N12
cycloneii_lcell_comb \inst1|inst|output[3]~3 (
// Equation(s):
// \inst1|inst|output[3]~3_combout  = (\inst2|Mux30~1_combout  & ((\inst2|Mux31~2_combout  & ((\inst2|Mux29~3_combout ))) # (!\inst2|Mux31~2_combout  & (\inst2|Mux28~8_combout  & !\inst2|Mux29~3_combout )))) # (!\inst2|Mux30~1_combout  & 
// (!\inst2|Mux28~8_combout  & (\inst2|Mux31~2_combout  $ (\inst2|Mux29~3_combout ))))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[3]~3 .lut_mask = 16'hC214;
defparam \inst1|inst|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N10
cycloneii_lcell_comb \inst1|inst|output[2]~4 (
// Equation(s):
// \inst1|inst|output[2]~4_combout  = (\inst2|Mux28~8_combout  & (\inst2|Mux29~3_combout  & ((\inst2|Mux30~1_combout ) # (!\inst2|Mux31~2_combout )))) # (!\inst2|Mux28~8_combout  & (!\inst2|Mux31~2_combout  & (!\inst2|Mux29~3_combout  & 
// \inst2|Mux30~1_combout )))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[2]~4 .lut_mask = 16'hA120;
defparam \inst1|inst|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N0
cycloneii_lcell_comb \inst1|inst|output[1]~5 (
// Equation(s):
// \inst1|inst|output[1]~5_combout  = (\inst2|Mux28~8_combout  & ((\inst2|Mux31~2_combout  & ((\inst2|Mux30~1_combout ))) # (!\inst2|Mux31~2_combout  & (\inst2|Mux29~3_combout )))) # (!\inst2|Mux28~8_combout  & (\inst2|Mux29~3_combout  & 
// (\inst2|Mux31~2_combout  $ (\inst2|Mux30~1_combout ))))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[1]~5 .lut_mask = 16'hB860;
defparam \inst1|inst|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N6
cycloneii_lcell_comb \inst1|inst|output[0]~6 (
// Equation(s):
// \inst1|inst|output[0]~6_combout  = (\inst2|Mux28~8_combout  & (\inst2|Mux31~2_combout  & (\inst2|Mux29~3_combout  $ (\inst2|Mux30~1_combout )))) # (!\inst2|Mux28~8_combout  & (!\inst2|Mux30~1_combout  & (\inst2|Mux31~2_combout  $ (\inst2|Mux29~3_combout 
// ))))

	.dataa(\inst2|Mux28~8_combout ),
	.datab(\inst2|Mux31~2_combout ),
	.datac(\inst2|Mux29~3_combout ),
	.datad(\inst2|Mux30~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|output[0]~6 .lut_mask = 16'h0894;
defparam \inst1|inst|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N0
cycloneii_lcell_comb \inst1|inst1|output[6]~0 (
// Equation(s):
// \inst1|inst1|output[6]~0_combout  = (\inst2|Mux27~3_combout  & (!\inst2|Mux24~3_combout  & (\inst2|Mux26~1_combout  $ (!\inst2|Mux25~3_combout )))) # (!\inst2|Mux27~3_combout  & (!\inst2|Mux26~1_combout  & (\inst2|Mux24~3_combout  $ 
// (!\inst2|Mux25~3_combout ))))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[6]~0 .lut_mask = 16'h4205;
defparam \inst1|inst1|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N14
cycloneii_lcell_comb \inst1|inst1|output[5]~1 (
// Equation(s):
// \inst1|inst1|output[5]~1_combout  = (\inst2|Mux27~3_combout  & (\inst2|Mux24~3_combout  $ (((\inst2|Mux26~1_combout ) # (!\inst2|Mux25~3_combout ))))) # (!\inst2|Mux27~3_combout  & (!\inst2|Mux24~3_combout  & (\inst2|Mux26~1_combout  & 
// !\inst2|Mux25~3_combout )))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[5]~1 .lut_mask = 16'h4854;
defparam \inst1|inst1|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N16
cycloneii_lcell_comb \inst1|inst1|output[4]~2 (
// Equation(s):
// \inst1|inst1|output[4]~2_combout  = (\inst2|Mux26~1_combout  & (!\inst2|Mux24~3_combout  & (\inst2|Mux27~3_combout ))) # (!\inst2|Mux26~1_combout  & ((\inst2|Mux25~3_combout  & (!\inst2|Mux24~3_combout )) # (!\inst2|Mux25~3_combout  & 
// ((\inst2|Mux27~3_combout )))))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[4]~2 .lut_mask = 16'h454C;
defparam \inst1|inst1|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N26
cycloneii_lcell_comb \inst1|inst1|output[3]~3 (
// Equation(s):
// \inst1|inst1|output[3]~3_combout  = (\inst2|Mux26~1_combout  & ((\inst2|Mux27~3_combout  & ((\inst2|Mux25~3_combout ))) # (!\inst2|Mux27~3_combout  & (\inst2|Mux24~3_combout  & !\inst2|Mux25~3_combout )))) # (!\inst2|Mux26~1_combout  & 
// (!\inst2|Mux24~3_combout  & (\inst2|Mux27~3_combout  $ (\inst2|Mux25~3_combout ))))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[3]~3 .lut_mask = 16'hC124;
defparam \inst1|inst1|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N4
cycloneii_lcell_comb \inst1|inst1|output[2]~4 (
// Equation(s):
// \inst1|inst1|output[2]~4_combout  = (\inst2|Mux24~3_combout  & (\inst2|Mux25~3_combout  & ((\inst2|Mux26~1_combout ) # (!\inst2|Mux27~3_combout )))) # (!\inst2|Mux24~3_combout  & (!\inst2|Mux27~3_combout  & (\inst2|Mux26~1_combout  & 
// !\inst2|Mux25~3_combout )))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[2]~4 .lut_mask = 16'hA210;
defparam \inst1|inst1|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N6
cycloneii_lcell_comb \inst1|inst1|output[1]~5 (
// Equation(s):
// \inst1|inst1|output[1]~5_combout  = (\inst2|Mux24~3_combout  & ((\inst2|Mux27~3_combout  & (\inst2|Mux26~1_combout )) # (!\inst2|Mux27~3_combout  & ((\inst2|Mux25~3_combout ))))) # (!\inst2|Mux24~3_combout  & (\inst2|Mux25~3_combout  & 
// (\inst2|Mux27~3_combout  $ (\inst2|Mux26~1_combout ))))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[1]~5 .lut_mask = 16'hB680;
defparam \inst1|inst1|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N12
cycloneii_lcell_comb \inst1|inst1|output[0]~6 (
// Equation(s):
// \inst1|inst1|output[0]~6_combout  = (\inst2|Mux24~3_combout  & (\inst2|Mux27~3_combout  & (\inst2|Mux26~1_combout  $ (\inst2|Mux25~3_combout )))) # (!\inst2|Mux24~3_combout  & (!\inst2|Mux26~1_combout  & (\inst2|Mux27~3_combout  $ (\inst2|Mux25~3_combout 
// ))))

	.dataa(\inst2|Mux24~3_combout ),
	.datab(\inst2|Mux27~3_combout ),
	.datac(\inst2|Mux26~1_combout ),
	.datad(\inst2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|output[0]~6 .lut_mask = 16'h0984;
defparam \inst1|inst1|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \inst1|inst2|output[6]~0 (
// Equation(s):
// \inst1|inst2|output[6]~0_combout  = (\inst2|Mux23~3_combout  & (!\inst2|Mux20~3_combout  & (\inst2|Mux22~1_combout  $ (!\inst2|Mux21~3_combout )))) # (!\inst2|Mux23~3_combout  & (!\inst2|Mux22~1_combout  & (\inst2|Mux20~3_combout  $ 
// (!\inst2|Mux21~3_combout ))))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[6]~0 .lut_mask = 16'h2411;
defparam \inst1|inst2|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N30
cycloneii_lcell_comb \inst1|inst2|output[5]~1 (
// Equation(s):
// \inst1|inst2|output[5]~1_combout  = (\inst2|Mux22~1_combout  & (!\inst2|Mux20~3_combout  & ((\inst2|Mux23~3_combout ) # (!\inst2|Mux21~3_combout )))) # (!\inst2|Mux22~1_combout  & (\inst2|Mux23~3_combout  & (\inst2|Mux20~3_combout  $ 
// (!\inst2|Mux21~3_combout ))))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[5]~1 .lut_mask = 16'h6032;
defparam \inst1|inst2|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \inst1|inst2|output[4]~2 (
// Equation(s):
// \inst1|inst2|output[4]~2_combout  = (\inst2|Mux22~1_combout  & (!\inst2|Mux20~3_combout  & (\inst2|Mux23~3_combout ))) # (!\inst2|Mux22~1_combout  & ((\inst2|Mux21~3_combout  & (!\inst2|Mux20~3_combout )) # (!\inst2|Mux21~3_combout  & 
// ((\inst2|Mux23~3_combout )))))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[4]~2 .lut_mask = 16'h3170;
defparam \inst1|inst2|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N18
cycloneii_lcell_comb \inst1|inst2|output[3]~3 (
// Equation(s):
// \inst1|inst2|output[3]~3_combout  = (\inst2|Mux22~1_combout  & ((\inst2|Mux23~3_combout  & ((\inst2|Mux21~3_combout ))) # (!\inst2|Mux23~3_combout  & (\inst2|Mux20~3_combout  & !\inst2|Mux21~3_combout )))) # (!\inst2|Mux22~1_combout  & 
// (!\inst2|Mux20~3_combout  & (\inst2|Mux23~3_combout  $ (\inst2|Mux21~3_combout ))))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[3]~3 .lut_mask = 16'hA118;
defparam \inst1|inst2|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N12
cycloneii_lcell_comb \inst1|inst2|output[2]~4 (
// Equation(s):
// \inst1|inst2|output[2]~4_combout  = (\inst2|Mux20~3_combout  & (\inst2|Mux21~3_combout  & ((\inst2|Mux22~1_combout ) # (!\inst2|Mux23~3_combout )))) # (!\inst2|Mux20~3_combout  & (\inst2|Mux22~1_combout  & (!\inst2|Mux23~3_combout  & 
// !\inst2|Mux21~3_combout )))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[2]~4 .lut_mask = 16'h8C02;
defparam \inst1|inst2|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N10
cycloneii_lcell_comb \inst1|inst2|output[1]~5 (
// Equation(s):
// \inst1|inst2|output[1]~5_combout  = (\inst2|Mux22~1_combout  & ((\inst2|Mux23~3_combout  & (\inst2|Mux20~3_combout )) # (!\inst2|Mux23~3_combout  & ((\inst2|Mux21~3_combout ))))) # (!\inst2|Mux22~1_combout  & (\inst2|Mux21~3_combout  & 
// (\inst2|Mux20~3_combout  $ (\inst2|Mux23~3_combout ))))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[1]~5 .lut_mask = 16'h9E80;
defparam \inst1|inst2|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N8
cycloneii_lcell_comb \inst1|inst2|output[0]~6 (
// Equation(s):
// \inst1|inst2|output[0]~6_combout  = (\inst2|Mux20~3_combout  & (\inst2|Mux23~3_combout  & (\inst2|Mux22~1_combout  $ (\inst2|Mux21~3_combout )))) # (!\inst2|Mux20~3_combout  & (!\inst2|Mux22~1_combout  & (\inst2|Mux23~3_combout  $ (\inst2|Mux21~3_combout 
// ))))

	.dataa(\inst2|Mux22~1_combout ),
	.datab(\inst2|Mux20~3_combout ),
	.datac(\inst2|Mux23~3_combout ),
	.datad(\inst2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\inst1|inst2|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|output[0]~6 .lut_mask = 16'h4190;
defparam \inst1|inst2|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \inst1|inst3|output[6]~0 (
// Equation(s):
// \inst1|inst3|output[6]~0_combout  = (\inst2|Mux19~1_combout  & (!\inst2|Mux16~3_combout  & (\inst2|Mux17~1_combout  $ (!\inst2|Mux18~2_combout )))) # (!\inst2|Mux19~1_combout  & (!\inst2|Mux18~2_combout  & (\inst2|Mux17~1_combout  $ 
// (!\inst2|Mux16~3_combout ))))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[6]~0 .lut_mask = 16'h2109;
defparam \inst1|inst3|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N22
cycloneii_lcell_comb \inst1|inst3|output[5]~1 (
// Equation(s):
// \inst1|inst3|output[5]~1_combout  = (\inst2|Mux17~1_combout  & (\inst2|Mux19~1_combout  & (\inst2|Mux16~3_combout  $ (\inst2|Mux18~2_combout )))) # (!\inst2|Mux17~1_combout  & (!\inst2|Mux16~3_combout  & ((\inst2|Mux18~2_combout ) # 
// (\inst2|Mux19~1_combout ))))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[5]~1 .lut_mask = 16'h3910;
defparam \inst1|inst3|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \inst1|inst3|output[4]~2 (
// Equation(s):
// \inst1|inst3|output[4]~2_combout  = (\inst2|Mux18~2_combout  & (((!\inst2|Mux16~3_combout  & \inst2|Mux19~1_combout )))) # (!\inst2|Mux18~2_combout  & ((\inst2|Mux17~1_combout  & (!\inst2|Mux16~3_combout )) # (!\inst2|Mux17~1_combout  & 
// ((\inst2|Mux19~1_combout )))))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[4]~2 .lut_mask = 16'h3702;
defparam \inst1|inst3|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \inst1|inst3|output[3]~3 (
// Equation(s):
// \inst1|inst3|output[3]~3_combout  = (\inst2|Mux18~2_combout  & ((\inst2|Mux17~1_combout  & ((\inst2|Mux19~1_combout ))) # (!\inst2|Mux17~1_combout  & (\inst2|Mux16~3_combout  & !\inst2|Mux19~1_combout )))) # (!\inst2|Mux18~2_combout  & 
// (!\inst2|Mux16~3_combout  & (\inst2|Mux17~1_combout  $ (\inst2|Mux19~1_combout ))))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[3]~3 .lut_mask = 16'hA142;
defparam \inst1|inst3|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \inst1|inst3|output[2]~4 (
// Equation(s):
// \inst1|inst3|output[2]~4_combout  = (\inst2|Mux17~1_combout  & (\inst2|Mux16~3_combout  & ((\inst2|Mux18~2_combout ) # (!\inst2|Mux19~1_combout )))) # (!\inst2|Mux17~1_combout  & (!\inst2|Mux16~3_combout  & (\inst2|Mux18~2_combout  & 
// !\inst2|Mux19~1_combout )))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[2]~4 .lut_mask = 16'h8098;
defparam \inst1|inst3|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \inst1|inst3|output[1]~5 (
// Equation(s):
// \inst1|inst3|output[1]~5_combout  = (\inst2|Mux16~3_combout  & ((\inst2|Mux19~1_combout  & ((\inst2|Mux18~2_combout ))) # (!\inst2|Mux19~1_combout  & (\inst2|Mux17~1_combout )))) # (!\inst2|Mux16~3_combout  & (\inst2|Mux17~1_combout  & 
// (\inst2|Mux18~2_combout  $ (\inst2|Mux19~1_combout ))))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[1]~5 .lut_mask = 16'hC2A8;
defparam \inst1|inst3|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \inst1|inst3|output[0]~6 (
// Equation(s):
// \inst1|inst3|output[0]~6_combout  = (\inst2|Mux17~1_combout  & (!\inst2|Mux18~2_combout  & (\inst2|Mux16~3_combout  $ (!\inst2|Mux19~1_combout )))) # (!\inst2|Mux17~1_combout  & (\inst2|Mux19~1_combout  & (\inst2|Mux16~3_combout  $ 
// (!\inst2|Mux18~2_combout ))))

	.dataa(\inst2|Mux17~1_combout ),
	.datab(\inst2|Mux16~3_combout ),
	.datac(\inst2|Mux18~2_combout ),
	.datad(\inst2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|output[0]~6 .lut_mask = 16'h4902;
defparam \inst1|inst3|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N24
cycloneii_lcell_comb \inst1|inst4|output[6]~0 (
// Equation(s):
// \inst1|inst4|output[6]~0_combout  = (\inst2|Mux15~1_combout  & (!\inst2|Mux12~1_combout  & (\inst2|Mux13~1_combout  $ (!\inst2|Mux14~1_combout )))) # (!\inst2|Mux15~1_combout  & (!\inst2|Mux14~1_combout  & (\inst2|Mux12~1_combout  $ 
// (!\inst2|Mux13~1_combout ))))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[6]~0 .lut_mask = 16'h4019;
defparam \inst1|inst4|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N26
cycloneii_lcell_comb \inst1|inst4|output[5]~1 (
// Equation(s):
// \inst1|inst4|output[5]~1_combout  = (\inst2|Mux13~1_combout  & (\inst2|Mux15~1_combout  & (\inst2|Mux12~1_combout  $ (\inst2|Mux14~1_combout )))) # (!\inst2|Mux13~1_combout  & (!\inst2|Mux12~1_combout  & ((\inst2|Mux15~1_combout ) # 
// (\inst2|Mux14~1_combout ))))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[5]~1 .lut_mask = 16'h5190;
defparam \inst1|inst4|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N12
cycloneii_lcell_comb \inst1|inst4|output[4]~2 (
// Equation(s):
// \inst1|inst4|output[4]~2_combout  = (\inst2|Mux14~1_combout  & (!\inst2|Mux12~1_combout  & ((\inst2|Mux15~1_combout )))) # (!\inst2|Mux14~1_combout  & ((\inst2|Mux13~1_combout  & (!\inst2|Mux12~1_combout )) # (!\inst2|Mux13~1_combout  & 
// ((\inst2|Mux15~1_combout )))))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[4]~2 .lut_mask = 16'h5074;
defparam \inst1|inst4|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N14
cycloneii_lcell_comb \inst1|inst4|output[3]~3 (
// Equation(s):
// \inst1|inst4|output[3]~3_combout  = (\inst2|Mux14~1_combout  & ((\inst2|Mux13~1_combout  & ((\inst2|Mux15~1_combout ))) # (!\inst2|Mux13~1_combout  & (\inst2|Mux12~1_combout  & !\inst2|Mux15~1_combout )))) # (!\inst2|Mux14~1_combout  & 
// (!\inst2|Mux12~1_combout  & (\inst2|Mux13~1_combout  $ (\inst2|Mux15~1_combout ))))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[3]~3 .lut_mask = 16'hC214;
defparam \inst1|inst4|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N4
cycloneii_lcell_comb \inst1|inst4|output[2]~4 (
// Equation(s):
// \inst1|inst4|output[2]~4_combout  = (\inst2|Mux12~1_combout  & (\inst2|Mux13~1_combout  & ((\inst2|Mux14~1_combout ) # (!\inst2|Mux15~1_combout )))) # (!\inst2|Mux12~1_combout  & (!\inst2|Mux13~1_combout  & (!\inst2|Mux15~1_combout  & 
// \inst2|Mux14~1_combout )))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[2]~4 .lut_mask = 16'h8908;
defparam \inst1|inst4|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N18
cycloneii_lcell_comb \inst1|inst4|output[1]~5 (
// Equation(s):
// \inst1|inst4|output[1]~5_combout  = (\inst2|Mux12~1_combout  & ((\inst2|Mux15~1_combout  & ((\inst2|Mux14~1_combout ))) # (!\inst2|Mux15~1_combout  & (\inst2|Mux13~1_combout )))) # (!\inst2|Mux12~1_combout  & (\inst2|Mux13~1_combout  & 
// (\inst2|Mux15~1_combout  $ (\inst2|Mux14~1_combout ))))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[1]~5 .lut_mask = 16'hAC48;
defparam \inst1|inst4|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N20
cycloneii_lcell_comb \inst1|inst4|output[0]~6 (
// Equation(s):
// \inst1|inst4|output[0]~6_combout  = (\inst2|Mux12~1_combout  & (\inst2|Mux15~1_combout  & (\inst2|Mux13~1_combout  $ (\inst2|Mux14~1_combout )))) # (!\inst2|Mux12~1_combout  & (!\inst2|Mux14~1_combout  & (\inst2|Mux13~1_combout  $ (\inst2|Mux15~1_combout 
// ))))

	.dataa(\inst2|Mux12~1_combout ),
	.datab(\inst2|Mux13~1_combout ),
	.datac(\inst2|Mux15~1_combout ),
	.datad(\inst2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|output[0]~6 .lut_mask = 16'h2094;
defparam \inst1|inst4|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N4
cycloneii_lcell_comb \inst1|inst5|output[6]~0 (
// Equation(s):
// \inst1|inst5|output[6]~0_combout  = (\inst2|Mux11~1_combout  & (!\inst2|Mux8~1_combout  & (\inst2|Mux9~1_combout  $ (!\inst2|Mux10~2_combout )))) # (!\inst2|Mux11~1_combout  & (!\inst2|Mux10~2_combout  & (\inst2|Mux8~1_combout  $ (!\inst2|Mux9~1_combout 
// ))))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[6]~0 .lut_mask = 16'h4109;
defparam \inst1|inst5|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N22
cycloneii_lcell_comb \inst1|inst5|output[5]~1 (
// Equation(s):
// \inst1|inst5|output[5]~1_combout  = (\inst2|Mux9~1_combout  & (\inst2|Mux11~1_combout  & (\inst2|Mux8~1_combout  $ (\inst2|Mux10~2_combout )))) # (!\inst2|Mux9~1_combout  & (!\inst2|Mux8~1_combout  & ((\inst2|Mux10~2_combout ) # (\inst2|Mux11~1_combout 
// ))))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[5]~1 .lut_mask = 16'h5910;
defparam \inst1|inst5|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N20
cycloneii_lcell_comb \inst1|inst5|output[4]~2 (
// Equation(s):
// \inst1|inst5|output[4]~2_combout  = (\inst2|Mux10~2_combout  & (!\inst2|Mux8~1_combout  & ((\inst2|Mux11~1_combout )))) # (!\inst2|Mux10~2_combout  & ((\inst2|Mux9~1_combout  & (!\inst2|Mux8~1_combout )) # (!\inst2|Mux9~1_combout  & 
// ((\inst2|Mux11~1_combout )))))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[4]~2 .lut_mask = 16'h5704;
defparam \inst1|inst5|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N26
cycloneii_lcell_comb \inst1|inst5|output[3]~3 (
// Equation(s):
// \inst1|inst5|output[3]~3_combout  = (\inst2|Mux10~2_combout  & ((\inst2|Mux9~1_combout  & ((\inst2|Mux11~1_combout ))) # (!\inst2|Mux9~1_combout  & (\inst2|Mux8~1_combout  & !\inst2|Mux11~1_combout )))) # (!\inst2|Mux10~2_combout  & 
// (!\inst2|Mux8~1_combout  & (\inst2|Mux9~1_combout  $ (\inst2|Mux11~1_combout ))))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[3]~3 .lut_mask = 16'hC124;
defparam \inst1|inst5|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N24
cycloneii_lcell_comb \inst1|inst5|output[2]~4 (
// Equation(s):
// \inst1|inst5|output[2]~4_combout  = (\inst2|Mux8~1_combout  & (\inst2|Mux9~1_combout  & ((\inst2|Mux10~2_combout ) # (!\inst2|Mux11~1_combout )))) # (!\inst2|Mux8~1_combout  & (!\inst2|Mux9~1_combout  & (\inst2|Mux10~2_combout  & !\inst2|Mux11~1_combout 
// )))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[2]~4 .lut_mask = 16'h8098;
defparam \inst1|inst5|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N2
cycloneii_lcell_comb \inst1|inst5|output[1]~5 (
// Equation(s):
// \inst1|inst5|output[1]~5_combout  = (\inst2|Mux8~1_combout  & ((\inst2|Mux11~1_combout  & ((\inst2|Mux10~2_combout ))) # (!\inst2|Mux11~1_combout  & (\inst2|Mux9~1_combout )))) # (!\inst2|Mux8~1_combout  & (\inst2|Mux9~1_combout  & (\inst2|Mux10~2_combout 
//  $ (\inst2|Mux11~1_combout ))))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[1]~5 .lut_mask = 16'hA4C8;
defparam \inst1|inst5|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N16
cycloneii_lcell_comb \inst1|inst5|output[0]~6 (
// Equation(s):
// \inst1|inst5|output[0]~6_combout  = (\inst2|Mux8~1_combout  & (\inst2|Mux11~1_combout  & (\inst2|Mux9~1_combout  $ (\inst2|Mux10~2_combout )))) # (!\inst2|Mux8~1_combout  & (!\inst2|Mux10~2_combout  & (\inst2|Mux9~1_combout  $ (\inst2|Mux11~1_combout ))))

	.dataa(\inst2|Mux8~1_combout ),
	.datab(\inst2|Mux9~1_combout ),
	.datac(\inst2|Mux10~2_combout ),
	.datad(\inst2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|output[0]~6 .lut_mask = 16'h2904;
defparam \inst1|inst5|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N14
cycloneii_lcell_comb \inst4|inst3|Mux27~0 (
// Equation(s):
// \inst4|inst3|Mux27~0_combout  = (\inst4|inst2|DOUT [1] & (!\inst4|inst2|DOUT [3] & ((!\inst4|inst2|DOUT [2])))) # (!\inst4|inst2|DOUT [1] & (\inst4|inst2|DOUT [2] & (\inst4|inst2|DOUT [3] $ (!\inst4|inst2|DOUT [0]))))

	.dataa(\inst4|inst2|DOUT [1]),
	.datab(\inst4|inst2|DOUT [3]),
	.datac(\inst4|inst2|DOUT [0]),
	.datad(\inst4|inst2|DOUT [2]),
	.cin(gnd),
	.combout(\inst4|inst3|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux27~0 .lut_mask = 16'h4122;
defparam \inst4|inst3|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N10
cycloneii_lcell_comb \inst4|inst3|Mux27~1 (
// Equation(s):
// \inst4|inst3|Mux27~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux27~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst2|DOUT [4]),
	.datad(\inst4|inst3|Mux27~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux27~1 .lut_mask = 16'h0F00;
defparam \inst4|inst3|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \inst1|inst6|output[6]~0 (
// Equation(s):
// \inst1|inst6|output[6]~0_combout  = (\inst2|Mux7~1_combout  & (!\inst2|Mux4~1_combout  & (\inst2|Mux5~5_combout  $ (!\inst2|Mux6~2_combout )))) # (!\inst2|Mux7~1_combout  & (!\inst2|Mux6~2_combout  & (\inst2|Mux5~5_combout  $ (!\inst2|Mux4~1_combout ))))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[6]~0 .lut_mask = 16'h2109;
defparam \inst1|inst6|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneii_lcell_comb \inst1|inst6|output[5]~1 (
// Equation(s):
// \inst1|inst6|output[5]~1_combout  = (\inst2|Mux5~5_combout  & (\inst2|Mux7~1_combout  & (\inst2|Mux4~1_combout  $ (\inst2|Mux6~2_combout )))) # (!\inst2|Mux5~5_combout  & (!\inst2|Mux4~1_combout  & ((\inst2|Mux6~2_combout ) # (\inst2|Mux7~1_combout ))))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[5]~1 .lut_mask = 16'h3910;
defparam \inst1|inst6|output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \inst1|inst6|output[4]~2 (
// Equation(s):
// \inst1|inst6|output[4]~2_combout  = (\inst2|Mux6~2_combout  & (((!\inst2|Mux4~1_combout  & \inst2|Mux7~1_combout )))) # (!\inst2|Mux6~2_combout  & ((\inst2|Mux5~5_combout  & (!\inst2|Mux4~1_combout )) # (!\inst2|Mux5~5_combout  & ((\inst2|Mux7~1_combout 
// )))))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[4]~2 .lut_mask = 16'h3702;
defparam \inst1|inst6|output[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneii_lcell_comb \inst1|inst6|output[3]~3 (
// Equation(s):
// \inst1|inst6|output[3]~3_combout  = (\inst2|Mux6~2_combout  & ((\inst2|Mux5~5_combout  & ((\inst2|Mux7~1_combout ))) # (!\inst2|Mux5~5_combout  & (\inst2|Mux4~1_combout  & !\inst2|Mux7~1_combout )))) # (!\inst2|Mux6~2_combout  & (!\inst2|Mux4~1_combout  & 
// (\inst2|Mux5~5_combout  $ (\inst2|Mux7~1_combout ))))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[3]~3 .lut_mask = 16'hA142;
defparam \inst1|inst6|output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \inst1|inst6|output[2]~4 (
// Equation(s):
// \inst1|inst6|output[2]~4_combout  = (\inst2|Mux5~5_combout  & (\inst2|Mux4~1_combout  & ((\inst2|Mux6~2_combout ) # (!\inst2|Mux7~1_combout )))) # (!\inst2|Mux5~5_combout  & (!\inst2|Mux4~1_combout  & (\inst2|Mux6~2_combout  & !\inst2|Mux7~1_combout )))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[2]~4 .lut_mask = 16'h8098;
defparam \inst1|inst6|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneii_lcell_comb \inst1|inst6|output[1]~5 (
// Equation(s):
// \inst1|inst6|output[1]~5_combout  = (\inst2|Mux4~1_combout  & ((\inst2|Mux7~1_combout  & ((\inst2|Mux6~2_combout ))) # (!\inst2|Mux7~1_combout  & (\inst2|Mux5~5_combout )))) # (!\inst2|Mux4~1_combout  & (\inst2|Mux5~5_combout  & (\inst2|Mux6~2_combout  $ 
// (\inst2|Mux7~1_combout ))))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[1]~5 .lut_mask = 16'hC2A8;
defparam \inst1|inst6|output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \inst1|inst6|output[0]~6 (
// Equation(s):
// \inst1|inst6|output[0]~6_combout  = (\inst2|Mux5~5_combout  & (!\inst2|Mux6~2_combout  & (\inst2|Mux4~1_combout  $ (!\inst2|Mux7~1_combout )))) # (!\inst2|Mux5~5_combout  & (\inst2|Mux7~1_combout  & (\inst2|Mux4~1_combout  $ (!\inst2|Mux6~2_combout ))))

	.dataa(\inst2|Mux5~5_combout ),
	.datab(\inst2|Mux4~1_combout ),
	.datac(\inst2|Mux6~2_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst6|output[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|output[0]~6 .lut_mask = 16'h4902;
defparam \inst1|inst6|output[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \inst1|inst7|output~2 (
// Equation(s):
// \inst1|inst7|output~2_combout  = (!\inst2|Mux1~4_combout  & (\inst2|Mux0~6_combout  & (\inst2|Mux2~2_combout  & \inst2|Mux3~2_combout )))

	.dataa(\inst2|Mux1~4_combout ),
	.datab(\inst2|Mux0~6_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output~2 .lut_mask = 16'h4000;
defparam \inst1|inst7|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N20
cycloneii_lcell_comb \inst2|Mux0~5 (
// Equation(s):
// \inst2|Mux0~5_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[31]~30_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31]))))

	.dataa(\inst4|inst3|Mux2~1_combout ),
	.datab(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [31]),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst6|output[31]~30_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~5 .lut_mask = 16'h0F08;
defparam \inst2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N18
cycloneii_lcell_comb \inst2|Mux0~7 (
// Equation(s):
// \inst2|Mux0~7_combout  = ((\inst2|Mux0~5_combout ) # ((\inst2|Add0~62_combout  & \inst2|Mux0~4_combout ))) # (!\inst2|Mux28~6_combout )

	.dataa(\inst2|Add0~62_combout ),
	.datab(\inst2|Mux28~6_combout ),
	.datac(\inst2|Mux0~5_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~7 .lut_mask = 16'hFBF3;
defparam \inst2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N6
cycloneii_lcell_comb \inst1|inst7|output~16 (
// Equation(s):
// \inst1|inst7|output~16_combout  = (\inst2|Mux1~3_combout  & (!\inst2|Mux0~7_combout  & ((!\inst4|inst3|Mux0~0_combout ) # (!\inst4|inst2|DOUT [2])))) # (!\inst2|Mux1~3_combout  & (((!\inst4|inst3|Mux0~0_combout ) # (!\inst4|inst2|DOUT [2]))))

	.dataa(\inst2|Mux1~3_combout ),
	.datab(\inst2|Mux0~7_combout ),
	.datac(\inst4|inst2|DOUT [2]),
	.datad(\inst4|inst3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output~16 .lut_mask = 16'h0777;
defparam \inst1|inst7|output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneii_lcell_comb \inst1|inst7|output~3 (
// Equation(s):
// \inst1|inst7|output~3_combout  = (!\inst2|Mux3~2_combout  & (!\inst2|Mux2~2_combout  & !\inst1|inst7|output~16_combout ))

	.dataa(\inst2|Mux3~2_combout ),
	.datab(vcc),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst1|inst7|output~16_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output~3 .lut_mask = 16'h0005;
defparam \inst1|inst7|output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N12
cycloneii_lcell_comb \inst2|Mux1~2 (
// Equation(s):
// \inst2|Mux1~2_combout  = (!\inst4|inst3|Mux1~1_combout  & ((\inst6|output[30]~31_combout ) # ((\inst4|inst3|Mux2~1_combout  & \inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30]))))

	.dataa(\inst4|inst3|Mux2~1_combout ),
	.datab(\inst6|output[30]~31_combout ),
	.datac(\inst4|inst3|Mux1~1_combout ),
	.datad(\inst|alt3pram_component|altdpram_component1|ram_block|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\inst2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~2 .lut_mask = 16'h0E0C;
defparam \inst2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N4
cycloneii_lcell_comb \inst1|inst7|output~4 (
// Equation(s):
// \inst1|inst7|output~4_combout  = (\inst2|Mux0~5_combout ) # (((\inst4|inst3|Mux0~1_combout ) # (\inst2|Mux1~2_combout )) # (!\inst2|Mux28~6_combout ))

	.dataa(\inst2|Mux0~5_combout ),
	.datab(\inst2|Mux28~6_combout ),
	.datac(\inst4|inst3|Mux0~1_combout ),
	.datad(\inst2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output~4 .lut_mask = 16'hFFFB;
defparam \inst1|inst7|output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N26
cycloneii_lcell_comb \inst1|inst7|output~5 (
// Equation(s):
// \inst1|inst7|output~5_combout  = (\inst1|inst7|output~4_combout ) # ((\inst2|Mux0~4_combout  & ((\inst2|Add0~62_combout ) # (\inst2|Add0~60_combout ))))

	.dataa(\inst2|Add0~62_combout ),
	.datab(\inst2|Add0~60_combout ),
	.datac(\inst1|inst7|output~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output~5 .lut_mask = 16'hFEF0;
defparam \inst1|inst7|output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \inst1|inst7|output[6]~6 (
// Equation(s):
// \inst1|inst7|output[6]~6_combout  = (\inst1|inst7|output~2_combout ) # ((\inst1|inst7|output~3_combout ) # ((!\inst2|Mux2~2_combout  & !\inst1|inst7|output~5_combout )))

	.dataa(\inst1|inst7|output~2_combout ),
	.datab(\inst1|inst7|output~3_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst1|inst7|output~5_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[6]~6 .lut_mask = 16'hEEEF;
defparam \inst1|inst7|output[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \inst1|inst7|output[5]~7 (
// Equation(s):
// \inst1|inst7|output[5]~7_combout  = (\inst2|Mux2~2_combout  & (((!\inst1|inst7|output~5_combout )))) # (!\inst2|Mux2~2_combout  & (\inst2|Mux3~2_combout  & ((!\inst1|inst7|output~5_combout ) # (!\inst1|inst7|output~16_combout ))))

	.dataa(\inst1|inst7|output~16_combout ),
	.datab(\inst1|inst7|output~5_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[5]~7 .lut_mask = 16'h3730;
defparam \inst1|inst7|output[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \inst1|inst7|output[5]~8 (
// Equation(s):
// \inst1|inst7|output[5]~8_combout  = (\inst1|inst7|output~2_combout ) # (\inst1|inst7|output[5]~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst7|output~2_combout ),
	.datad(\inst1|inst7|output[5]~7_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[5]~8 .lut_mask = 16'hFFF0;
defparam \inst1|inst7|output[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneii_lcell_comb \inst1|inst7|output[4]~9 (
// Equation(s):
// \inst1|inst7|output[4]~9_combout  = (\inst2|Mux1~4_combout  & (!\inst2|Mux0~6_combout  & (!\inst2|Mux2~2_combout  & \inst2|Mux3~2_combout ))) # (!\inst2|Mux1~4_combout  & (\inst2|Mux0~6_combout  & ((\inst2|Mux3~2_combout ) # (!\inst2|Mux2~2_combout ))))

	.dataa(\inst2|Mux1~4_combout ),
	.datab(\inst2|Mux0~6_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[4]~9 .lut_mask = 16'h4604;
defparam \inst1|inst7|output[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \inst1|inst7|output[4]~10 (
// Equation(s):
// \inst1|inst7|output[4]~10_combout  = (\inst1|inst7|output[4]~9_combout ) # ((!\inst1|inst7|output~5_combout  & \inst2|Mux3~2_combout ))

	.dataa(\inst1|inst7|output[4]~9_combout ),
	.datab(\inst1|inst7|output~5_combout ),
	.datac(vcc),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[4]~10 .lut_mask = 16'hBBAA;
defparam \inst1|inst7|output[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \inst1|inst7|output[3]~11 (
// Equation(s):
// \inst1|inst7|output[3]~11_combout  = (\inst2|Mux1~4_combout  & ((\inst2|Mux0~6_combout  & (!\inst2|Mux2~2_combout  & \inst2|Mux3~2_combout )) # (!\inst2|Mux0~6_combout  & (\inst2|Mux2~2_combout  & !\inst2|Mux3~2_combout )))) # (!\inst2|Mux1~4_combout  & 
// (\inst2|Mux0~6_combout  & (\inst2|Mux2~2_combout  $ (!\inst2|Mux3~2_combout ))))

	.dataa(\inst2|Mux1~4_combout ),
	.datab(\inst2|Mux0~6_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[3]~11 .lut_mask = 16'h4824;
defparam \inst1|inst7|output[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \inst1|inst7|output[3] (
// Equation(s):
// \inst1|inst7|output [3] = (\inst1|inst7|output[3]~11_combout ) # ((!\inst1|inst7|output~16_combout  & (\inst2|Mux2~2_combout  & \inst2|Mux3~2_combout )))

	.dataa(\inst1|inst7|output~16_combout ),
	.datab(\inst1|inst7|output[3]~11_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output [3]),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[3] .lut_mask = 16'hDCCC;
defparam \inst1|inst7|output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \inst1|inst7|output[2]~12 (
// Equation(s):
// \inst1|inst7|output[2]~12_combout  = (\inst1|inst7|output~16_combout  & (!\inst1|inst7|output~5_combout  & (\inst2|Mux2~2_combout  & !\inst2|Mux3~2_combout ))) # (!\inst1|inst7|output~16_combout  & (((\inst2|Mux2~2_combout ) # (!\inst2|Mux3~2_combout ))))

	.dataa(\inst1|inst7|output~16_combout ),
	.datab(\inst1|inst7|output~5_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[2]~12 .lut_mask = 16'h5075;
defparam \inst1|inst7|output[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \inst1|inst7|output[1]~13 (
// Equation(s):
// \inst1|inst7|output[1]~13_combout  = (\inst2|Mux1~4_combout  & (!\inst2|Mux0~6_combout  & (\inst2|Mux2~2_combout  & \inst2|Mux3~2_combout ))) # (!\inst2|Mux1~4_combout  & (\inst2|Mux0~6_combout  & (\inst2|Mux2~2_combout  $ (\inst2|Mux3~2_combout ))))

	.dataa(\inst2|Mux1~4_combout ),
	.datab(\inst2|Mux0~6_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[1]~13 .lut_mask = 16'h2440;
defparam \inst1|inst7|output[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \inst1|inst7|output[1]~14 (
// Equation(s):
// \inst1|inst7|output[1]~14_combout  = (\inst1|inst7|output[1]~13_combout ) # ((!\inst1|inst7|output~16_combout  & ((\inst2|Mux2~2_combout ) # (!\inst2|Mux3~2_combout ))))

	.dataa(\inst1|inst7|output~16_combout ),
	.datab(\inst1|inst7|output[1]~13_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[1]~14 .lut_mask = 16'hDCDD;
defparam \inst1|inst7|output[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \inst1|inst7|output[0]~15 (
// Equation(s):
// \inst1|inst7|output[0]~15_combout  = (\inst2|Mux1~4_combout  & (\inst2|Mux3~2_combout  & (\inst2|Mux0~6_combout  $ (\inst2|Mux2~2_combout )))) # (!\inst2|Mux1~4_combout  & (\inst2|Mux0~6_combout  & (!\inst2|Mux2~2_combout  & !\inst2|Mux3~2_combout )))

	.dataa(\inst2|Mux1~4_combout ),
	.datab(\inst2|Mux0~6_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[0]~15 .lut_mask = 16'h2804;
defparam \inst1|inst7|output[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \inst1|inst7|output[0] (
// Equation(s):
// \inst1|inst7|output [0] = (\inst1|inst7|output[0]~15_combout ) # ((\inst2|Mux3~2_combout  & (!\inst2|Mux2~2_combout  & !\inst1|inst7|output~16_combout )))

	.dataa(\inst2|Mux3~2_combout ),
	.datab(\inst1|inst7|output[0]~15_combout ),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst1|inst7|output~16_combout ),
	.cin(gnd),
	.combout(\inst1|inst7|output [0]),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|output[0] .lut_mask = 16'hCCCE;
defparam \inst1|inst7|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N22
cycloneii_lcell_comb \inst4|inst3|Mux14~1 (
// Equation(s):
// \inst4|inst3|Mux14~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux14~0_combout )

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(\inst4|inst3|Mux14~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|inst3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux14~1 .lut_mask = 16'h3030;
defparam \inst4|inst3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
cycloneii_lcell_comb \inst4|inst3|Mux15~1 (
// Equation(s):
// \inst4|inst3|Mux15~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux15~0_combout )

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(vcc),
	.datad(\inst4|inst3|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux15~1 .lut_mask = 16'h3300;
defparam \inst4|inst3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N22
cycloneii_lcell_comb \inst4|inst3|Mux16~1 (
// Equation(s):
// \inst4|inst3|Mux16~1_combout  = (!\inst4|inst2|DOUT [4] & \inst4|inst3|Mux16~0_combout )

	.dataa(vcc),
	.datab(\inst4|inst2|DOUT [4]),
	.datac(vcc),
	.datad(\inst4|inst3|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst3|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|Mux16~1 .lut_mask = 16'h3300;
defparam \inst4|inst3|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ControlSIG~I (
	.datain(\inst3|ctrl1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ControlSIG));
// synopsys translate_off
defparam \ControlSIG~I .input_async_reset = "none";
defparam \ControlSIG~I .input_power_up = "low";
defparam \ControlSIG~I .input_register_mode = "none";
defparam \ControlSIG~I .input_sync_reset = "none";
defparam \ControlSIG~I .oe_async_reset = "none";
defparam \ControlSIG~I .oe_power_up = "low";
defparam \ControlSIG~I .oe_register_mode = "none";
defparam \ControlSIG~I .oe_sync_reset = "none";
defparam \ControlSIG~I .operation_mode = "output";
defparam \ControlSIG~I .output_async_reset = "none";
defparam \ControlSIG~I .output_power_up = "low";
defparam \ControlSIG~I .output_register_mode = "none";
defparam \ControlSIG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [7]));
// synopsys translate_off
defparam \INPUT[7]~I .input_async_reset = "none";
defparam \INPUT[7]~I .input_power_up = "low";
defparam \INPUT[7]~I .input_register_mode = "none";
defparam \INPUT[7]~I .input_sync_reset = "none";
defparam \INPUT[7]~I .oe_async_reset = "none";
defparam \INPUT[7]~I .oe_power_up = "low";
defparam \INPUT[7]~I .oe_register_mode = "none";
defparam \INPUT[7]~I .oe_sync_reset = "none";
defparam \INPUT[7]~I .operation_mode = "input";
defparam \INPUT[7]~I .output_async_reset = "none";
defparam \INPUT[7]~I .output_power_up = "low";
defparam \INPUT[7]~I .output_register_mode = "none";
defparam \INPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [6]));
// synopsys translate_off
defparam \INPUT[6]~I .input_async_reset = "none";
defparam \INPUT[6]~I .input_power_up = "low";
defparam \INPUT[6]~I .input_register_mode = "none";
defparam \INPUT[6]~I .input_sync_reset = "none";
defparam \INPUT[6]~I .oe_async_reset = "none";
defparam \INPUT[6]~I .oe_power_up = "low";
defparam \INPUT[6]~I .oe_register_mode = "none";
defparam \INPUT[6]~I .oe_sync_reset = "none";
defparam \INPUT[6]~I .operation_mode = "input";
defparam \INPUT[6]~I .output_async_reset = "none";
defparam \INPUT[6]~I .output_power_up = "low";
defparam \INPUT[6]~I .output_register_mode = "none";
defparam \INPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [5]));
// synopsys translate_off
defparam \INPUT[5]~I .input_async_reset = "none";
defparam \INPUT[5]~I .input_power_up = "low";
defparam \INPUT[5]~I .input_register_mode = "none";
defparam \INPUT[5]~I .input_sync_reset = "none";
defparam \INPUT[5]~I .oe_async_reset = "none";
defparam \INPUT[5]~I .oe_power_up = "low";
defparam \INPUT[5]~I .oe_register_mode = "none";
defparam \INPUT[5]~I .oe_sync_reset = "none";
defparam \INPUT[5]~I .operation_mode = "input";
defparam \INPUT[5]~I .output_async_reset = "none";
defparam \INPUT[5]~I .output_power_up = "low";
defparam \INPUT[5]~I .output_register_mode = "none";
defparam \INPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [4]));
// synopsys translate_off
defparam \INPUT[4]~I .input_async_reset = "none";
defparam \INPUT[4]~I .input_power_up = "low";
defparam \INPUT[4]~I .input_register_mode = "none";
defparam \INPUT[4]~I .input_sync_reset = "none";
defparam \INPUT[4]~I .oe_async_reset = "none";
defparam \INPUT[4]~I .oe_power_up = "low";
defparam \INPUT[4]~I .oe_register_mode = "none";
defparam \INPUT[4]~I .oe_sync_reset = "none";
defparam \INPUT[4]~I .operation_mode = "input";
defparam \INPUT[4]~I .output_async_reset = "none";
defparam \INPUT[4]~I .output_power_up = "low";
defparam \INPUT[4]~I .output_register_mode = "none";
defparam \INPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [3]));
// synopsys translate_off
defparam \INPUT[3]~I .input_async_reset = "none";
defparam \INPUT[3]~I .input_power_up = "low";
defparam \INPUT[3]~I .input_register_mode = "none";
defparam \INPUT[3]~I .input_sync_reset = "none";
defparam \INPUT[3]~I .oe_async_reset = "none";
defparam \INPUT[3]~I .oe_power_up = "low";
defparam \INPUT[3]~I .oe_register_mode = "none";
defparam \INPUT[3]~I .oe_sync_reset = "none";
defparam \INPUT[3]~I .operation_mode = "input";
defparam \INPUT[3]~I .output_async_reset = "none";
defparam \INPUT[3]~I .output_power_up = "low";
defparam \INPUT[3]~I .output_register_mode = "none";
defparam \INPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [2]));
// synopsys translate_off
defparam \INPUT[2]~I .input_async_reset = "none";
defparam \INPUT[2]~I .input_power_up = "low";
defparam \INPUT[2]~I .input_register_mode = "none";
defparam \INPUT[2]~I .input_sync_reset = "none";
defparam \INPUT[2]~I .oe_async_reset = "none";
defparam \INPUT[2]~I .oe_power_up = "low";
defparam \INPUT[2]~I .oe_register_mode = "none";
defparam \INPUT[2]~I .oe_sync_reset = "none";
defparam \INPUT[2]~I .operation_mode = "input";
defparam \INPUT[2]~I .output_async_reset = "none";
defparam \INPUT[2]~I .output_power_up = "low";
defparam \INPUT[2]~I .output_register_mode = "none";
defparam \INPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [1]));
// synopsys translate_off
defparam \INPUT[1]~I .input_async_reset = "none";
defparam \INPUT[1]~I .input_power_up = "low";
defparam \INPUT[1]~I .input_register_mode = "none";
defparam \INPUT[1]~I .input_sync_reset = "none";
defparam \INPUT[1]~I .oe_async_reset = "none";
defparam \INPUT[1]~I .oe_power_up = "low";
defparam \INPUT[1]~I .oe_register_mode = "none";
defparam \INPUT[1]~I .oe_sync_reset = "none";
defparam \INPUT[1]~I .operation_mode = "input";
defparam \INPUT[1]~I .output_async_reset = "none";
defparam \INPUT[1]~I .output_power_up = "low";
defparam \INPUT[1]~I .output_register_mode = "none";
defparam \INPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [0]));
// synopsys translate_off
defparam \INPUT[0]~I .input_async_reset = "none";
defparam \INPUT[0]~I .input_power_up = "low";
defparam \INPUT[0]~I .input_register_mode = "none";
defparam \INPUT[0]~I .input_sync_reset = "none";
defparam \INPUT[0]~I .oe_async_reset = "none";
defparam \INPUT[0]~I .oe_power_up = "low";
defparam \INPUT[0]~I .oe_register_mode = "none";
defparam \INPUT[0]~I .oe_sync_reset = "none";
defparam \INPUT[0]~I .operation_mode = "input";
defparam \INPUT[0]~I .output_async_reset = "none";
defparam \INPUT[0]~I .output_power_up = "low";
defparam \INPUT[0]~I .output_register_mode = "none";
defparam \INPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INrange[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INrange[1]));
// synopsys translate_off
defparam \INrange[1]~I .input_async_reset = "none";
defparam \INrange[1]~I .input_power_up = "low";
defparam \INrange[1]~I .input_register_mode = "none";
defparam \INrange[1]~I .input_sync_reset = "none";
defparam \INrange[1]~I .oe_async_reset = "none";
defparam \INrange[1]~I .oe_power_up = "low";
defparam \INrange[1]~I .oe_register_mode = "none";
defparam \INrange[1]~I .oe_sync_reset = "none";
defparam \INrange[1]~I .operation_mode = "input";
defparam \INrange[1]~I .output_async_reset = "none";
defparam \INrange[1]~I .output_power_up = "low";
defparam \INrange[1]~I .output_register_mode = "none";
defparam \INrange[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INrange[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INrange[0]));
// synopsys translate_off
defparam \INrange[0]~I .input_async_reset = "none";
defparam \INrange[0]~I .input_power_up = "low";
defparam \INrange[0]~I .input_register_mode = "none";
defparam \INrange[0]~I .input_sync_reset = "none";
defparam \INrange[0]~I .oe_async_reset = "none";
defparam \INrange[0]~I .oe_power_up = "low";
defparam \INrange[0]~I .oe_register_mode = "none";
defparam \INrange[0]~I .oe_sync_reset = "none";
defparam \INrange[0]~I .operation_mode = "input";
defparam \INrange[0]~I .output_async_reset = "none";
defparam \INrange[0]~I .output_power_up = "low";
defparam \INrange[0]~I .output_register_mode = "none";
defparam \INrange[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TRUE~I (
	.datain(\inst2|Mux32~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TRUE));
// synopsys translate_off
defparam \TRUE~I .input_async_reset = "none";
defparam \TRUE~I .input_power_up = "low";
defparam \TRUE~I .input_register_mode = "none";
defparam \TRUE~I .input_sync_reset = "none";
defparam \TRUE~I .oe_async_reset = "none";
defparam \TRUE~I .oe_power_up = "low";
defparam \TRUE~I .oe_register_mode = "none";
defparam \TRUE~I .oe_sync_reset = "none";
defparam \TRUE~I .operation_mode = "output";
defparam \TRUE~I .output_async_reset = "none";
defparam \TRUE~I .output_power_up = "low";
defparam \TRUE~I .output_register_mode = "none";
defparam \TRUE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[6]~I (
	.datain(\inst1|inst|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .input_async_reset = "none";
defparam \a[6]~I .input_power_up = "low";
defparam \a[6]~I .input_register_mode = "none";
defparam \a[6]~I .input_sync_reset = "none";
defparam \a[6]~I .oe_async_reset = "none";
defparam \a[6]~I .oe_power_up = "low";
defparam \a[6]~I .oe_register_mode = "none";
defparam \a[6]~I .oe_sync_reset = "none";
defparam \a[6]~I .operation_mode = "output";
defparam \a[6]~I .output_async_reset = "none";
defparam \a[6]~I .output_power_up = "low";
defparam \a[6]~I .output_register_mode = "none";
defparam \a[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[5]~I (
	.datain(\inst1|inst|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .input_async_reset = "none";
defparam \a[5]~I .input_power_up = "low";
defparam \a[5]~I .input_register_mode = "none";
defparam \a[5]~I .input_sync_reset = "none";
defparam \a[5]~I .oe_async_reset = "none";
defparam \a[5]~I .oe_power_up = "low";
defparam \a[5]~I .oe_register_mode = "none";
defparam \a[5]~I .oe_sync_reset = "none";
defparam \a[5]~I .operation_mode = "output";
defparam \a[5]~I .output_async_reset = "none";
defparam \a[5]~I .output_power_up = "low";
defparam \a[5]~I .output_register_mode = "none";
defparam \a[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[4]~I (
	.datain(\inst1|inst|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .input_async_reset = "none";
defparam \a[4]~I .input_power_up = "low";
defparam \a[4]~I .input_register_mode = "none";
defparam \a[4]~I .input_sync_reset = "none";
defparam \a[4]~I .oe_async_reset = "none";
defparam \a[4]~I .oe_power_up = "low";
defparam \a[4]~I .oe_register_mode = "none";
defparam \a[4]~I .oe_sync_reset = "none";
defparam \a[4]~I .operation_mode = "output";
defparam \a[4]~I .output_async_reset = "none";
defparam \a[4]~I .output_power_up = "low";
defparam \a[4]~I .output_register_mode = "none";
defparam \a[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[3]~I (
	.datain(\inst1|inst|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .input_async_reset = "none";
defparam \a[3]~I .input_power_up = "low";
defparam \a[3]~I .input_register_mode = "none";
defparam \a[3]~I .input_sync_reset = "none";
defparam \a[3]~I .oe_async_reset = "none";
defparam \a[3]~I .oe_power_up = "low";
defparam \a[3]~I .oe_register_mode = "none";
defparam \a[3]~I .oe_sync_reset = "none";
defparam \a[3]~I .operation_mode = "output";
defparam \a[3]~I .output_async_reset = "none";
defparam \a[3]~I .output_power_up = "low";
defparam \a[3]~I .output_register_mode = "none";
defparam \a[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[2]~I (
	.datain(\inst1|inst|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .input_async_reset = "none";
defparam \a[2]~I .input_power_up = "low";
defparam \a[2]~I .input_register_mode = "none";
defparam \a[2]~I .input_sync_reset = "none";
defparam \a[2]~I .oe_async_reset = "none";
defparam \a[2]~I .oe_power_up = "low";
defparam \a[2]~I .oe_register_mode = "none";
defparam \a[2]~I .oe_sync_reset = "none";
defparam \a[2]~I .operation_mode = "output";
defparam \a[2]~I .output_async_reset = "none";
defparam \a[2]~I .output_power_up = "low";
defparam \a[2]~I .output_register_mode = "none";
defparam \a[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[1]~I (
	.datain(\inst1|inst|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .input_async_reset = "none";
defparam \a[1]~I .input_power_up = "low";
defparam \a[1]~I .input_register_mode = "none";
defparam \a[1]~I .input_sync_reset = "none";
defparam \a[1]~I .oe_async_reset = "none";
defparam \a[1]~I .oe_power_up = "low";
defparam \a[1]~I .oe_register_mode = "none";
defparam \a[1]~I .oe_sync_reset = "none";
defparam \a[1]~I .operation_mode = "output";
defparam \a[1]~I .output_async_reset = "none";
defparam \a[1]~I .output_power_up = "low";
defparam \a[1]~I .output_register_mode = "none";
defparam \a[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a[0]~I (
	.datain(\inst1|inst|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .input_async_reset = "none";
defparam \a[0]~I .input_power_up = "low";
defparam \a[0]~I .input_register_mode = "none";
defparam \a[0]~I .input_sync_reset = "none";
defparam \a[0]~I .oe_async_reset = "none";
defparam \a[0]~I .oe_power_up = "low";
defparam \a[0]~I .oe_register_mode = "none";
defparam \a[0]~I .oe_sync_reset = "none";
defparam \a[0]~I .operation_mode = "output";
defparam \a[0]~I .output_async_reset = "none";
defparam \a[0]~I .output_power_up = "low";
defparam \a[0]~I .output_register_mode = "none";
defparam \a[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[31]~I (
	.datain(!\inst2|Mux0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[31]));
// synopsys translate_off
defparam \answer[31]~I .input_async_reset = "none";
defparam \answer[31]~I .input_power_up = "low";
defparam \answer[31]~I .input_register_mode = "none";
defparam \answer[31]~I .input_sync_reset = "none";
defparam \answer[31]~I .oe_async_reset = "none";
defparam \answer[31]~I .oe_power_up = "low";
defparam \answer[31]~I .oe_register_mode = "none";
defparam \answer[31]~I .oe_sync_reset = "none";
defparam \answer[31]~I .operation_mode = "output";
defparam \answer[31]~I .output_async_reset = "none";
defparam \answer[31]~I .output_power_up = "low";
defparam \answer[31]~I .output_register_mode = "none";
defparam \answer[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[30]~I (
	.datain(!\inst2|Mux1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[30]));
// synopsys translate_off
defparam \answer[30]~I .input_async_reset = "none";
defparam \answer[30]~I .input_power_up = "low";
defparam \answer[30]~I .input_register_mode = "none";
defparam \answer[30]~I .input_sync_reset = "none";
defparam \answer[30]~I .oe_async_reset = "none";
defparam \answer[30]~I .oe_power_up = "low";
defparam \answer[30]~I .oe_register_mode = "none";
defparam \answer[30]~I .oe_sync_reset = "none";
defparam \answer[30]~I .operation_mode = "output";
defparam \answer[30]~I .output_async_reset = "none";
defparam \answer[30]~I .output_power_up = "low";
defparam \answer[30]~I .output_register_mode = "none";
defparam \answer[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[29]~I (
	.datain(\inst2|Mux2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[29]));
// synopsys translate_off
defparam \answer[29]~I .input_async_reset = "none";
defparam \answer[29]~I .input_power_up = "low";
defparam \answer[29]~I .input_register_mode = "none";
defparam \answer[29]~I .input_sync_reset = "none";
defparam \answer[29]~I .oe_async_reset = "none";
defparam \answer[29]~I .oe_power_up = "low";
defparam \answer[29]~I .oe_register_mode = "none";
defparam \answer[29]~I .oe_sync_reset = "none";
defparam \answer[29]~I .operation_mode = "output";
defparam \answer[29]~I .output_async_reset = "none";
defparam \answer[29]~I .output_power_up = "low";
defparam \answer[29]~I .output_register_mode = "none";
defparam \answer[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[28]~I (
	.datain(\inst2|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[28]));
// synopsys translate_off
defparam \answer[28]~I .input_async_reset = "none";
defparam \answer[28]~I .input_power_up = "low";
defparam \answer[28]~I .input_register_mode = "none";
defparam \answer[28]~I .input_sync_reset = "none";
defparam \answer[28]~I .oe_async_reset = "none";
defparam \answer[28]~I .oe_power_up = "low";
defparam \answer[28]~I .oe_register_mode = "none";
defparam \answer[28]~I .oe_sync_reset = "none";
defparam \answer[28]~I .operation_mode = "output";
defparam \answer[28]~I .output_async_reset = "none";
defparam \answer[28]~I .output_power_up = "low";
defparam \answer[28]~I .output_register_mode = "none";
defparam \answer[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[27]~I (
	.datain(\inst2|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[27]));
// synopsys translate_off
defparam \answer[27]~I .input_async_reset = "none";
defparam \answer[27]~I .input_power_up = "low";
defparam \answer[27]~I .input_register_mode = "none";
defparam \answer[27]~I .input_sync_reset = "none";
defparam \answer[27]~I .oe_async_reset = "none";
defparam \answer[27]~I .oe_power_up = "low";
defparam \answer[27]~I .oe_register_mode = "none";
defparam \answer[27]~I .oe_sync_reset = "none";
defparam \answer[27]~I .operation_mode = "output";
defparam \answer[27]~I .output_async_reset = "none";
defparam \answer[27]~I .output_power_up = "low";
defparam \answer[27]~I .output_register_mode = "none";
defparam \answer[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[26]~I (
	.datain(\inst2|Mux5~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[26]));
// synopsys translate_off
defparam \answer[26]~I .input_async_reset = "none";
defparam \answer[26]~I .input_power_up = "low";
defparam \answer[26]~I .input_register_mode = "none";
defparam \answer[26]~I .input_sync_reset = "none";
defparam \answer[26]~I .oe_async_reset = "none";
defparam \answer[26]~I .oe_power_up = "low";
defparam \answer[26]~I .oe_register_mode = "none";
defparam \answer[26]~I .oe_sync_reset = "none";
defparam \answer[26]~I .operation_mode = "output";
defparam \answer[26]~I .output_async_reset = "none";
defparam \answer[26]~I .output_power_up = "low";
defparam \answer[26]~I .output_register_mode = "none";
defparam \answer[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[25]~I (
	.datain(\inst2|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[25]));
// synopsys translate_off
defparam \answer[25]~I .input_async_reset = "none";
defparam \answer[25]~I .input_power_up = "low";
defparam \answer[25]~I .input_register_mode = "none";
defparam \answer[25]~I .input_sync_reset = "none";
defparam \answer[25]~I .oe_async_reset = "none";
defparam \answer[25]~I .oe_power_up = "low";
defparam \answer[25]~I .oe_register_mode = "none";
defparam \answer[25]~I .oe_sync_reset = "none";
defparam \answer[25]~I .operation_mode = "output";
defparam \answer[25]~I .output_async_reset = "none";
defparam \answer[25]~I .output_power_up = "low";
defparam \answer[25]~I .output_register_mode = "none";
defparam \answer[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[24]~I (
	.datain(\inst2|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[24]));
// synopsys translate_off
defparam \answer[24]~I .input_async_reset = "none";
defparam \answer[24]~I .input_power_up = "low";
defparam \answer[24]~I .input_register_mode = "none";
defparam \answer[24]~I .input_sync_reset = "none";
defparam \answer[24]~I .oe_async_reset = "none";
defparam \answer[24]~I .oe_power_up = "low";
defparam \answer[24]~I .oe_register_mode = "none";
defparam \answer[24]~I .oe_sync_reset = "none";
defparam \answer[24]~I .operation_mode = "output";
defparam \answer[24]~I .output_async_reset = "none";
defparam \answer[24]~I .output_power_up = "low";
defparam \answer[24]~I .output_register_mode = "none";
defparam \answer[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[23]~I (
	.datain(\inst2|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[23]));
// synopsys translate_off
defparam \answer[23]~I .input_async_reset = "none";
defparam \answer[23]~I .input_power_up = "low";
defparam \answer[23]~I .input_register_mode = "none";
defparam \answer[23]~I .input_sync_reset = "none";
defparam \answer[23]~I .oe_async_reset = "none";
defparam \answer[23]~I .oe_power_up = "low";
defparam \answer[23]~I .oe_register_mode = "none";
defparam \answer[23]~I .oe_sync_reset = "none";
defparam \answer[23]~I .operation_mode = "output";
defparam \answer[23]~I .output_async_reset = "none";
defparam \answer[23]~I .output_power_up = "low";
defparam \answer[23]~I .output_register_mode = "none";
defparam \answer[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[22]~I (
	.datain(\inst2|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[22]));
// synopsys translate_off
defparam \answer[22]~I .input_async_reset = "none";
defparam \answer[22]~I .input_power_up = "low";
defparam \answer[22]~I .input_register_mode = "none";
defparam \answer[22]~I .input_sync_reset = "none";
defparam \answer[22]~I .oe_async_reset = "none";
defparam \answer[22]~I .oe_power_up = "low";
defparam \answer[22]~I .oe_register_mode = "none";
defparam \answer[22]~I .oe_sync_reset = "none";
defparam \answer[22]~I .operation_mode = "output";
defparam \answer[22]~I .output_async_reset = "none";
defparam \answer[22]~I .output_power_up = "low";
defparam \answer[22]~I .output_register_mode = "none";
defparam \answer[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[21]~I (
	.datain(\inst2|Mux10~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[21]));
// synopsys translate_off
defparam \answer[21]~I .input_async_reset = "none";
defparam \answer[21]~I .input_power_up = "low";
defparam \answer[21]~I .input_register_mode = "none";
defparam \answer[21]~I .input_sync_reset = "none";
defparam \answer[21]~I .oe_async_reset = "none";
defparam \answer[21]~I .oe_power_up = "low";
defparam \answer[21]~I .oe_register_mode = "none";
defparam \answer[21]~I .oe_sync_reset = "none";
defparam \answer[21]~I .operation_mode = "output";
defparam \answer[21]~I .output_async_reset = "none";
defparam \answer[21]~I .output_power_up = "low";
defparam \answer[21]~I .output_register_mode = "none";
defparam \answer[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[20]~I (
	.datain(\inst2|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[20]));
// synopsys translate_off
defparam \answer[20]~I .input_async_reset = "none";
defparam \answer[20]~I .input_power_up = "low";
defparam \answer[20]~I .input_register_mode = "none";
defparam \answer[20]~I .input_sync_reset = "none";
defparam \answer[20]~I .oe_async_reset = "none";
defparam \answer[20]~I .oe_power_up = "low";
defparam \answer[20]~I .oe_register_mode = "none";
defparam \answer[20]~I .oe_sync_reset = "none";
defparam \answer[20]~I .operation_mode = "output";
defparam \answer[20]~I .output_async_reset = "none";
defparam \answer[20]~I .output_power_up = "low";
defparam \answer[20]~I .output_register_mode = "none";
defparam \answer[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[19]~I (
	.datain(\inst2|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[19]));
// synopsys translate_off
defparam \answer[19]~I .input_async_reset = "none";
defparam \answer[19]~I .input_power_up = "low";
defparam \answer[19]~I .input_register_mode = "none";
defparam \answer[19]~I .input_sync_reset = "none";
defparam \answer[19]~I .oe_async_reset = "none";
defparam \answer[19]~I .oe_power_up = "low";
defparam \answer[19]~I .oe_register_mode = "none";
defparam \answer[19]~I .oe_sync_reset = "none";
defparam \answer[19]~I .operation_mode = "output";
defparam \answer[19]~I .output_async_reset = "none";
defparam \answer[19]~I .output_power_up = "low";
defparam \answer[19]~I .output_register_mode = "none";
defparam \answer[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[18]~I (
	.datain(\inst2|Mux13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[18]));
// synopsys translate_off
defparam \answer[18]~I .input_async_reset = "none";
defparam \answer[18]~I .input_power_up = "low";
defparam \answer[18]~I .input_register_mode = "none";
defparam \answer[18]~I .input_sync_reset = "none";
defparam \answer[18]~I .oe_async_reset = "none";
defparam \answer[18]~I .oe_power_up = "low";
defparam \answer[18]~I .oe_register_mode = "none";
defparam \answer[18]~I .oe_sync_reset = "none";
defparam \answer[18]~I .operation_mode = "output";
defparam \answer[18]~I .output_async_reset = "none";
defparam \answer[18]~I .output_power_up = "low";
defparam \answer[18]~I .output_register_mode = "none";
defparam \answer[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[17]~I (
	.datain(\inst2|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[17]));
// synopsys translate_off
defparam \answer[17]~I .input_async_reset = "none";
defparam \answer[17]~I .input_power_up = "low";
defparam \answer[17]~I .input_register_mode = "none";
defparam \answer[17]~I .input_sync_reset = "none";
defparam \answer[17]~I .oe_async_reset = "none";
defparam \answer[17]~I .oe_power_up = "low";
defparam \answer[17]~I .oe_register_mode = "none";
defparam \answer[17]~I .oe_sync_reset = "none";
defparam \answer[17]~I .operation_mode = "output";
defparam \answer[17]~I .output_async_reset = "none";
defparam \answer[17]~I .output_power_up = "low";
defparam \answer[17]~I .output_register_mode = "none";
defparam \answer[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[16]~I (
	.datain(\inst2|Mux15~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[16]));
// synopsys translate_off
defparam \answer[16]~I .input_async_reset = "none";
defparam \answer[16]~I .input_power_up = "low";
defparam \answer[16]~I .input_register_mode = "none";
defparam \answer[16]~I .input_sync_reset = "none";
defparam \answer[16]~I .oe_async_reset = "none";
defparam \answer[16]~I .oe_power_up = "low";
defparam \answer[16]~I .oe_register_mode = "none";
defparam \answer[16]~I .oe_sync_reset = "none";
defparam \answer[16]~I .operation_mode = "output";
defparam \answer[16]~I .output_async_reset = "none";
defparam \answer[16]~I .output_power_up = "low";
defparam \answer[16]~I .output_register_mode = "none";
defparam \answer[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[15]~I (
	.datain(\inst2|Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[15]));
// synopsys translate_off
defparam \answer[15]~I .input_async_reset = "none";
defparam \answer[15]~I .input_power_up = "low";
defparam \answer[15]~I .input_register_mode = "none";
defparam \answer[15]~I .input_sync_reset = "none";
defparam \answer[15]~I .oe_async_reset = "none";
defparam \answer[15]~I .oe_power_up = "low";
defparam \answer[15]~I .oe_register_mode = "none";
defparam \answer[15]~I .oe_sync_reset = "none";
defparam \answer[15]~I .operation_mode = "output";
defparam \answer[15]~I .output_async_reset = "none";
defparam \answer[15]~I .output_power_up = "low";
defparam \answer[15]~I .output_register_mode = "none";
defparam \answer[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[14]~I (
	.datain(\inst2|Mux17~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[14]));
// synopsys translate_off
defparam \answer[14]~I .input_async_reset = "none";
defparam \answer[14]~I .input_power_up = "low";
defparam \answer[14]~I .input_register_mode = "none";
defparam \answer[14]~I .input_sync_reset = "none";
defparam \answer[14]~I .oe_async_reset = "none";
defparam \answer[14]~I .oe_power_up = "low";
defparam \answer[14]~I .oe_register_mode = "none";
defparam \answer[14]~I .oe_sync_reset = "none";
defparam \answer[14]~I .operation_mode = "output";
defparam \answer[14]~I .output_async_reset = "none";
defparam \answer[14]~I .output_power_up = "low";
defparam \answer[14]~I .output_register_mode = "none";
defparam \answer[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[13]~I (
	.datain(\inst2|Mux18~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[13]));
// synopsys translate_off
defparam \answer[13]~I .input_async_reset = "none";
defparam \answer[13]~I .input_power_up = "low";
defparam \answer[13]~I .input_register_mode = "none";
defparam \answer[13]~I .input_sync_reset = "none";
defparam \answer[13]~I .oe_async_reset = "none";
defparam \answer[13]~I .oe_power_up = "low";
defparam \answer[13]~I .oe_register_mode = "none";
defparam \answer[13]~I .oe_sync_reset = "none";
defparam \answer[13]~I .operation_mode = "output";
defparam \answer[13]~I .output_async_reset = "none";
defparam \answer[13]~I .output_power_up = "low";
defparam \answer[13]~I .output_register_mode = "none";
defparam \answer[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[12]~I (
	.datain(\inst2|Mux19~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[12]));
// synopsys translate_off
defparam \answer[12]~I .input_async_reset = "none";
defparam \answer[12]~I .input_power_up = "low";
defparam \answer[12]~I .input_register_mode = "none";
defparam \answer[12]~I .input_sync_reset = "none";
defparam \answer[12]~I .oe_async_reset = "none";
defparam \answer[12]~I .oe_power_up = "low";
defparam \answer[12]~I .oe_register_mode = "none";
defparam \answer[12]~I .oe_sync_reset = "none";
defparam \answer[12]~I .operation_mode = "output";
defparam \answer[12]~I .output_async_reset = "none";
defparam \answer[12]~I .output_power_up = "low";
defparam \answer[12]~I .output_register_mode = "none";
defparam \answer[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[11]~I (
	.datain(\inst2|Mux20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[11]));
// synopsys translate_off
defparam \answer[11]~I .input_async_reset = "none";
defparam \answer[11]~I .input_power_up = "low";
defparam \answer[11]~I .input_register_mode = "none";
defparam \answer[11]~I .input_sync_reset = "none";
defparam \answer[11]~I .oe_async_reset = "none";
defparam \answer[11]~I .oe_power_up = "low";
defparam \answer[11]~I .oe_register_mode = "none";
defparam \answer[11]~I .oe_sync_reset = "none";
defparam \answer[11]~I .operation_mode = "output";
defparam \answer[11]~I .output_async_reset = "none";
defparam \answer[11]~I .output_power_up = "low";
defparam \answer[11]~I .output_register_mode = "none";
defparam \answer[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[10]~I (
	.datain(\inst2|Mux21~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[10]));
// synopsys translate_off
defparam \answer[10]~I .input_async_reset = "none";
defparam \answer[10]~I .input_power_up = "low";
defparam \answer[10]~I .input_register_mode = "none";
defparam \answer[10]~I .input_sync_reset = "none";
defparam \answer[10]~I .oe_async_reset = "none";
defparam \answer[10]~I .oe_power_up = "low";
defparam \answer[10]~I .oe_register_mode = "none";
defparam \answer[10]~I .oe_sync_reset = "none";
defparam \answer[10]~I .operation_mode = "output";
defparam \answer[10]~I .output_async_reset = "none";
defparam \answer[10]~I .output_power_up = "low";
defparam \answer[10]~I .output_register_mode = "none";
defparam \answer[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[9]~I (
	.datain(\inst2|Mux22~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[9]));
// synopsys translate_off
defparam \answer[9]~I .input_async_reset = "none";
defparam \answer[9]~I .input_power_up = "low";
defparam \answer[9]~I .input_register_mode = "none";
defparam \answer[9]~I .input_sync_reset = "none";
defparam \answer[9]~I .oe_async_reset = "none";
defparam \answer[9]~I .oe_power_up = "low";
defparam \answer[9]~I .oe_register_mode = "none";
defparam \answer[9]~I .oe_sync_reset = "none";
defparam \answer[9]~I .operation_mode = "output";
defparam \answer[9]~I .output_async_reset = "none";
defparam \answer[9]~I .output_power_up = "low";
defparam \answer[9]~I .output_register_mode = "none";
defparam \answer[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[8]~I (
	.datain(\inst2|Mux23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[8]));
// synopsys translate_off
defparam \answer[8]~I .input_async_reset = "none";
defparam \answer[8]~I .input_power_up = "low";
defparam \answer[8]~I .input_register_mode = "none";
defparam \answer[8]~I .input_sync_reset = "none";
defparam \answer[8]~I .oe_async_reset = "none";
defparam \answer[8]~I .oe_power_up = "low";
defparam \answer[8]~I .oe_register_mode = "none";
defparam \answer[8]~I .oe_sync_reset = "none";
defparam \answer[8]~I .operation_mode = "output";
defparam \answer[8]~I .output_async_reset = "none";
defparam \answer[8]~I .output_power_up = "low";
defparam \answer[8]~I .output_register_mode = "none";
defparam \answer[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[7]~I (
	.datain(\inst2|Mux24~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[7]));
// synopsys translate_off
defparam \answer[7]~I .input_async_reset = "none";
defparam \answer[7]~I .input_power_up = "low";
defparam \answer[7]~I .input_register_mode = "none";
defparam \answer[7]~I .input_sync_reset = "none";
defparam \answer[7]~I .oe_async_reset = "none";
defparam \answer[7]~I .oe_power_up = "low";
defparam \answer[7]~I .oe_register_mode = "none";
defparam \answer[7]~I .oe_sync_reset = "none";
defparam \answer[7]~I .operation_mode = "output";
defparam \answer[7]~I .output_async_reset = "none";
defparam \answer[7]~I .output_power_up = "low";
defparam \answer[7]~I .output_register_mode = "none";
defparam \answer[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[6]~I (
	.datain(\inst2|Mux25~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[6]));
// synopsys translate_off
defparam \answer[6]~I .input_async_reset = "none";
defparam \answer[6]~I .input_power_up = "low";
defparam \answer[6]~I .input_register_mode = "none";
defparam \answer[6]~I .input_sync_reset = "none";
defparam \answer[6]~I .oe_async_reset = "none";
defparam \answer[6]~I .oe_power_up = "low";
defparam \answer[6]~I .oe_register_mode = "none";
defparam \answer[6]~I .oe_sync_reset = "none";
defparam \answer[6]~I .operation_mode = "output";
defparam \answer[6]~I .output_async_reset = "none";
defparam \answer[6]~I .output_power_up = "low";
defparam \answer[6]~I .output_register_mode = "none";
defparam \answer[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[5]~I (
	.datain(\inst2|Mux26~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[5]));
// synopsys translate_off
defparam \answer[5]~I .input_async_reset = "none";
defparam \answer[5]~I .input_power_up = "low";
defparam \answer[5]~I .input_register_mode = "none";
defparam \answer[5]~I .input_sync_reset = "none";
defparam \answer[5]~I .oe_async_reset = "none";
defparam \answer[5]~I .oe_power_up = "low";
defparam \answer[5]~I .oe_register_mode = "none";
defparam \answer[5]~I .oe_sync_reset = "none";
defparam \answer[5]~I .operation_mode = "output";
defparam \answer[5]~I .output_async_reset = "none";
defparam \answer[5]~I .output_power_up = "low";
defparam \answer[5]~I .output_register_mode = "none";
defparam \answer[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[4]~I (
	.datain(\inst2|Mux27~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[4]));
// synopsys translate_off
defparam \answer[4]~I .input_async_reset = "none";
defparam \answer[4]~I .input_power_up = "low";
defparam \answer[4]~I .input_register_mode = "none";
defparam \answer[4]~I .input_sync_reset = "none";
defparam \answer[4]~I .oe_async_reset = "none";
defparam \answer[4]~I .oe_power_up = "low";
defparam \answer[4]~I .oe_register_mode = "none";
defparam \answer[4]~I .oe_sync_reset = "none";
defparam \answer[4]~I .operation_mode = "output";
defparam \answer[4]~I .output_async_reset = "none";
defparam \answer[4]~I .output_power_up = "low";
defparam \answer[4]~I .output_register_mode = "none";
defparam \answer[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[3]~I (
	.datain(\inst2|Mux28~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[3]));
// synopsys translate_off
defparam \answer[3]~I .input_async_reset = "none";
defparam \answer[3]~I .input_power_up = "low";
defparam \answer[3]~I .input_register_mode = "none";
defparam \answer[3]~I .input_sync_reset = "none";
defparam \answer[3]~I .oe_async_reset = "none";
defparam \answer[3]~I .oe_power_up = "low";
defparam \answer[3]~I .oe_register_mode = "none";
defparam \answer[3]~I .oe_sync_reset = "none";
defparam \answer[3]~I .operation_mode = "output";
defparam \answer[3]~I .output_async_reset = "none";
defparam \answer[3]~I .output_power_up = "low";
defparam \answer[3]~I .output_register_mode = "none";
defparam \answer[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[2]~I (
	.datain(\inst2|Mux29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[2]));
// synopsys translate_off
defparam \answer[2]~I .input_async_reset = "none";
defparam \answer[2]~I .input_power_up = "low";
defparam \answer[2]~I .input_register_mode = "none";
defparam \answer[2]~I .input_sync_reset = "none";
defparam \answer[2]~I .oe_async_reset = "none";
defparam \answer[2]~I .oe_power_up = "low";
defparam \answer[2]~I .oe_register_mode = "none";
defparam \answer[2]~I .oe_sync_reset = "none";
defparam \answer[2]~I .operation_mode = "output";
defparam \answer[2]~I .output_async_reset = "none";
defparam \answer[2]~I .output_power_up = "low";
defparam \answer[2]~I .output_register_mode = "none";
defparam \answer[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[1]~I (
	.datain(\inst2|Mux30~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[1]));
// synopsys translate_off
defparam \answer[1]~I .input_async_reset = "none";
defparam \answer[1]~I .input_power_up = "low";
defparam \answer[1]~I .input_register_mode = "none";
defparam \answer[1]~I .input_sync_reset = "none";
defparam \answer[1]~I .oe_async_reset = "none";
defparam \answer[1]~I .oe_power_up = "low";
defparam \answer[1]~I .oe_register_mode = "none";
defparam \answer[1]~I .oe_sync_reset = "none";
defparam \answer[1]~I .operation_mode = "output";
defparam \answer[1]~I .output_async_reset = "none";
defparam \answer[1]~I .output_power_up = "low";
defparam \answer[1]~I .output_register_mode = "none";
defparam \answer[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \answer[0]~I (
	.datain(\inst2|Mux31~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(answer[0]));
// synopsys translate_off
defparam \answer[0]~I .input_async_reset = "none";
defparam \answer[0]~I .input_power_up = "low";
defparam \answer[0]~I .input_register_mode = "none";
defparam \answer[0]~I .input_sync_reset = "none";
defparam \answer[0]~I .oe_async_reset = "none";
defparam \answer[0]~I .oe_power_up = "low";
defparam \answer[0]~I .oe_register_mode = "none";
defparam \answer[0]~I .oe_sync_reset = "none";
defparam \answer[0]~I .operation_mode = "output";
defparam \answer[0]~I .output_async_reset = "none";
defparam \answer[0]~I .output_power_up = "low";
defparam \answer[0]~I .output_register_mode = "none";
defparam \answer[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[6]~I (
	.datain(\inst1|inst1|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .input_async_reset = "none";
defparam \b[6]~I .input_power_up = "low";
defparam \b[6]~I .input_register_mode = "none";
defparam \b[6]~I .input_sync_reset = "none";
defparam \b[6]~I .oe_async_reset = "none";
defparam \b[6]~I .oe_power_up = "low";
defparam \b[6]~I .oe_register_mode = "none";
defparam \b[6]~I .oe_sync_reset = "none";
defparam \b[6]~I .operation_mode = "output";
defparam \b[6]~I .output_async_reset = "none";
defparam \b[6]~I .output_power_up = "low";
defparam \b[6]~I .output_register_mode = "none";
defparam \b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[5]~I (
	.datain(\inst1|inst1|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .input_async_reset = "none";
defparam \b[5]~I .input_power_up = "low";
defparam \b[5]~I .input_register_mode = "none";
defparam \b[5]~I .input_sync_reset = "none";
defparam \b[5]~I .oe_async_reset = "none";
defparam \b[5]~I .oe_power_up = "low";
defparam \b[5]~I .oe_register_mode = "none";
defparam \b[5]~I .oe_sync_reset = "none";
defparam \b[5]~I .operation_mode = "output";
defparam \b[5]~I .output_async_reset = "none";
defparam \b[5]~I .output_power_up = "low";
defparam \b[5]~I .output_register_mode = "none";
defparam \b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[4]~I (
	.datain(\inst1|inst1|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .input_async_reset = "none";
defparam \b[4]~I .input_power_up = "low";
defparam \b[4]~I .input_register_mode = "none";
defparam \b[4]~I .input_sync_reset = "none";
defparam \b[4]~I .oe_async_reset = "none";
defparam \b[4]~I .oe_power_up = "low";
defparam \b[4]~I .oe_register_mode = "none";
defparam \b[4]~I .oe_sync_reset = "none";
defparam \b[4]~I .operation_mode = "output";
defparam \b[4]~I .output_async_reset = "none";
defparam \b[4]~I .output_power_up = "low";
defparam \b[4]~I .output_register_mode = "none";
defparam \b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[3]~I (
	.datain(\inst1|inst1|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .input_async_reset = "none";
defparam \b[3]~I .input_power_up = "low";
defparam \b[3]~I .input_register_mode = "none";
defparam \b[3]~I .input_sync_reset = "none";
defparam \b[3]~I .oe_async_reset = "none";
defparam \b[3]~I .oe_power_up = "low";
defparam \b[3]~I .oe_register_mode = "none";
defparam \b[3]~I .oe_sync_reset = "none";
defparam \b[3]~I .operation_mode = "output";
defparam \b[3]~I .output_async_reset = "none";
defparam \b[3]~I .output_power_up = "low";
defparam \b[3]~I .output_register_mode = "none";
defparam \b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[2]~I (
	.datain(\inst1|inst1|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .input_async_reset = "none";
defparam \b[2]~I .input_power_up = "low";
defparam \b[2]~I .input_register_mode = "none";
defparam \b[2]~I .input_sync_reset = "none";
defparam \b[2]~I .oe_async_reset = "none";
defparam \b[2]~I .oe_power_up = "low";
defparam \b[2]~I .oe_register_mode = "none";
defparam \b[2]~I .oe_sync_reset = "none";
defparam \b[2]~I .operation_mode = "output";
defparam \b[2]~I .output_async_reset = "none";
defparam \b[2]~I .output_power_up = "low";
defparam \b[2]~I .output_register_mode = "none";
defparam \b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[1]~I (
	.datain(\inst1|inst1|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .input_async_reset = "none";
defparam \b[1]~I .input_power_up = "low";
defparam \b[1]~I .input_register_mode = "none";
defparam \b[1]~I .input_sync_reset = "none";
defparam \b[1]~I .oe_async_reset = "none";
defparam \b[1]~I .oe_power_up = "low";
defparam \b[1]~I .oe_register_mode = "none";
defparam \b[1]~I .oe_sync_reset = "none";
defparam \b[1]~I .operation_mode = "output";
defparam \b[1]~I .output_async_reset = "none";
defparam \b[1]~I .output_power_up = "low";
defparam \b[1]~I .output_register_mode = "none";
defparam \b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b[0]~I (
	.datain(\inst1|inst1|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .input_async_reset = "none";
defparam \b[0]~I .input_power_up = "low";
defparam \b[0]~I .input_register_mode = "none";
defparam \b[0]~I .input_sync_reset = "none";
defparam \b[0]~I .oe_async_reset = "none";
defparam \b[0]~I .oe_power_up = "low";
defparam \b[0]~I .oe_register_mode = "none";
defparam \b[0]~I .oe_sync_reset = "none";
defparam \b[0]~I .operation_mode = "output";
defparam \b[0]~I .output_async_reset = "none";
defparam \b[0]~I .output_power_up = "low";
defparam \b[0]~I .output_register_mode = "none";
defparam \b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[6]~I (
	.datain(\inst1|inst2|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[6]));
// synopsys translate_off
defparam \c[6]~I .input_async_reset = "none";
defparam \c[6]~I .input_power_up = "low";
defparam \c[6]~I .input_register_mode = "none";
defparam \c[6]~I .input_sync_reset = "none";
defparam \c[6]~I .oe_async_reset = "none";
defparam \c[6]~I .oe_power_up = "low";
defparam \c[6]~I .oe_register_mode = "none";
defparam \c[6]~I .oe_sync_reset = "none";
defparam \c[6]~I .operation_mode = "output";
defparam \c[6]~I .output_async_reset = "none";
defparam \c[6]~I .output_power_up = "low";
defparam \c[6]~I .output_register_mode = "none";
defparam \c[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[5]~I (
	.datain(\inst1|inst2|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[5]));
// synopsys translate_off
defparam \c[5]~I .input_async_reset = "none";
defparam \c[5]~I .input_power_up = "low";
defparam \c[5]~I .input_register_mode = "none";
defparam \c[5]~I .input_sync_reset = "none";
defparam \c[5]~I .oe_async_reset = "none";
defparam \c[5]~I .oe_power_up = "low";
defparam \c[5]~I .oe_register_mode = "none";
defparam \c[5]~I .oe_sync_reset = "none";
defparam \c[5]~I .operation_mode = "output";
defparam \c[5]~I .output_async_reset = "none";
defparam \c[5]~I .output_power_up = "low";
defparam \c[5]~I .output_register_mode = "none";
defparam \c[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[4]~I (
	.datain(\inst1|inst2|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[4]));
// synopsys translate_off
defparam \c[4]~I .input_async_reset = "none";
defparam \c[4]~I .input_power_up = "low";
defparam \c[4]~I .input_register_mode = "none";
defparam \c[4]~I .input_sync_reset = "none";
defparam \c[4]~I .oe_async_reset = "none";
defparam \c[4]~I .oe_power_up = "low";
defparam \c[4]~I .oe_register_mode = "none";
defparam \c[4]~I .oe_sync_reset = "none";
defparam \c[4]~I .operation_mode = "output";
defparam \c[4]~I .output_async_reset = "none";
defparam \c[4]~I .output_power_up = "low";
defparam \c[4]~I .output_register_mode = "none";
defparam \c[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[3]~I (
	.datain(\inst1|inst2|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[3]));
// synopsys translate_off
defparam \c[3]~I .input_async_reset = "none";
defparam \c[3]~I .input_power_up = "low";
defparam \c[3]~I .input_register_mode = "none";
defparam \c[3]~I .input_sync_reset = "none";
defparam \c[3]~I .oe_async_reset = "none";
defparam \c[3]~I .oe_power_up = "low";
defparam \c[3]~I .oe_register_mode = "none";
defparam \c[3]~I .oe_sync_reset = "none";
defparam \c[3]~I .operation_mode = "output";
defparam \c[3]~I .output_async_reset = "none";
defparam \c[3]~I .output_power_up = "low";
defparam \c[3]~I .output_register_mode = "none";
defparam \c[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[2]~I (
	.datain(\inst1|inst2|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[2]));
// synopsys translate_off
defparam \c[2]~I .input_async_reset = "none";
defparam \c[2]~I .input_power_up = "low";
defparam \c[2]~I .input_register_mode = "none";
defparam \c[2]~I .input_sync_reset = "none";
defparam \c[2]~I .oe_async_reset = "none";
defparam \c[2]~I .oe_power_up = "low";
defparam \c[2]~I .oe_register_mode = "none";
defparam \c[2]~I .oe_sync_reset = "none";
defparam \c[2]~I .operation_mode = "output";
defparam \c[2]~I .output_async_reset = "none";
defparam \c[2]~I .output_power_up = "low";
defparam \c[2]~I .output_register_mode = "none";
defparam \c[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[1]~I (
	.datain(\inst1|inst2|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[1]));
// synopsys translate_off
defparam \c[1]~I .input_async_reset = "none";
defparam \c[1]~I .input_power_up = "low";
defparam \c[1]~I .input_register_mode = "none";
defparam \c[1]~I .input_sync_reset = "none";
defparam \c[1]~I .oe_async_reset = "none";
defparam \c[1]~I .oe_power_up = "low";
defparam \c[1]~I .oe_register_mode = "none";
defparam \c[1]~I .oe_sync_reset = "none";
defparam \c[1]~I .operation_mode = "output";
defparam \c[1]~I .output_async_reset = "none";
defparam \c[1]~I .output_power_up = "low";
defparam \c[1]~I .output_register_mode = "none";
defparam \c[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c[0]~I (
	.datain(\inst1|inst2|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c[0]));
// synopsys translate_off
defparam \c[0]~I .input_async_reset = "none";
defparam \c[0]~I .input_power_up = "low";
defparam \c[0]~I .input_register_mode = "none";
defparam \c[0]~I .input_sync_reset = "none";
defparam \c[0]~I .oe_async_reset = "none";
defparam \c[0]~I .oe_power_up = "low";
defparam \c[0]~I .oe_register_mode = "none";
defparam \c[0]~I .oe_sync_reset = "none";
defparam \c[0]~I .operation_mode = "output";
defparam \c[0]~I .output_async_reset = "none";
defparam \c[0]~I .output_power_up = "low";
defparam \c[0]~I .output_register_mode = "none";
defparam \c[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[6]~I (
	.datain(\inst1|inst3|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[6]));
// synopsys translate_off
defparam \d[6]~I .input_async_reset = "none";
defparam \d[6]~I .input_power_up = "low";
defparam \d[6]~I .input_register_mode = "none";
defparam \d[6]~I .input_sync_reset = "none";
defparam \d[6]~I .oe_async_reset = "none";
defparam \d[6]~I .oe_power_up = "low";
defparam \d[6]~I .oe_register_mode = "none";
defparam \d[6]~I .oe_sync_reset = "none";
defparam \d[6]~I .operation_mode = "output";
defparam \d[6]~I .output_async_reset = "none";
defparam \d[6]~I .output_power_up = "low";
defparam \d[6]~I .output_register_mode = "none";
defparam \d[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[5]~I (
	.datain(\inst1|inst3|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[5]));
// synopsys translate_off
defparam \d[5]~I .input_async_reset = "none";
defparam \d[5]~I .input_power_up = "low";
defparam \d[5]~I .input_register_mode = "none";
defparam \d[5]~I .input_sync_reset = "none";
defparam \d[5]~I .oe_async_reset = "none";
defparam \d[5]~I .oe_power_up = "low";
defparam \d[5]~I .oe_register_mode = "none";
defparam \d[5]~I .oe_sync_reset = "none";
defparam \d[5]~I .operation_mode = "output";
defparam \d[5]~I .output_async_reset = "none";
defparam \d[5]~I .output_power_up = "low";
defparam \d[5]~I .output_register_mode = "none";
defparam \d[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[4]~I (
	.datain(\inst1|inst3|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[4]));
// synopsys translate_off
defparam \d[4]~I .input_async_reset = "none";
defparam \d[4]~I .input_power_up = "low";
defparam \d[4]~I .input_register_mode = "none";
defparam \d[4]~I .input_sync_reset = "none";
defparam \d[4]~I .oe_async_reset = "none";
defparam \d[4]~I .oe_power_up = "low";
defparam \d[4]~I .oe_register_mode = "none";
defparam \d[4]~I .oe_sync_reset = "none";
defparam \d[4]~I .operation_mode = "output";
defparam \d[4]~I .output_async_reset = "none";
defparam \d[4]~I .output_power_up = "low";
defparam \d[4]~I .output_register_mode = "none";
defparam \d[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[3]~I (
	.datain(\inst1|inst3|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[3]));
// synopsys translate_off
defparam \d[3]~I .input_async_reset = "none";
defparam \d[3]~I .input_power_up = "low";
defparam \d[3]~I .input_register_mode = "none";
defparam \d[3]~I .input_sync_reset = "none";
defparam \d[3]~I .oe_async_reset = "none";
defparam \d[3]~I .oe_power_up = "low";
defparam \d[3]~I .oe_register_mode = "none";
defparam \d[3]~I .oe_sync_reset = "none";
defparam \d[3]~I .operation_mode = "output";
defparam \d[3]~I .output_async_reset = "none";
defparam \d[3]~I .output_power_up = "low";
defparam \d[3]~I .output_register_mode = "none";
defparam \d[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[2]~I (
	.datain(\inst1|inst3|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[2]));
// synopsys translate_off
defparam \d[2]~I .input_async_reset = "none";
defparam \d[2]~I .input_power_up = "low";
defparam \d[2]~I .input_register_mode = "none";
defparam \d[2]~I .input_sync_reset = "none";
defparam \d[2]~I .oe_async_reset = "none";
defparam \d[2]~I .oe_power_up = "low";
defparam \d[2]~I .oe_register_mode = "none";
defparam \d[2]~I .oe_sync_reset = "none";
defparam \d[2]~I .operation_mode = "output";
defparam \d[2]~I .output_async_reset = "none";
defparam \d[2]~I .output_power_up = "low";
defparam \d[2]~I .output_register_mode = "none";
defparam \d[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[1]~I (
	.datain(\inst1|inst3|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[1]));
// synopsys translate_off
defparam \d[1]~I .input_async_reset = "none";
defparam \d[1]~I .input_power_up = "low";
defparam \d[1]~I .input_register_mode = "none";
defparam \d[1]~I .input_sync_reset = "none";
defparam \d[1]~I .oe_async_reset = "none";
defparam \d[1]~I .oe_power_up = "low";
defparam \d[1]~I .oe_register_mode = "none";
defparam \d[1]~I .oe_sync_reset = "none";
defparam \d[1]~I .operation_mode = "output";
defparam \d[1]~I .output_async_reset = "none";
defparam \d[1]~I .output_power_up = "low";
defparam \d[1]~I .output_register_mode = "none";
defparam \d[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d[0]~I (
	.datain(\inst1|inst3|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d[0]));
// synopsys translate_off
defparam \d[0]~I .input_async_reset = "none";
defparam \d[0]~I .input_power_up = "low";
defparam \d[0]~I .input_register_mode = "none";
defparam \d[0]~I .input_sync_reset = "none";
defparam \d[0]~I .oe_async_reset = "none";
defparam \d[0]~I .oe_power_up = "low";
defparam \d[0]~I .oe_register_mode = "none";
defparam \d[0]~I .oe_sync_reset = "none";
defparam \d[0]~I .operation_mode = "output";
defparam \d[0]~I .output_async_reset = "none";
defparam \d[0]~I .output_power_up = "low";
defparam \d[0]~I .output_register_mode = "none";
defparam \d[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[6]~I (
	.datain(\inst1|inst4|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[6]));
// synopsys translate_off
defparam \e[6]~I .input_async_reset = "none";
defparam \e[6]~I .input_power_up = "low";
defparam \e[6]~I .input_register_mode = "none";
defparam \e[6]~I .input_sync_reset = "none";
defparam \e[6]~I .oe_async_reset = "none";
defparam \e[6]~I .oe_power_up = "low";
defparam \e[6]~I .oe_register_mode = "none";
defparam \e[6]~I .oe_sync_reset = "none";
defparam \e[6]~I .operation_mode = "output";
defparam \e[6]~I .output_async_reset = "none";
defparam \e[6]~I .output_power_up = "low";
defparam \e[6]~I .output_register_mode = "none";
defparam \e[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[5]~I (
	.datain(\inst1|inst4|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[5]));
// synopsys translate_off
defparam \e[5]~I .input_async_reset = "none";
defparam \e[5]~I .input_power_up = "low";
defparam \e[5]~I .input_register_mode = "none";
defparam \e[5]~I .input_sync_reset = "none";
defparam \e[5]~I .oe_async_reset = "none";
defparam \e[5]~I .oe_power_up = "low";
defparam \e[5]~I .oe_register_mode = "none";
defparam \e[5]~I .oe_sync_reset = "none";
defparam \e[5]~I .operation_mode = "output";
defparam \e[5]~I .output_async_reset = "none";
defparam \e[5]~I .output_power_up = "low";
defparam \e[5]~I .output_register_mode = "none";
defparam \e[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[4]~I (
	.datain(\inst1|inst4|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[4]));
// synopsys translate_off
defparam \e[4]~I .input_async_reset = "none";
defparam \e[4]~I .input_power_up = "low";
defparam \e[4]~I .input_register_mode = "none";
defparam \e[4]~I .input_sync_reset = "none";
defparam \e[4]~I .oe_async_reset = "none";
defparam \e[4]~I .oe_power_up = "low";
defparam \e[4]~I .oe_register_mode = "none";
defparam \e[4]~I .oe_sync_reset = "none";
defparam \e[4]~I .operation_mode = "output";
defparam \e[4]~I .output_async_reset = "none";
defparam \e[4]~I .output_power_up = "low";
defparam \e[4]~I .output_register_mode = "none";
defparam \e[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[3]~I (
	.datain(\inst1|inst4|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[3]));
// synopsys translate_off
defparam \e[3]~I .input_async_reset = "none";
defparam \e[3]~I .input_power_up = "low";
defparam \e[3]~I .input_register_mode = "none";
defparam \e[3]~I .input_sync_reset = "none";
defparam \e[3]~I .oe_async_reset = "none";
defparam \e[3]~I .oe_power_up = "low";
defparam \e[3]~I .oe_register_mode = "none";
defparam \e[3]~I .oe_sync_reset = "none";
defparam \e[3]~I .operation_mode = "output";
defparam \e[3]~I .output_async_reset = "none";
defparam \e[3]~I .output_power_up = "low";
defparam \e[3]~I .output_register_mode = "none";
defparam \e[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[2]~I (
	.datain(\inst1|inst4|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[2]));
// synopsys translate_off
defparam \e[2]~I .input_async_reset = "none";
defparam \e[2]~I .input_power_up = "low";
defparam \e[2]~I .input_register_mode = "none";
defparam \e[2]~I .input_sync_reset = "none";
defparam \e[2]~I .oe_async_reset = "none";
defparam \e[2]~I .oe_power_up = "low";
defparam \e[2]~I .oe_register_mode = "none";
defparam \e[2]~I .oe_sync_reset = "none";
defparam \e[2]~I .operation_mode = "output";
defparam \e[2]~I .output_async_reset = "none";
defparam \e[2]~I .output_power_up = "low";
defparam \e[2]~I .output_register_mode = "none";
defparam \e[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[1]~I (
	.datain(\inst1|inst4|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[1]));
// synopsys translate_off
defparam \e[1]~I .input_async_reset = "none";
defparam \e[1]~I .input_power_up = "low";
defparam \e[1]~I .input_register_mode = "none";
defparam \e[1]~I .input_sync_reset = "none";
defparam \e[1]~I .oe_async_reset = "none";
defparam \e[1]~I .oe_power_up = "low";
defparam \e[1]~I .oe_register_mode = "none";
defparam \e[1]~I .oe_sync_reset = "none";
defparam \e[1]~I .operation_mode = "output";
defparam \e[1]~I .output_async_reset = "none";
defparam \e[1]~I .output_power_up = "low";
defparam \e[1]~I .output_register_mode = "none";
defparam \e[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e[0]~I (
	.datain(\inst1|inst4|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e[0]));
// synopsys translate_off
defparam \e[0]~I .input_async_reset = "none";
defparam \e[0]~I .input_power_up = "low";
defparam \e[0]~I .input_register_mode = "none";
defparam \e[0]~I .input_sync_reset = "none";
defparam \e[0]~I .oe_async_reset = "none";
defparam \e[0]~I .oe_power_up = "low";
defparam \e[0]~I .oe_register_mode = "none";
defparam \e[0]~I .oe_sync_reset = "none";
defparam \e[0]~I .operation_mode = "output";
defparam \e[0]~I .output_async_reset = "none";
defparam \e[0]~I .output_power_up = "low";
defparam \e[0]~I .output_register_mode = "none";
defparam \e[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[6]~I (
	.datain(\inst1|inst5|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[6]));
// synopsys translate_off
defparam \f[6]~I .input_async_reset = "none";
defparam \f[6]~I .input_power_up = "low";
defparam \f[6]~I .input_register_mode = "none";
defparam \f[6]~I .input_sync_reset = "none";
defparam \f[6]~I .oe_async_reset = "none";
defparam \f[6]~I .oe_power_up = "low";
defparam \f[6]~I .oe_register_mode = "none";
defparam \f[6]~I .oe_sync_reset = "none";
defparam \f[6]~I .operation_mode = "output";
defparam \f[6]~I .output_async_reset = "none";
defparam \f[6]~I .output_power_up = "low";
defparam \f[6]~I .output_register_mode = "none";
defparam \f[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[5]~I (
	.datain(\inst1|inst5|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[5]));
// synopsys translate_off
defparam \f[5]~I .input_async_reset = "none";
defparam \f[5]~I .input_power_up = "low";
defparam \f[5]~I .input_register_mode = "none";
defparam \f[5]~I .input_sync_reset = "none";
defparam \f[5]~I .oe_async_reset = "none";
defparam \f[5]~I .oe_power_up = "low";
defparam \f[5]~I .oe_register_mode = "none";
defparam \f[5]~I .oe_sync_reset = "none";
defparam \f[5]~I .operation_mode = "output";
defparam \f[5]~I .output_async_reset = "none";
defparam \f[5]~I .output_power_up = "low";
defparam \f[5]~I .output_register_mode = "none";
defparam \f[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[4]~I (
	.datain(\inst1|inst5|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[4]));
// synopsys translate_off
defparam \f[4]~I .input_async_reset = "none";
defparam \f[4]~I .input_power_up = "low";
defparam \f[4]~I .input_register_mode = "none";
defparam \f[4]~I .input_sync_reset = "none";
defparam \f[4]~I .oe_async_reset = "none";
defparam \f[4]~I .oe_power_up = "low";
defparam \f[4]~I .oe_register_mode = "none";
defparam \f[4]~I .oe_sync_reset = "none";
defparam \f[4]~I .operation_mode = "output";
defparam \f[4]~I .output_async_reset = "none";
defparam \f[4]~I .output_power_up = "low";
defparam \f[4]~I .output_register_mode = "none";
defparam \f[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[3]~I (
	.datain(\inst1|inst5|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[3]));
// synopsys translate_off
defparam \f[3]~I .input_async_reset = "none";
defparam \f[3]~I .input_power_up = "low";
defparam \f[3]~I .input_register_mode = "none";
defparam \f[3]~I .input_sync_reset = "none";
defparam \f[3]~I .oe_async_reset = "none";
defparam \f[3]~I .oe_power_up = "low";
defparam \f[3]~I .oe_register_mode = "none";
defparam \f[3]~I .oe_sync_reset = "none";
defparam \f[3]~I .operation_mode = "output";
defparam \f[3]~I .output_async_reset = "none";
defparam \f[3]~I .output_power_up = "low";
defparam \f[3]~I .output_register_mode = "none";
defparam \f[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[2]~I (
	.datain(\inst1|inst5|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[2]));
// synopsys translate_off
defparam \f[2]~I .input_async_reset = "none";
defparam \f[2]~I .input_power_up = "low";
defparam \f[2]~I .input_register_mode = "none";
defparam \f[2]~I .input_sync_reset = "none";
defparam \f[2]~I .oe_async_reset = "none";
defparam \f[2]~I .oe_power_up = "low";
defparam \f[2]~I .oe_register_mode = "none";
defparam \f[2]~I .oe_sync_reset = "none";
defparam \f[2]~I .operation_mode = "output";
defparam \f[2]~I .output_async_reset = "none";
defparam \f[2]~I .output_power_up = "low";
defparam \f[2]~I .output_register_mode = "none";
defparam \f[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[1]~I (
	.datain(\inst1|inst5|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[1]));
// synopsys translate_off
defparam \f[1]~I .input_async_reset = "none";
defparam \f[1]~I .input_power_up = "low";
defparam \f[1]~I .input_register_mode = "none";
defparam \f[1]~I .input_sync_reset = "none";
defparam \f[1]~I .oe_async_reset = "none";
defparam \f[1]~I .oe_power_up = "low";
defparam \f[1]~I .oe_register_mode = "none";
defparam \f[1]~I .oe_sync_reset = "none";
defparam \f[1]~I .operation_mode = "output";
defparam \f[1]~I .output_async_reset = "none";
defparam \f[1]~I .output_power_up = "low";
defparam \f[1]~I .output_register_mode = "none";
defparam \f[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f[0]~I (
	.datain(\inst1|inst5|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f[0]));
// synopsys translate_off
defparam \f[0]~I .input_async_reset = "none";
defparam \f[0]~I .input_power_up = "low";
defparam \f[0]~I .input_register_mode = "none";
defparam \f[0]~I .input_sync_reset = "none";
defparam \f[0]~I .oe_async_reset = "none";
defparam \f[0]~I .oe_power_up = "low";
defparam \f[0]~I .oe_register_mode = "none";
defparam \f[0]~I .oe_sync_reset = "none";
defparam \f[0]~I .operation_mode = "output";
defparam \f[0]~I .output_async_reset = "none";
defparam \f[0]~I .output_power_up = "low";
defparam \f[0]~I .output_register_mode = "none";
defparam \f[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FUNC[5]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FUNC[5]));
// synopsys translate_off
defparam \FUNC[5]~I .input_async_reset = "none";
defparam \FUNC[5]~I .input_power_up = "low";
defparam \FUNC[5]~I .input_register_mode = "none";
defparam \FUNC[5]~I .input_sync_reset = "none";
defparam \FUNC[5]~I .oe_async_reset = "none";
defparam \FUNC[5]~I .oe_power_up = "low";
defparam \FUNC[5]~I .oe_register_mode = "none";
defparam \FUNC[5]~I .oe_sync_reset = "none";
defparam \FUNC[5]~I .operation_mode = "output";
defparam \FUNC[5]~I .output_async_reset = "none";
defparam \FUNC[5]~I .output_power_up = "low";
defparam \FUNC[5]~I .output_register_mode = "none";
defparam \FUNC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FUNC[4]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FUNC[4]));
// synopsys translate_off
defparam \FUNC[4]~I .input_async_reset = "none";
defparam \FUNC[4]~I .input_power_up = "low";
defparam \FUNC[4]~I .input_register_mode = "none";
defparam \FUNC[4]~I .input_sync_reset = "none";
defparam \FUNC[4]~I .oe_async_reset = "none";
defparam \FUNC[4]~I .oe_power_up = "low";
defparam \FUNC[4]~I .oe_register_mode = "none";
defparam \FUNC[4]~I .oe_sync_reset = "none";
defparam \FUNC[4]~I .operation_mode = "output";
defparam \FUNC[4]~I .output_async_reset = "none";
defparam \FUNC[4]~I .output_power_up = "low";
defparam \FUNC[4]~I .output_register_mode = "none";
defparam \FUNC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FUNC[3]~I (
	.datain(!\inst4|inst3|Mux24~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FUNC[3]));
// synopsys translate_off
defparam \FUNC[3]~I .input_async_reset = "none";
defparam \FUNC[3]~I .input_power_up = "low";
defparam \FUNC[3]~I .input_register_mode = "none";
defparam \FUNC[3]~I .input_sync_reset = "none";
defparam \FUNC[3]~I .oe_async_reset = "none";
defparam \FUNC[3]~I .oe_power_up = "low";
defparam \FUNC[3]~I .oe_register_mode = "none";
defparam \FUNC[3]~I .oe_sync_reset = "none";
defparam \FUNC[3]~I .operation_mode = "output";
defparam \FUNC[3]~I .output_async_reset = "none";
defparam \FUNC[3]~I .output_power_up = "low";
defparam \FUNC[3]~I .output_register_mode = "none";
defparam \FUNC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FUNC[2]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FUNC[2]));
// synopsys translate_off
defparam \FUNC[2]~I .input_async_reset = "none";
defparam \FUNC[2]~I .input_power_up = "low";
defparam \FUNC[2]~I .input_register_mode = "none";
defparam \FUNC[2]~I .input_sync_reset = "none";
defparam \FUNC[2]~I .oe_async_reset = "none";
defparam \FUNC[2]~I .oe_power_up = "low";
defparam \FUNC[2]~I .oe_register_mode = "none";
defparam \FUNC[2]~I .oe_sync_reset = "none";
defparam \FUNC[2]~I .operation_mode = "output";
defparam \FUNC[2]~I .output_async_reset = "none";
defparam \FUNC[2]~I .output_power_up = "low";
defparam \FUNC[2]~I .output_register_mode = "none";
defparam \FUNC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FUNC[1]~I (
	.datain(!\inst4|inst3|Mux26~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FUNC[1]));
// synopsys translate_off
defparam \FUNC[1]~I .input_async_reset = "none";
defparam \FUNC[1]~I .input_power_up = "low";
defparam \FUNC[1]~I .input_register_mode = "none";
defparam \FUNC[1]~I .input_sync_reset = "none";
defparam \FUNC[1]~I .oe_async_reset = "none";
defparam \FUNC[1]~I .oe_power_up = "low";
defparam \FUNC[1]~I .oe_register_mode = "none";
defparam \FUNC[1]~I .oe_sync_reset = "none";
defparam \FUNC[1]~I .operation_mode = "output";
defparam \FUNC[1]~I .output_async_reset = "none";
defparam \FUNC[1]~I .output_power_up = "low";
defparam \FUNC[1]~I .output_register_mode = "none";
defparam \FUNC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FUNC[0]~I (
	.datain(\inst4|inst3|Mux27~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FUNC[0]));
// synopsys translate_off
defparam \FUNC[0]~I .input_async_reset = "none";
defparam \FUNC[0]~I .input_power_up = "low";
defparam \FUNC[0]~I .input_register_mode = "none";
defparam \FUNC[0]~I .input_sync_reset = "none";
defparam \FUNC[0]~I .oe_async_reset = "none";
defparam \FUNC[0]~I .oe_power_up = "low";
defparam \FUNC[0]~I .oe_register_mode = "none";
defparam \FUNC[0]~I .oe_sync_reset = "none";
defparam \FUNC[0]~I .operation_mode = "output";
defparam \FUNC[0]~I .output_async_reset = "none";
defparam \FUNC[0]~I .output_power_up = "low";
defparam \FUNC[0]~I .output_register_mode = "none";
defparam \FUNC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[6]~I (
	.datain(\inst1|inst6|output[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[6]));
// synopsys translate_off
defparam \g[6]~I .input_async_reset = "none";
defparam \g[6]~I .input_power_up = "low";
defparam \g[6]~I .input_register_mode = "none";
defparam \g[6]~I .input_sync_reset = "none";
defparam \g[6]~I .oe_async_reset = "none";
defparam \g[6]~I .oe_power_up = "low";
defparam \g[6]~I .oe_register_mode = "none";
defparam \g[6]~I .oe_sync_reset = "none";
defparam \g[6]~I .operation_mode = "output";
defparam \g[6]~I .output_async_reset = "none";
defparam \g[6]~I .output_power_up = "low";
defparam \g[6]~I .output_register_mode = "none";
defparam \g[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[5]~I (
	.datain(\inst1|inst6|output[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[5]));
// synopsys translate_off
defparam \g[5]~I .input_async_reset = "none";
defparam \g[5]~I .input_power_up = "low";
defparam \g[5]~I .input_register_mode = "none";
defparam \g[5]~I .input_sync_reset = "none";
defparam \g[5]~I .oe_async_reset = "none";
defparam \g[5]~I .oe_power_up = "low";
defparam \g[5]~I .oe_register_mode = "none";
defparam \g[5]~I .oe_sync_reset = "none";
defparam \g[5]~I .operation_mode = "output";
defparam \g[5]~I .output_async_reset = "none";
defparam \g[5]~I .output_power_up = "low";
defparam \g[5]~I .output_register_mode = "none";
defparam \g[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[4]~I (
	.datain(\inst1|inst6|output[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[4]));
// synopsys translate_off
defparam \g[4]~I .input_async_reset = "none";
defparam \g[4]~I .input_power_up = "low";
defparam \g[4]~I .input_register_mode = "none";
defparam \g[4]~I .input_sync_reset = "none";
defparam \g[4]~I .oe_async_reset = "none";
defparam \g[4]~I .oe_power_up = "low";
defparam \g[4]~I .oe_register_mode = "none";
defparam \g[4]~I .oe_sync_reset = "none";
defparam \g[4]~I .operation_mode = "output";
defparam \g[4]~I .output_async_reset = "none";
defparam \g[4]~I .output_power_up = "low";
defparam \g[4]~I .output_register_mode = "none";
defparam \g[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[3]~I (
	.datain(\inst1|inst6|output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[3]));
// synopsys translate_off
defparam \g[3]~I .input_async_reset = "none";
defparam \g[3]~I .input_power_up = "low";
defparam \g[3]~I .input_register_mode = "none";
defparam \g[3]~I .input_sync_reset = "none";
defparam \g[3]~I .oe_async_reset = "none";
defparam \g[3]~I .oe_power_up = "low";
defparam \g[3]~I .oe_register_mode = "none";
defparam \g[3]~I .oe_sync_reset = "none";
defparam \g[3]~I .operation_mode = "output";
defparam \g[3]~I .output_async_reset = "none";
defparam \g[3]~I .output_power_up = "low";
defparam \g[3]~I .output_register_mode = "none";
defparam \g[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[2]~I (
	.datain(\inst1|inst6|output[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[2]));
// synopsys translate_off
defparam \g[2]~I .input_async_reset = "none";
defparam \g[2]~I .input_power_up = "low";
defparam \g[2]~I .input_register_mode = "none";
defparam \g[2]~I .input_sync_reset = "none";
defparam \g[2]~I .oe_async_reset = "none";
defparam \g[2]~I .oe_power_up = "low";
defparam \g[2]~I .oe_register_mode = "none";
defparam \g[2]~I .oe_sync_reset = "none";
defparam \g[2]~I .operation_mode = "output";
defparam \g[2]~I .output_async_reset = "none";
defparam \g[2]~I .output_power_up = "low";
defparam \g[2]~I .output_register_mode = "none";
defparam \g[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[1]~I (
	.datain(\inst1|inst6|output[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[1]));
// synopsys translate_off
defparam \g[1]~I .input_async_reset = "none";
defparam \g[1]~I .input_power_up = "low";
defparam \g[1]~I .input_register_mode = "none";
defparam \g[1]~I .input_sync_reset = "none";
defparam \g[1]~I .oe_async_reset = "none";
defparam \g[1]~I .oe_power_up = "low";
defparam \g[1]~I .oe_register_mode = "none";
defparam \g[1]~I .oe_sync_reset = "none";
defparam \g[1]~I .operation_mode = "output";
defparam \g[1]~I .output_async_reset = "none";
defparam \g[1]~I .output_power_up = "low";
defparam \g[1]~I .output_register_mode = "none";
defparam \g[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g[0]~I (
	.datain(\inst1|inst6|output[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g[0]));
// synopsys translate_off
defparam \g[0]~I .input_async_reset = "none";
defparam \g[0]~I .input_power_up = "low";
defparam \g[0]~I .input_register_mode = "none";
defparam \g[0]~I .input_sync_reset = "none";
defparam \g[0]~I .oe_async_reset = "none";
defparam \g[0]~I .oe_power_up = "low";
defparam \g[0]~I .oe_register_mode = "none";
defparam \g[0]~I .oe_sync_reset = "none";
defparam \g[0]~I .operation_mode = "output";
defparam \g[0]~I .output_async_reset = "none";
defparam \g[0]~I .output_power_up = "low";
defparam \g[0]~I .output_register_mode = "none";
defparam \g[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[6]~I (
	.datain(\inst1|inst7|output[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[6]));
// synopsys translate_off
defparam \h[6]~I .input_async_reset = "none";
defparam \h[6]~I .input_power_up = "low";
defparam \h[6]~I .input_register_mode = "none";
defparam \h[6]~I .input_sync_reset = "none";
defparam \h[6]~I .oe_async_reset = "none";
defparam \h[6]~I .oe_power_up = "low";
defparam \h[6]~I .oe_register_mode = "none";
defparam \h[6]~I .oe_sync_reset = "none";
defparam \h[6]~I .operation_mode = "output";
defparam \h[6]~I .output_async_reset = "none";
defparam \h[6]~I .output_power_up = "low";
defparam \h[6]~I .output_register_mode = "none";
defparam \h[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[5]~I (
	.datain(\inst1|inst7|output[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[5]));
// synopsys translate_off
defparam \h[5]~I .input_async_reset = "none";
defparam \h[5]~I .input_power_up = "low";
defparam \h[5]~I .input_register_mode = "none";
defparam \h[5]~I .input_sync_reset = "none";
defparam \h[5]~I .oe_async_reset = "none";
defparam \h[5]~I .oe_power_up = "low";
defparam \h[5]~I .oe_register_mode = "none";
defparam \h[5]~I .oe_sync_reset = "none";
defparam \h[5]~I .operation_mode = "output";
defparam \h[5]~I .output_async_reset = "none";
defparam \h[5]~I .output_power_up = "low";
defparam \h[5]~I .output_register_mode = "none";
defparam \h[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[4]~I (
	.datain(\inst1|inst7|output[4]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[4]));
// synopsys translate_off
defparam \h[4]~I .input_async_reset = "none";
defparam \h[4]~I .input_power_up = "low";
defparam \h[4]~I .input_register_mode = "none";
defparam \h[4]~I .input_sync_reset = "none";
defparam \h[4]~I .oe_async_reset = "none";
defparam \h[4]~I .oe_power_up = "low";
defparam \h[4]~I .oe_register_mode = "none";
defparam \h[4]~I .oe_sync_reset = "none";
defparam \h[4]~I .operation_mode = "output";
defparam \h[4]~I .output_async_reset = "none";
defparam \h[4]~I .output_power_up = "low";
defparam \h[4]~I .output_register_mode = "none";
defparam \h[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[3]~I (
	.datain(\inst1|inst7|output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[3]));
// synopsys translate_off
defparam \h[3]~I .input_async_reset = "none";
defparam \h[3]~I .input_power_up = "low";
defparam \h[3]~I .input_register_mode = "none";
defparam \h[3]~I .input_sync_reset = "none";
defparam \h[3]~I .oe_async_reset = "none";
defparam \h[3]~I .oe_power_up = "low";
defparam \h[3]~I .oe_register_mode = "none";
defparam \h[3]~I .oe_sync_reset = "none";
defparam \h[3]~I .operation_mode = "output";
defparam \h[3]~I .output_async_reset = "none";
defparam \h[3]~I .output_power_up = "low";
defparam \h[3]~I .output_register_mode = "none";
defparam \h[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[2]~I (
	.datain(\inst1|inst7|output[2]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[2]));
// synopsys translate_off
defparam \h[2]~I .input_async_reset = "none";
defparam \h[2]~I .input_power_up = "low";
defparam \h[2]~I .input_register_mode = "none";
defparam \h[2]~I .input_sync_reset = "none";
defparam \h[2]~I .oe_async_reset = "none";
defparam \h[2]~I .oe_power_up = "low";
defparam \h[2]~I .oe_register_mode = "none";
defparam \h[2]~I .oe_sync_reset = "none";
defparam \h[2]~I .operation_mode = "output";
defparam \h[2]~I .output_async_reset = "none";
defparam \h[2]~I .output_power_up = "low";
defparam \h[2]~I .output_register_mode = "none";
defparam \h[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[1]~I (
	.datain(\inst1|inst7|output[1]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[1]));
// synopsys translate_off
defparam \h[1]~I .input_async_reset = "none";
defparam \h[1]~I .input_power_up = "low";
defparam \h[1]~I .input_register_mode = "none";
defparam \h[1]~I .input_sync_reset = "none";
defparam \h[1]~I .oe_async_reset = "none";
defparam \h[1]~I .oe_power_up = "low";
defparam \h[1]~I .oe_register_mode = "none";
defparam \h[1]~I .oe_sync_reset = "none";
defparam \h[1]~I .operation_mode = "output";
defparam \h[1]~I .output_async_reset = "none";
defparam \h[1]~I .output_power_up = "low";
defparam \h[1]~I .output_register_mode = "none";
defparam \h[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \h[0]~I (
	.datain(\inst1|inst7|output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(h[0]));
// synopsys translate_off
defparam \h[0]~I .input_async_reset = "none";
defparam \h[0]~I .input_power_up = "low";
defparam \h[0]~I .input_register_mode = "none";
defparam \h[0]~I .input_sync_reset = "none";
defparam \h[0]~I .oe_async_reset = "none";
defparam \h[0]~I .oe_power_up = "low";
defparam \h[0]~I .oe_register_mode = "none";
defparam \h[0]~I .oe_sync_reset = "none";
defparam \h[0]~I .operation_mode = "output";
defparam \h[0]~I .output_async_reset = "none";
defparam \h[0]~I .output_power_up = "low";
defparam \h[0]~I .output_register_mode = "none";
defparam \h[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[31]~I (
	.datain(\inst4|inst3|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[31]));
// synopsys translate_off
defparam \Icomplete[31]~I .input_async_reset = "none";
defparam \Icomplete[31]~I .input_power_up = "low";
defparam \Icomplete[31]~I .input_register_mode = "none";
defparam \Icomplete[31]~I .input_sync_reset = "none";
defparam \Icomplete[31]~I .oe_async_reset = "none";
defparam \Icomplete[31]~I .oe_power_up = "low";
defparam \Icomplete[31]~I .oe_register_mode = "none";
defparam \Icomplete[31]~I .oe_sync_reset = "none";
defparam \Icomplete[31]~I .operation_mode = "output";
defparam \Icomplete[31]~I .output_async_reset = "none";
defparam \Icomplete[31]~I .output_power_up = "low";
defparam \Icomplete[31]~I .output_register_mode = "none";
defparam \Icomplete[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[30]~I (
	.datain(!\inst4|inst3|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[30]));
// synopsys translate_off
defparam \Icomplete[30]~I .input_async_reset = "none";
defparam \Icomplete[30]~I .input_power_up = "low";
defparam \Icomplete[30]~I .input_register_mode = "none";
defparam \Icomplete[30]~I .input_sync_reset = "none";
defparam \Icomplete[30]~I .oe_async_reset = "none";
defparam \Icomplete[30]~I .oe_power_up = "low";
defparam \Icomplete[30]~I .oe_register_mode = "none";
defparam \Icomplete[30]~I .oe_sync_reset = "none";
defparam \Icomplete[30]~I .operation_mode = "output";
defparam \Icomplete[30]~I .output_async_reset = "none";
defparam \Icomplete[30]~I .output_power_up = "low";
defparam \Icomplete[30]~I .output_register_mode = "none";
defparam \Icomplete[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[29]));
// synopsys translate_off
defparam \Icomplete[29]~I .input_async_reset = "none";
defparam \Icomplete[29]~I .input_power_up = "low";
defparam \Icomplete[29]~I .input_register_mode = "none";
defparam \Icomplete[29]~I .input_sync_reset = "none";
defparam \Icomplete[29]~I .oe_async_reset = "none";
defparam \Icomplete[29]~I .oe_power_up = "low";
defparam \Icomplete[29]~I .oe_register_mode = "none";
defparam \Icomplete[29]~I .oe_sync_reset = "none";
defparam \Icomplete[29]~I .operation_mode = "output";
defparam \Icomplete[29]~I .output_async_reset = "none";
defparam \Icomplete[29]~I .output_power_up = "low";
defparam \Icomplete[29]~I .output_register_mode = "none";
defparam \Icomplete[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[28]~I (
	.datain(!\inst4|inst3|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[28]));
// synopsys translate_off
defparam \Icomplete[28]~I .input_async_reset = "none";
defparam \Icomplete[28]~I .input_power_up = "low";
defparam \Icomplete[28]~I .input_register_mode = "none";
defparam \Icomplete[28]~I .input_sync_reset = "none";
defparam \Icomplete[28]~I .oe_async_reset = "none";
defparam \Icomplete[28]~I .oe_power_up = "low";
defparam \Icomplete[28]~I .oe_register_mode = "none";
defparam \Icomplete[28]~I .oe_sync_reset = "none";
defparam \Icomplete[28]~I .operation_mode = "output";
defparam \Icomplete[28]~I .output_async_reset = "none";
defparam \Icomplete[28]~I .output_power_up = "low";
defparam \Icomplete[28]~I .output_register_mode = "none";
defparam \Icomplete[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[27]~I (
	.datain(\inst4|inst3|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[27]));
// synopsys translate_off
defparam \Icomplete[27]~I .input_async_reset = "none";
defparam \Icomplete[27]~I .input_power_up = "low";
defparam \Icomplete[27]~I .input_register_mode = "none";
defparam \Icomplete[27]~I .input_sync_reset = "none";
defparam \Icomplete[27]~I .oe_async_reset = "none";
defparam \Icomplete[27]~I .oe_power_up = "low";
defparam \Icomplete[27]~I .oe_register_mode = "none";
defparam \Icomplete[27]~I .oe_sync_reset = "none";
defparam \Icomplete[27]~I .operation_mode = "output";
defparam \Icomplete[27]~I .output_async_reset = "none";
defparam \Icomplete[27]~I .output_power_up = "low";
defparam \Icomplete[27]~I .output_register_mode = "none";
defparam \Icomplete[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[26]~I (
	.datain(!\inst4|inst3|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[26]));
// synopsys translate_off
defparam \Icomplete[26]~I .input_async_reset = "none";
defparam \Icomplete[26]~I .input_power_up = "low";
defparam \Icomplete[26]~I .input_register_mode = "none";
defparam \Icomplete[26]~I .input_sync_reset = "none";
defparam \Icomplete[26]~I .oe_async_reset = "none";
defparam \Icomplete[26]~I .oe_power_up = "low";
defparam \Icomplete[26]~I .oe_register_mode = "none";
defparam \Icomplete[26]~I .oe_sync_reset = "none";
defparam \Icomplete[26]~I .operation_mode = "output";
defparam \Icomplete[26]~I .output_async_reset = "none";
defparam \Icomplete[26]~I .output_power_up = "low";
defparam \Icomplete[26]~I .output_register_mode = "none";
defparam \Icomplete[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[25]));
// synopsys translate_off
defparam \Icomplete[25]~I .input_async_reset = "none";
defparam \Icomplete[25]~I .input_power_up = "low";
defparam \Icomplete[25]~I .input_register_mode = "none";
defparam \Icomplete[25]~I .input_sync_reset = "none";
defparam \Icomplete[25]~I .oe_async_reset = "none";
defparam \Icomplete[25]~I .oe_power_up = "low";
defparam \Icomplete[25]~I .oe_register_mode = "none";
defparam \Icomplete[25]~I .oe_sync_reset = "none";
defparam \Icomplete[25]~I .operation_mode = "output";
defparam \Icomplete[25]~I .output_async_reset = "none";
defparam \Icomplete[25]~I .output_power_up = "low";
defparam \Icomplete[25]~I .output_register_mode = "none";
defparam \Icomplete[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[24]));
// synopsys translate_off
defparam \Icomplete[24]~I .input_async_reset = "none";
defparam \Icomplete[24]~I .input_power_up = "low";
defparam \Icomplete[24]~I .input_register_mode = "none";
defparam \Icomplete[24]~I .input_sync_reset = "none";
defparam \Icomplete[24]~I .oe_async_reset = "none";
defparam \Icomplete[24]~I .oe_power_up = "low";
defparam \Icomplete[24]~I .oe_register_mode = "none";
defparam \Icomplete[24]~I .oe_sync_reset = "none";
defparam \Icomplete[24]~I .operation_mode = "output";
defparam \Icomplete[24]~I .output_async_reset = "none";
defparam \Icomplete[24]~I .output_power_up = "low";
defparam \Icomplete[24]~I .output_register_mode = "none";
defparam \Icomplete[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[23]~I (
	.datain(\inst4|inst3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[23]));
// synopsys translate_off
defparam \Icomplete[23]~I .input_async_reset = "none";
defparam \Icomplete[23]~I .input_power_up = "low";
defparam \Icomplete[23]~I .input_register_mode = "none";
defparam \Icomplete[23]~I .input_sync_reset = "none";
defparam \Icomplete[23]~I .oe_async_reset = "none";
defparam \Icomplete[23]~I .oe_power_up = "low";
defparam \Icomplete[23]~I .oe_register_mode = "none";
defparam \Icomplete[23]~I .oe_sync_reset = "none";
defparam \Icomplete[23]~I .operation_mode = "output";
defparam \Icomplete[23]~I .output_async_reset = "none";
defparam \Icomplete[23]~I .output_power_up = "low";
defparam \Icomplete[23]~I .output_register_mode = "none";
defparam \Icomplete[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[22]~I (
	.datain(\inst4|inst3|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[22]));
// synopsys translate_off
defparam \Icomplete[22]~I .input_async_reset = "none";
defparam \Icomplete[22]~I .input_power_up = "low";
defparam \Icomplete[22]~I .input_register_mode = "none";
defparam \Icomplete[22]~I .input_sync_reset = "none";
defparam \Icomplete[22]~I .oe_async_reset = "none";
defparam \Icomplete[22]~I .oe_power_up = "low";
defparam \Icomplete[22]~I .oe_register_mode = "none";
defparam \Icomplete[22]~I .oe_sync_reset = "none";
defparam \Icomplete[22]~I .operation_mode = "output";
defparam \Icomplete[22]~I .output_async_reset = "none";
defparam \Icomplete[22]~I .output_power_up = "low";
defparam \Icomplete[22]~I .output_register_mode = "none";
defparam \Icomplete[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[21]~I (
	.datain(\inst4|inst3|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[21]));
// synopsys translate_off
defparam \Icomplete[21]~I .input_async_reset = "none";
defparam \Icomplete[21]~I .input_power_up = "low";
defparam \Icomplete[21]~I .input_register_mode = "none";
defparam \Icomplete[21]~I .input_sync_reset = "none";
defparam \Icomplete[21]~I .oe_async_reset = "none";
defparam \Icomplete[21]~I .oe_power_up = "low";
defparam \Icomplete[21]~I .oe_register_mode = "none";
defparam \Icomplete[21]~I .oe_sync_reset = "none";
defparam \Icomplete[21]~I .operation_mode = "output";
defparam \Icomplete[21]~I .output_async_reset = "none";
defparam \Icomplete[21]~I .output_power_up = "low";
defparam \Icomplete[21]~I .output_register_mode = "none";
defparam \Icomplete[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[20]));
// synopsys translate_off
defparam \Icomplete[20]~I .input_async_reset = "none";
defparam \Icomplete[20]~I .input_power_up = "low";
defparam \Icomplete[20]~I .input_register_mode = "none";
defparam \Icomplete[20]~I .input_sync_reset = "none";
defparam \Icomplete[20]~I .oe_async_reset = "none";
defparam \Icomplete[20]~I .oe_power_up = "low";
defparam \Icomplete[20]~I .oe_register_mode = "none";
defparam \Icomplete[20]~I .oe_sync_reset = "none";
defparam \Icomplete[20]~I .operation_mode = "output";
defparam \Icomplete[20]~I .output_async_reset = "none";
defparam \Icomplete[20]~I .output_power_up = "low";
defparam \Icomplete[20]~I .output_register_mode = "none";
defparam \Icomplete[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[19]~I (
	.datain(\inst4|inst3|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[19]));
// synopsys translate_off
defparam \Icomplete[19]~I .input_async_reset = "none";
defparam \Icomplete[19]~I .input_power_up = "low";
defparam \Icomplete[19]~I .input_register_mode = "none";
defparam \Icomplete[19]~I .input_sync_reset = "none";
defparam \Icomplete[19]~I .oe_async_reset = "none";
defparam \Icomplete[19]~I .oe_power_up = "low";
defparam \Icomplete[19]~I .oe_register_mode = "none";
defparam \Icomplete[19]~I .oe_sync_reset = "none";
defparam \Icomplete[19]~I .operation_mode = "output";
defparam \Icomplete[19]~I .output_async_reset = "none";
defparam \Icomplete[19]~I .output_power_up = "low";
defparam \Icomplete[19]~I .output_register_mode = "none";
defparam \Icomplete[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[18]~I (
	.datain(\inst4|inst3|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[18]));
// synopsys translate_off
defparam \Icomplete[18]~I .input_async_reset = "none";
defparam \Icomplete[18]~I .input_power_up = "low";
defparam \Icomplete[18]~I .input_register_mode = "none";
defparam \Icomplete[18]~I .input_sync_reset = "none";
defparam \Icomplete[18]~I .oe_async_reset = "none";
defparam \Icomplete[18]~I .oe_power_up = "low";
defparam \Icomplete[18]~I .oe_register_mode = "none";
defparam \Icomplete[18]~I .oe_sync_reset = "none";
defparam \Icomplete[18]~I .operation_mode = "output";
defparam \Icomplete[18]~I .output_async_reset = "none";
defparam \Icomplete[18]~I .output_power_up = "low";
defparam \Icomplete[18]~I .output_register_mode = "none";
defparam \Icomplete[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[17]~I (
	.datain(\inst4|inst3|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[17]));
// synopsys translate_off
defparam \Icomplete[17]~I .input_async_reset = "none";
defparam \Icomplete[17]~I .input_power_up = "low";
defparam \Icomplete[17]~I .input_register_mode = "none";
defparam \Icomplete[17]~I .input_sync_reset = "none";
defparam \Icomplete[17]~I .oe_async_reset = "none";
defparam \Icomplete[17]~I .oe_power_up = "low";
defparam \Icomplete[17]~I .oe_register_mode = "none";
defparam \Icomplete[17]~I .oe_sync_reset = "none";
defparam \Icomplete[17]~I .operation_mode = "output";
defparam \Icomplete[17]~I .output_async_reset = "none";
defparam \Icomplete[17]~I .output_power_up = "low";
defparam \Icomplete[17]~I .output_register_mode = "none";
defparam \Icomplete[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[16]~I (
	.datain(\inst4|inst3|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[16]));
// synopsys translate_off
defparam \Icomplete[16]~I .input_async_reset = "none";
defparam \Icomplete[16]~I .input_power_up = "low";
defparam \Icomplete[16]~I .input_register_mode = "none";
defparam \Icomplete[16]~I .input_sync_reset = "none";
defparam \Icomplete[16]~I .oe_async_reset = "none";
defparam \Icomplete[16]~I .oe_power_up = "low";
defparam \Icomplete[16]~I .oe_register_mode = "none";
defparam \Icomplete[16]~I .oe_sync_reset = "none";
defparam \Icomplete[16]~I .operation_mode = "output";
defparam \Icomplete[16]~I .output_async_reset = "none";
defparam \Icomplete[16]~I .output_power_up = "low";
defparam \Icomplete[16]~I .output_register_mode = "none";
defparam \Icomplete[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[15]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[15]));
// synopsys translate_off
defparam \Icomplete[15]~I .input_async_reset = "none";
defparam \Icomplete[15]~I .input_power_up = "low";
defparam \Icomplete[15]~I .input_register_mode = "none";
defparam \Icomplete[15]~I .input_sync_reset = "none";
defparam \Icomplete[15]~I .oe_async_reset = "none";
defparam \Icomplete[15]~I .oe_power_up = "low";
defparam \Icomplete[15]~I .oe_register_mode = "none";
defparam \Icomplete[15]~I .oe_sync_reset = "none";
defparam \Icomplete[15]~I .operation_mode = "output";
defparam \Icomplete[15]~I .output_async_reset = "none";
defparam \Icomplete[15]~I .output_power_up = "low";
defparam \Icomplete[15]~I .output_register_mode = "none";
defparam \Icomplete[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[14]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[14]));
// synopsys translate_off
defparam \Icomplete[14]~I .input_async_reset = "none";
defparam \Icomplete[14]~I .input_power_up = "low";
defparam \Icomplete[14]~I .input_register_mode = "none";
defparam \Icomplete[14]~I .input_sync_reset = "none";
defparam \Icomplete[14]~I .oe_async_reset = "none";
defparam \Icomplete[14]~I .oe_power_up = "low";
defparam \Icomplete[14]~I .oe_register_mode = "none";
defparam \Icomplete[14]~I .oe_sync_reset = "none";
defparam \Icomplete[14]~I .operation_mode = "output";
defparam \Icomplete[14]~I .output_async_reset = "none";
defparam \Icomplete[14]~I .output_power_up = "low";
defparam \Icomplete[14]~I .output_register_mode = "none";
defparam \Icomplete[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[13]~I (
	.datain(\inst4|inst3|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[13]));
// synopsys translate_off
defparam \Icomplete[13]~I .input_async_reset = "none";
defparam \Icomplete[13]~I .input_power_up = "low";
defparam \Icomplete[13]~I .input_register_mode = "none";
defparam \Icomplete[13]~I .input_sync_reset = "none";
defparam \Icomplete[13]~I .oe_async_reset = "none";
defparam \Icomplete[13]~I .oe_power_up = "low";
defparam \Icomplete[13]~I .oe_register_mode = "none";
defparam \Icomplete[13]~I .oe_sync_reset = "none";
defparam \Icomplete[13]~I .operation_mode = "output";
defparam \Icomplete[13]~I .output_async_reset = "none";
defparam \Icomplete[13]~I .output_power_up = "low";
defparam \Icomplete[13]~I .output_register_mode = "none";
defparam \Icomplete[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[12]~I (
	.datain(\inst4|inst3|Mux15~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[12]));
// synopsys translate_off
defparam \Icomplete[12]~I .input_async_reset = "none";
defparam \Icomplete[12]~I .input_power_up = "low";
defparam \Icomplete[12]~I .input_register_mode = "none";
defparam \Icomplete[12]~I .input_sync_reset = "none";
defparam \Icomplete[12]~I .oe_async_reset = "none";
defparam \Icomplete[12]~I .oe_power_up = "low";
defparam \Icomplete[12]~I .oe_register_mode = "none";
defparam \Icomplete[12]~I .oe_sync_reset = "none";
defparam \Icomplete[12]~I .operation_mode = "output";
defparam \Icomplete[12]~I .output_async_reset = "none";
defparam \Icomplete[12]~I .output_power_up = "low";
defparam \Icomplete[12]~I .output_register_mode = "none";
defparam \Icomplete[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[11]~I (
	.datain(\inst4|inst3|Mux16~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[11]));
// synopsys translate_off
defparam \Icomplete[11]~I .input_async_reset = "none";
defparam \Icomplete[11]~I .input_power_up = "low";
defparam \Icomplete[11]~I .input_register_mode = "none";
defparam \Icomplete[11]~I .input_sync_reset = "none";
defparam \Icomplete[11]~I .oe_async_reset = "none";
defparam \Icomplete[11]~I .oe_power_up = "low";
defparam \Icomplete[11]~I .oe_register_mode = "none";
defparam \Icomplete[11]~I .oe_sync_reset = "none";
defparam \Icomplete[11]~I .operation_mode = "output";
defparam \Icomplete[11]~I .output_async_reset = "none";
defparam \Icomplete[11]~I .output_power_up = "low";
defparam \Icomplete[11]~I .output_register_mode = "none";
defparam \Icomplete[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[10]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[10]));
// synopsys translate_off
defparam \Icomplete[10]~I .input_async_reset = "none";
defparam \Icomplete[10]~I .input_power_up = "low";
defparam \Icomplete[10]~I .input_register_mode = "none";
defparam \Icomplete[10]~I .input_sync_reset = "none";
defparam \Icomplete[10]~I .oe_async_reset = "none";
defparam \Icomplete[10]~I .oe_power_up = "low";
defparam \Icomplete[10]~I .oe_register_mode = "none";
defparam \Icomplete[10]~I .oe_sync_reset = "none";
defparam \Icomplete[10]~I .operation_mode = "output";
defparam \Icomplete[10]~I .output_async_reset = "none";
defparam \Icomplete[10]~I .output_power_up = "low";
defparam \Icomplete[10]~I .output_register_mode = "none";
defparam \Icomplete[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[9]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[9]));
// synopsys translate_off
defparam \Icomplete[9]~I .input_async_reset = "none";
defparam \Icomplete[9]~I .input_power_up = "low";
defparam \Icomplete[9]~I .input_register_mode = "none";
defparam \Icomplete[9]~I .input_sync_reset = "none";
defparam \Icomplete[9]~I .oe_async_reset = "none";
defparam \Icomplete[9]~I .oe_power_up = "low";
defparam \Icomplete[9]~I .oe_register_mode = "none";
defparam \Icomplete[9]~I .oe_sync_reset = "none";
defparam \Icomplete[9]~I .operation_mode = "output";
defparam \Icomplete[9]~I .output_async_reset = "none";
defparam \Icomplete[9]~I .output_power_up = "low";
defparam \Icomplete[9]~I .output_register_mode = "none";
defparam \Icomplete[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[8]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[8]));
// synopsys translate_off
defparam \Icomplete[8]~I .input_async_reset = "none";
defparam \Icomplete[8]~I .input_power_up = "low";
defparam \Icomplete[8]~I .input_register_mode = "none";
defparam \Icomplete[8]~I .input_sync_reset = "none";
defparam \Icomplete[8]~I .oe_async_reset = "none";
defparam \Icomplete[8]~I .oe_power_up = "low";
defparam \Icomplete[8]~I .oe_register_mode = "none";
defparam \Icomplete[8]~I .oe_sync_reset = "none";
defparam \Icomplete[8]~I .operation_mode = "output";
defparam \Icomplete[8]~I .output_async_reset = "none";
defparam \Icomplete[8]~I .output_power_up = "low";
defparam \Icomplete[8]~I .output_register_mode = "none";
defparam \Icomplete[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[7]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[7]));
// synopsys translate_off
defparam \Icomplete[7]~I .input_async_reset = "none";
defparam \Icomplete[7]~I .input_power_up = "low";
defparam \Icomplete[7]~I .input_register_mode = "none";
defparam \Icomplete[7]~I .input_sync_reset = "none";
defparam \Icomplete[7]~I .oe_async_reset = "none";
defparam \Icomplete[7]~I .oe_power_up = "low";
defparam \Icomplete[7]~I .oe_register_mode = "none";
defparam \Icomplete[7]~I .oe_sync_reset = "none";
defparam \Icomplete[7]~I .operation_mode = "output";
defparam \Icomplete[7]~I .output_async_reset = "none";
defparam \Icomplete[7]~I .output_power_up = "low";
defparam \Icomplete[7]~I .output_register_mode = "none";
defparam \Icomplete[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[6]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[6]));
// synopsys translate_off
defparam \Icomplete[6]~I .input_async_reset = "none";
defparam \Icomplete[6]~I .input_power_up = "low";
defparam \Icomplete[6]~I .input_register_mode = "none";
defparam \Icomplete[6]~I .input_sync_reset = "none";
defparam \Icomplete[6]~I .oe_async_reset = "none";
defparam \Icomplete[6]~I .oe_power_up = "low";
defparam \Icomplete[6]~I .oe_register_mode = "none";
defparam \Icomplete[6]~I .oe_sync_reset = "none";
defparam \Icomplete[6]~I .operation_mode = "output";
defparam \Icomplete[6]~I .output_async_reset = "none";
defparam \Icomplete[6]~I .output_power_up = "low";
defparam \Icomplete[6]~I .output_register_mode = "none";
defparam \Icomplete[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[5]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[5]));
// synopsys translate_off
defparam \Icomplete[5]~I .input_async_reset = "none";
defparam \Icomplete[5]~I .input_power_up = "low";
defparam \Icomplete[5]~I .input_register_mode = "none";
defparam \Icomplete[5]~I .input_sync_reset = "none";
defparam \Icomplete[5]~I .oe_async_reset = "none";
defparam \Icomplete[5]~I .oe_power_up = "low";
defparam \Icomplete[5]~I .oe_register_mode = "none";
defparam \Icomplete[5]~I .oe_sync_reset = "none";
defparam \Icomplete[5]~I .operation_mode = "output";
defparam \Icomplete[5]~I .output_async_reset = "none";
defparam \Icomplete[5]~I .output_power_up = "low";
defparam \Icomplete[5]~I .output_register_mode = "none";
defparam \Icomplete[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[4]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[4]));
// synopsys translate_off
defparam \Icomplete[4]~I .input_async_reset = "none";
defparam \Icomplete[4]~I .input_power_up = "low";
defparam \Icomplete[4]~I .input_register_mode = "none";
defparam \Icomplete[4]~I .input_sync_reset = "none";
defparam \Icomplete[4]~I .oe_async_reset = "none";
defparam \Icomplete[4]~I .oe_power_up = "low";
defparam \Icomplete[4]~I .oe_register_mode = "none";
defparam \Icomplete[4]~I .oe_sync_reset = "none";
defparam \Icomplete[4]~I .operation_mode = "output";
defparam \Icomplete[4]~I .output_async_reset = "none";
defparam \Icomplete[4]~I .output_power_up = "low";
defparam \Icomplete[4]~I .output_register_mode = "none";
defparam \Icomplete[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[3]~I (
	.datain(!\inst4|inst3|Mux24~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[3]));
// synopsys translate_off
defparam \Icomplete[3]~I .input_async_reset = "none";
defparam \Icomplete[3]~I .input_power_up = "low";
defparam \Icomplete[3]~I .input_register_mode = "none";
defparam \Icomplete[3]~I .input_sync_reset = "none";
defparam \Icomplete[3]~I .oe_async_reset = "none";
defparam \Icomplete[3]~I .oe_power_up = "low";
defparam \Icomplete[3]~I .oe_register_mode = "none";
defparam \Icomplete[3]~I .oe_sync_reset = "none";
defparam \Icomplete[3]~I .operation_mode = "output";
defparam \Icomplete[3]~I .output_async_reset = "none";
defparam \Icomplete[3]~I .output_power_up = "low";
defparam \Icomplete[3]~I .output_register_mode = "none";
defparam \Icomplete[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[2]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[2]));
// synopsys translate_off
defparam \Icomplete[2]~I .input_async_reset = "none";
defparam \Icomplete[2]~I .input_power_up = "low";
defparam \Icomplete[2]~I .input_register_mode = "none";
defparam \Icomplete[2]~I .input_sync_reset = "none";
defparam \Icomplete[2]~I .oe_async_reset = "none";
defparam \Icomplete[2]~I .oe_power_up = "low";
defparam \Icomplete[2]~I .oe_register_mode = "none";
defparam \Icomplete[2]~I .oe_sync_reset = "none";
defparam \Icomplete[2]~I .operation_mode = "output";
defparam \Icomplete[2]~I .output_async_reset = "none";
defparam \Icomplete[2]~I .output_power_up = "low";
defparam \Icomplete[2]~I .output_register_mode = "none";
defparam \Icomplete[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[1]~I (
	.datain(!\inst4|inst3|Mux26~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[1]));
// synopsys translate_off
defparam \Icomplete[1]~I .input_async_reset = "none";
defparam \Icomplete[1]~I .input_power_up = "low";
defparam \Icomplete[1]~I .input_register_mode = "none";
defparam \Icomplete[1]~I .input_sync_reset = "none";
defparam \Icomplete[1]~I .oe_async_reset = "none";
defparam \Icomplete[1]~I .oe_power_up = "low";
defparam \Icomplete[1]~I .oe_register_mode = "none";
defparam \Icomplete[1]~I .oe_sync_reset = "none";
defparam \Icomplete[1]~I .operation_mode = "output";
defparam \Icomplete[1]~I .output_async_reset = "none";
defparam \Icomplete[1]~I .output_power_up = "low";
defparam \Icomplete[1]~I .output_register_mode = "none";
defparam \Icomplete[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Icomplete[0]~I (
	.datain(\inst4|inst3|Mux27~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Icomplete[0]));
// synopsys translate_off
defparam \Icomplete[0]~I .input_async_reset = "none";
defparam \Icomplete[0]~I .input_power_up = "low";
defparam \Icomplete[0]~I .input_register_mode = "none";
defparam \Icomplete[0]~I .input_sync_reset = "none";
defparam \Icomplete[0]~I .oe_async_reset = "none";
defparam \Icomplete[0]~I .oe_power_up = "low";
defparam \Icomplete[0]~I .oe_register_mode = "none";
defparam \Icomplete[0]~I .oe_sync_reset = "none";
defparam \Icomplete[0]~I .operation_mode = "output";
defparam \Icomplete[0]~I .output_async_reset = "none";
defparam \Icomplete[0]~I .output_power_up = "low";
defparam \Icomplete[0]~I .output_register_mode = "none";
defparam \Icomplete[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OP[5]~I (
	.datain(\inst4|inst3|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OP[5]));
// synopsys translate_off
defparam \OP[5]~I .input_async_reset = "none";
defparam \OP[5]~I .input_power_up = "low";
defparam \OP[5]~I .input_register_mode = "none";
defparam \OP[5]~I .input_sync_reset = "none";
defparam \OP[5]~I .oe_async_reset = "none";
defparam \OP[5]~I .oe_power_up = "low";
defparam \OP[5]~I .oe_register_mode = "none";
defparam \OP[5]~I .oe_sync_reset = "none";
defparam \OP[5]~I .operation_mode = "output";
defparam \OP[5]~I .output_async_reset = "none";
defparam \OP[5]~I .output_power_up = "low";
defparam \OP[5]~I .output_register_mode = "none";
defparam \OP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OP[4]~I (
	.datain(!\inst4|inst3|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OP[4]));
// synopsys translate_off
defparam \OP[4]~I .input_async_reset = "none";
defparam \OP[4]~I .input_power_up = "low";
defparam \OP[4]~I .input_register_mode = "none";
defparam \OP[4]~I .input_sync_reset = "none";
defparam \OP[4]~I .oe_async_reset = "none";
defparam \OP[4]~I .oe_power_up = "low";
defparam \OP[4]~I .oe_register_mode = "none";
defparam \OP[4]~I .oe_sync_reset = "none";
defparam \OP[4]~I .operation_mode = "output";
defparam \OP[4]~I .output_async_reset = "none";
defparam \OP[4]~I .output_power_up = "low";
defparam \OP[4]~I .output_register_mode = "none";
defparam \OP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OP[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OP[3]));
// synopsys translate_off
defparam \OP[3]~I .input_async_reset = "none";
defparam \OP[3]~I .input_power_up = "low";
defparam \OP[3]~I .input_register_mode = "none";
defparam \OP[3]~I .input_sync_reset = "none";
defparam \OP[3]~I .oe_async_reset = "none";
defparam \OP[3]~I .oe_power_up = "low";
defparam \OP[3]~I .oe_register_mode = "none";
defparam \OP[3]~I .oe_sync_reset = "none";
defparam \OP[3]~I .operation_mode = "output";
defparam \OP[3]~I .output_async_reset = "none";
defparam \OP[3]~I .output_power_up = "low";
defparam \OP[3]~I .output_register_mode = "none";
defparam \OP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OP[2]~I (
	.datain(!\inst4|inst3|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OP[2]));
// synopsys translate_off
defparam \OP[2]~I .input_async_reset = "none";
defparam \OP[2]~I .input_power_up = "low";
defparam \OP[2]~I .input_register_mode = "none";
defparam \OP[2]~I .input_sync_reset = "none";
defparam \OP[2]~I .oe_async_reset = "none";
defparam \OP[2]~I .oe_power_up = "low";
defparam \OP[2]~I .oe_register_mode = "none";
defparam \OP[2]~I .oe_sync_reset = "none";
defparam \OP[2]~I .operation_mode = "output";
defparam \OP[2]~I .output_async_reset = "none";
defparam \OP[2]~I .output_power_up = "low";
defparam \OP[2]~I .output_register_mode = "none";
defparam \OP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OP[1]~I (
	.datain(\inst4|inst3|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OP[1]));
// synopsys translate_off
defparam \OP[1]~I .input_async_reset = "none";
defparam \OP[1]~I .input_power_up = "low";
defparam \OP[1]~I .input_register_mode = "none";
defparam \OP[1]~I .input_sync_reset = "none";
defparam \OP[1]~I .oe_async_reset = "none";
defparam \OP[1]~I .oe_power_up = "low";
defparam \OP[1]~I .oe_register_mode = "none";
defparam \OP[1]~I .oe_sync_reset = "none";
defparam \OP[1]~I .operation_mode = "output";
defparam \OP[1]~I .output_async_reset = "none";
defparam \OP[1]~I .output_power_up = "low";
defparam \OP[1]~I .output_register_mode = "none";
defparam \OP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OP[0]~I (
	.datain(!\inst4|inst3|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OP[0]));
// synopsys translate_off
defparam \OP[0]~I .input_async_reset = "none";
defparam \OP[0]~I .input_power_up = "low";
defparam \OP[0]~I .input_register_mode = "none";
defparam \OP[0]~I .input_sync_reset = "none";
defparam \OP[0]~I .oe_async_reset = "none";
defparam \OP[0]~I .oe_power_up = "low";
defparam \OP[0]~I .oe_register_mode = "none";
defparam \OP[0]~I .oe_sync_reset = "none";
defparam \OP[0]~I .operation_mode = "output";
defparam \OP[0]~I .output_async_reset = "none";
defparam \OP[0]~I .output_power_up = "low";
defparam \OP[0]~I .output_register_mode = "none";
defparam \OP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[4]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[4]));
// synopsys translate_off
defparam \RD[4]~I .input_async_reset = "none";
defparam \RD[4]~I .input_power_up = "low";
defparam \RD[4]~I .input_register_mode = "none";
defparam \RD[4]~I .input_sync_reset = "none";
defparam \RD[4]~I .oe_async_reset = "none";
defparam \RD[4]~I .oe_power_up = "low";
defparam \RD[4]~I .oe_register_mode = "none";
defparam \RD[4]~I .oe_sync_reset = "none";
defparam \RD[4]~I .operation_mode = "output";
defparam \RD[4]~I .output_async_reset = "none";
defparam \RD[4]~I .output_power_up = "low";
defparam \RD[4]~I .output_register_mode = "none";
defparam \RD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[3]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[3]));
// synopsys translate_off
defparam \RD[3]~I .input_async_reset = "none";
defparam \RD[3]~I .input_power_up = "low";
defparam \RD[3]~I .input_register_mode = "none";
defparam \RD[3]~I .input_sync_reset = "none";
defparam \RD[3]~I .oe_async_reset = "none";
defparam \RD[3]~I .oe_power_up = "low";
defparam \RD[3]~I .oe_register_mode = "none";
defparam \RD[3]~I .oe_sync_reset = "none";
defparam \RD[3]~I .operation_mode = "output";
defparam \RD[3]~I .output_async_reset = "none";
defparam \RD[3]~I .output_power_up = "low";
defparam \RD[3]~I .output_register_mode = "none";
defparam \RD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[2]~I (
	.datain(\inst4|inst3|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[2]));
// synopsys translate_off
defparam \RD[2]~I .input_async_reset = "none";
defparam \RD[2]~I .input_power_up = "low";
defparam \RD[2]~I .input_register_mode = "none";
defparam \RD[2]~I .input_sync_reset = "none";
defparam \RD[2]~I .oe_async_reset = "none";
defparam \RD[2]~I .oe_power_up = "low";
defparam \RD[2]~I .oe_register_mode = "none";
defparam \RD[2]~I .oe_sync_reset = "none";
defparam \RD[2]~I .operation_mode = "output";
defparam \RD[2]~I .output_async_reset = "none";
defparam \RD[2]~I .output_power_up = "low";
defparam \RD[2]~I .output_register_mode = "none";
defparam \RD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[1]~I (
	.datain(\inst4|inst3|Mux15~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[1]));
// synopsys translate_off
defparam \RD[1]~I .input_async_reset = "none";
defparam \RD[1]~I .input_power_up = "low";
defparam \RD[1]~I .input_register_mode = "none";
defparam \RD[1]~I .input_sync_reset = "none";
defparam \RD[1]~I .oe_async_reset = "none";
defparam \RD[1]~I .oe_power_up = "low";
defparam \RD[1]~I .oe_register_mode = "none";
defparam \RD[1]~I .oe_sync_reset = "none";
defparam \RD[1]~I .operation_mode = "output";
defparam \RD[1]~I .output_async_reset = "none";
defparam \RD[1]~I .output_power_up = "low";
defparam \RD[1]~I .output_register_mode = "none";
defparam \RD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[0]~I (
	.datain(\inst4|inst3|Mux16~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[0]));
// synopsys translate_off
defparam \RD[0]~I .input_async_reset = "none";
defparam \RD[0]~I .input_power_up = "low";
defparam \RD[0]~I .input_register_mode = "none";
defparam \RD[0]~I .input_sync_reset = "none";
defparam \RD[0]~I .oe_async_reset = "none";
defparam \RD[0]~I .oe_power_up = "low";
defparam \RD[0]~I .oe_register_mode = "none";
defparam \RD[0]~I .oe_sync_reset = "none";
defparam \RD[0]~I .operation_mode = "output";
defparam \RD[0]~I .output_async_reset = "none";
defparam \RD[0]~I .output_power_up = "low";
defparam \RD[0]~I .output_register_mode = "none";
defparam \RD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS[4]));
// synopsys translate_off
defparam \RS[4]~I .input_async_reset = "none";
defparam \RS[4]~I .input_power_up = "low";
defparam \RS[4]~I .input_register_mode = "none";
defparam \RS[4]~I .input_sync_reset = "none";
defparam \RS[4]~I .oe_async_reset = "none";
defparam \RS[4]~I .oe_power_up = "low";
defparam \RS[4]~I .oe_register_mode = "none";
defparam \RS[4]~I .oe_sync_reset = "none";
defparam \RS[4]~I .operation_mode = "output";
defparam \RS[4]~I .output_async_reset = "none";
defparam \RS[4]~I .output_power_up = "low";
defparam \RS[4]~I .output_register_mode = "none";
defparam \RS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS[3]));
// synopsys translate_off
defparam \RS[3]~I .input_async_reset = "none";
defparam \RS[3]~I .input_power_up = "low";
defparam \RS[3]~I .input_register_mode = "none";
defparam \RS[3]~I .input_sync_reset = "none";
defparam \RS[3]~I .oe_async_reset = "none";
defparam \RS[3]~I .oe_power_up = "low";
defparam \RS[3]~I .oe_register_mode = "none";
defparam \RS[3]~I .oe_sync_reset = "none";
defparam \RS[3]~I .operation_mode = "output";
defparam \RS[3]~I .output_async_reset = "none";
defparam \RS[3]~I .output_power_up = "low";
defparam \RS[3]~I .output_register_mode = "none";
defparam \RS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS[2]~I (
	.datain(\inst4|inst3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS[2]));
// synopsys translate_off
defparam \RS[2]~I .input_async_reset = "none";
defparam \RS[2]~I .input_power_up = "low";
defparam \RS[2]~I .input_register_mode = "none";
defparam \RS[2]~I .input_sync_reset = "none";
defparam \RS[2]~I .oe_async_reset = "none";
defparam \RS[2]~I .oe_power_up = "low";
defparam \RS[2]~I .oe_register_mode = "none";
defparam \RS[2]~I .oe_sync_reset = "none";
defparam \RS[2]~I .operation_mode = "output";
defparam \RS[2]~I .output_async_reset = "none";
defparam \RS[2]~I .output_power_up = "low";
defparam \RS[2]~I .output_register_mode = "none";
defparam \RS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS[1]~I (
	.datain(\inst4|inst3|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS[1]));
// synopsys translate_off
defparam \RS[1]~I .input_async_reset = "none";
defparam \RS[1]~I .input_power_up = "low";
defparam \RS[1]~I .input_register_mode = "none";
defparam \RS[1]~I .input_sync_reset = "none";
defparam \RS[1]~I .oe_async_reset = "none";
defparam \RS[1]~I .oe_power_up = "low";
defparam \RS[1]~I .oe_register_mode = "none";
defparam \RS[1]~I .oe_sync_reset = "none";
defparam \RS[1]~I .operation_mode = "output";
defparam \RS[1]~I .output_async_reset = "none";
defparam \RS[1]~I .output_power_up = "low";
defparam \RS[1]~I .output_register_mode = "none";
defparam \RS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS[0]~I (
	.datain(\inst4|inst3|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS[0]));
// synopsys translate_off
defparam \RS[0]~I .input_async_reset = "none";
defparam \RS[0]~I .input_power_up = "low";
defparam \RS[0]~I .input_register_mode = "none";
defparam \RS[0]~I .input_sync_reset = "none";
defparam \RS[0]~I .oe_async_reset = "none";
defparam \RS[0]~I .oe_power_up = "low";
defparam \RS[0]~I .oe_register_mode = "none";
defparam \RS[0]~I .oe_sync_reset = "none";
defparam \RS[0]~I .operation_mode = "output";
defparam \RS[0]~I .output_async_reset = "none";
defparam \RS[0]~I .output_power_up = "low";
defparam \RS[0]~I .output_register_mode = "none";
defparam \RS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT[4]));
// synopsys translate_off
defparam \RT[4]~I .input_async_reset = "none";
defparam \RT[4]~I .input_power_up = "low";
defparam \RT[4]~I .input_register_mode = "none";
defparam \RT[4]~I .input_sync_reset = "none";
defparam \RT[4]~I .oe_async_reset = "none";
defparam \RT[4]~I .oe_power_up = "low";
defparam \RT[4]~I .oe_register_mode = "none";
defparam \RT[4]~I .oe_sync_reset = "none";
defparam \RT[4]~I .operation_mode = "output";
defparam \RT[4]~I .output_async_reset = "none";
defparam \RT[4]~I .output_power_up = "low";
defparam \RT[4]~I .output_register_mode = "none";
defparam \RT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RT[3]~I (
	.datain(\inst4|inst3|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT[3]));
// synopsys translate_off
defparam \RT[3]~I .input_async_reset = "none";
defparam \RT[3]~I .input_power_up = "low";
defparam \RT[3]~I .input_register_mode = "none";
defparam \RT[3]~I .input_sync_reset = "none";
defparam \RT[3]~I .oe_async_reset = "none";
defparam \RT[3]~I .oe_power_up = "low";
defparam \RT[3]~I .oe_register_mode = "none";
defparam \RT[3]~I .oe_sync_reset = "none";
defparam \RT[3]~I .operation_mode = "output";
defparam \RT[3]~I .output_async_reset = "none";
defparam \RT[3]~I .output_power_up = "low";
defparam \RT[3]~I .output_register_mode = "none";
defparam \RT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RT[2]~I (
	.datain(\inst4|inst3|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT[2]));
// synopsys translate_off
defparam \RT[2]~I .input_async_reset = "none";
defparam \RT[2]~I .input_power_up = "low";
defparam \RT[2]~I .input_register_mode = "none";
defparam \RT[2]~I .input_sync_reset = "none";
defparam \RT[2]~I .oe_async_reset = "none";
defparam \RT[2]~I .oe_power_up = "low";
defparam \RT[2]~I .oe_register_mode = "none";
defparam \RT[2]~I .oe_sync_reset = "none";
defparam \RT[2]~I .operation_mode = "output";
defparam \RT[2]~I .output_async_reset = "none";
defparam \RT[2]~I .output_power_up = "low";
defparam \RT[2]~I .output_register_mode = "none";
defparam \RT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RT[1]~I (
	.datain(\inst4|inst3|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT[1]));
// synopsys translate_off
defparam \RT[1]~I .input_async_reset = "none";
defparam \RT[1]~I .input_power_up = "low";
defparam \RT[1]~I .input_register_mode = "none";
defparam \RT[1]~I .input_sync_reset = "none";
defparam \RT[1]~I .oe_async_reset = "none";
defparam \RT[1]~I .oe_power_up = "low";
defparam \RT[1]~I .oe_register_mode = "none";
defparam \RT[1]~I .oe_sync_reset = "none";
defparam \RT[1]~I .operation_mode = "output";
defparam \RT[1]~I .output_async_reset = "none";
defparam \RT[1]~I .output_power_up = "low";
defparam \RT[1]~I .output_register_mode = "none";
defparam \RT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RT[0]~I (
	.datain(\inst4|inst3|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RT[0]));
// synopsys translate_off
defparam \RT[0]~I .input_async_reset = "none";
defparam \RT[0]~I .input_power_up = "low";
defparam \RT[0]~I .input_register_mode = "none";
defparam \RT[0]~I .input_sync_reset = "none";
defparam \RT[0]~I .oe_async_reset = "none";
defparam \RT[0]~I .oe_power_up = "low";
defparam \RT[0]~I .oe_register_mode = "none";
defparam \RT[0]~I .oe_sync_reset = "none";
defparam \RT[0]~I .operation_mode = "output";
defparam \RT[0]~I .output_async_reset = "none";
defparam \RT[0]~I .output_power_up = "low";
defparam \RT[0]~I .output_register_mode = "none";
defparam \RT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SHAMT[4]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SHAMT[4]));
// synopsys translate_off
defparam \SHAMT[4]~I .input_async_reset = "none";
defparam \SHAMT[4]~I .input_power_up = "low";
defparam \SHAMT[4]~I .input_register_mode = "none";
defparam \SHAMT[4]~I .input_sync_reset = "none";
defparam \SHAMT[4]~I .oe_async_reset = "none";
defparam \SHAMT[4]~I .oe_power_up = "low";
defparam \SHAMT[4]~I .oe_register_mode = "none";
defparam \SHAMT[4]~I .oe_sync_reset = "none";
defparam \SHAMT[4]~I .operation_mode = "output";
defparam \SHAMT[4]~I .output_async_reset = "none";
defparam \SHAMT[4]~I .output_power_up = "low";
defparam \SHAMT[4]~I .output_register_mode = "none";
defparam \SHAMT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SHAMT[3]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SHAMT[3]));
// synopsys translate_off
defparam \SHAMT[3]~I .input_async_reset = "none";
defparam \SHAMT[3]~I .input_power_up = "low";
defparam \SHAMT[3]~I .input_register_mode = "none";
defparam \SHAMT[3]~I .input_sync_reset = "none";
defparam \SHAMT[3]~I .oe_async_reset = "none";
defparam \SHAMT[3]~I .oe_power_up = "low";
defparam \SHAMT[3]~I .oe_register_mode = "none";
defparam \SHAMT[3]~I .oe_sync_reset = "none";
defparam \SHAMT[3]~I .operation_mode = "output";
defparam \SHAMT[3]~I .output_async_reset = "none";
defparam \SHAMT[3]~I .output_power_up = "low";
defparam \SHAMT[3]~I .output_register_mode = "none";
defparam \SHAMT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SHAMT[2]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SHAMT[2]));
// synopsys translate_off
defparam \SHAMT[2]~I .input_async_reset = "none";
defparam \SHAMT[2]~I .input_power_up = "low";
defparam \SHAMT[2]~I .input_register_mode = "none";
defparam \SHAMT[2]~I .input_sync_reset = "none";
defparam \SHAMT[2]~I .oe_async_reset = "none";
defparam \SHAMT[2]~I .oe_power_up = "low";
defparam \SHAMT[2]~I .oe_register_mode = "none";
defparam \SHAMT[2]~I .oe_sync_reset = "none";
defparam \SHAMT[2]~I .operation_mode = "output";
defparam \SHAMT[2]~I .output_async_reset = "none";
defparam \SHAMT[2]~I .output_power_up = "low";
defparam \SHAMT[2]~I .output_register_mode = "none";
defparam \SHAMT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SHAMT[1]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SHAMT[1]));
// synopsys translate_off
defparam \SHAMT[1]~I .input_async_reset = "none";
defparam \SHAMT[1]~I .input_power_up = "low";
defparam \SHAMT[1]~I .input_register_mode = "none";
defparam \SHAMT[1]~I .input_sync_reset = "none";
defparam \SHAMT[1]~I .oe_async_reset = "none";
defparam \SHAMT[1]~I .oe_power_up = "low";
defparam \SHAMT[1]~I .oe_register_mode = "none";
defparam \SHAMT[1]~I .oe_sync_reset = "none";
defparam \SHAMT[1]~I .operation_mode = "output";
defparam \SHAMT[1]~I .output_async_reset = "none";
defparam \SHAMT[1]~I .output_power_up = "low";
defparam \SHAMT[1]~I .output_register_mode = "none";
defparam \SHAMT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SHAMT[0]~I (
	.datain(\inst4|inst3|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SHAMT[0]));
// synopsys translate_off
defparam \SHAMT[0]~I .input_async_reset = "none";
defparam \SHAMT[0]~I .input_power_up = "low";
defparam \SHAMT[0]~I .input_register_mode = "none";
defparam \SHAMT[0]~I .input_sync_reset = "none";
defparam \SHAMT[0]~I .oe_async_reset = "none";
defparam \SHAMT[0]~I .oe_power_up = "low";
defparam \SHAMT[0]~I .oe_register_mode = "none";
defparam \SHAMT[0]~I .oe_sync_reset = "none";
defparam \SHAMT[0]~I .operation_mode = "output";
defparam \SHAMT[0]~I .output_async_reset = "none";
defparam \SHAMT[0]~I .output_power_up = "low";
defparam \SHAMT[0]~I .output_register_mode = "none";
defparam \SHAMT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ENABLE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENABLE));
// synopsys translate_off
defparam \ENABLE~I .input_async_reset = "none";
defparam \ENABLE~I .input_power_up = "low";
defparam \ENABLE~I .input_register_mode = "none";
defparam \ENABLE~I .input_sync_reset = "none";
defparam \ENABLE~I .oe_async_reset = "none";
defparam \ENABLE~I .oe_power_up = "low";
defparam \ENABLE~I .oe_register_mode = "none";
defparam \ENABLE~I .oe_sync_reset = "none";
defparam \ENABLE~I .operation_mode = "input";
defparam \ENABLE~I .output_async_reset = "none";
defparam \ENABLE~I .output_power_up = "low";
defparam \ENABLE~I .output_register_mode = "none";
defparam \ENABLE~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
