set_min_delay 10 -rise -from clk2 -fall_through ff1 -rise_to clk1 -ignore_clock_latency -probe -reset_path
