
# Accepted papers

_This is the preliminary list of accepted papers and posters accepted at PACT 2023._

* **A Silicon Photonic Multi-DNN Accelerator**, Yuan Li, _George Washington University_, Ahmed Louri, _George Washington University_, Avinash Karanth, _Ohio University_

* **Accelerating Decision-Tree-based Inference through Adaptive Parallelization**, Jan van Lunteren, _IBM Research_

* **Architecture-Aware Currying**, Mahmut Taylan Kandemir, _The Pennsylvania State University_, Gulsum Gudukbay Akbulut, _The Pennsylvania State University_, Wonil Choi, _Hanyang University_, Mustafa Karakoy, _TUBITAK-BILGEM_

* **Automatic Algorithm-Based Fault Tolerance (AABFT) of Stencil Computations**, Louis Narmour, _University of Rennes 1, CNRS, IRISA, Colorado State University_, Steven Derrien, _University of Rennes 1, CNRS, IRISA_, Sanjay Rajopadhye, _Colorado State University_

* **Barad-dur: Near-Storage Accelerator for Training Large Graph Neural Networks**, Jiyoung An, _University of California Irvine_, Sang-Woo Jun, _University of California Irvine_

* **Boustrophedonic Frames: Quasi-Optimal L2 Caching for Textures in GPUs**, Diya Joseph, _Polytechnic University of Catalonia_, Juan L. Arag√≥n, _University of Murcia_, Joan-Manuel Parcerisa, _Polytechnic University of Catalonia_, Antonio Gonzalez, _Polytechnic University of Catalonia_

* **CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions**, Sawan Singh, _University of Murcia_, Josue Feliu, _University of Murcia_, Manuel E. Acacio, _University of Murcia_, Alexandra Jimborean, _University of Murcia_, Alberto Ros, _University of Murcia_

* **Drishyam: An Image is Worth a Data Prefetcher**, Shubdeep Mohapatra, _Student at BITS Pilani_, Biswabandan Panda, _IIT Bombay_

* **G-Sparse: Compiler-Driven Acceleration for Generalized Sparse Computation for Graph Neural Networks on Modern GPUs**, Yue Jin, _Ant Group_, Heng Zhang, _Institute of Software, Chinese Academy of Sciences_, Chengying Huan, _Institute of Software, Chinese Academy of Sciences_, Yongchao Liu, _Ant Group_, Shuaiwen Leon Song, _Microsoft/University of Sydney_, Rui Zhao, _Ant Group_, Yao Zhang, _Microsoft_, Charles He, _Dipeak Ltd_, Wenguang Chen, _Ant Group_

* **Automatic Code Generation for High-Performance Graph Algorithms**, Zhen Peng, _Pacific Northwest National Laboratory_, Rizwan A. Ashraf, _Pacific Northwest National Laboratory_, Luanzheng Guo, _Pacific Northwest National Laboratory_, Ruiqin Tian, _Horizon Robotics_, Gokcen Kestor, _Pacific Northwest National Laboratory_

* **HugeGPT: Storing Guest Page Tables on Host Huge Pages to Accelerate Address Translation**, Weiwei Jia, _The University of Rhode Island_, Jiyuan Zhang, _University of Illinois Urbana-Champaign_, Jianchen Shan, _Hofstra University_, Yiming Du, _The University of Rhode Island_, Xiaoning Ding, _New Jersey Institute of Technology_, Tianyin Xu, _University of Illinois at Urbana-Champaign_

* **INTERPRET: Inter-Warp Register Reuse for GPU Tensor Core**, Jae Seok Kwak, _Yonsei University_, Myung Kuk Yoon, _Ewha Womans University_, Ipoom Jeong, _University of Illinois Urbana-Champaign_, Seunghyun Jin, _Yonsei University_, Won Woo Ro, _Yonsei University_

* **MBAPIS: Multi-Level Behavior Analysis Guided Program Interval Selection for Microarchitecture Studies**, Hongwei Cui, _School of Computer Science, Peking University_, Yujie Cui, _School of Computer Science, Peking University_, Honglan Zhan, _School of Computer Science, Peking University_, Shuhao Liang, _School of Computer Science, Peking University_, Xianhua Liu, _School of Computer Science, Peking University_, Chun Yang, _School of Computer Science, Peking University_, Xu Cheng, _School of Computer Science, Peking University_

* **GraphMini: Accelerating Subgraph Enumeration Using Auxiliary Graphs**, Juelin Liu, _University of Massachusetts Amherst_, Sandeep Polisetty, _University of Massachusetts Amherst_, Hui Guan, _University of Massachusetts Amherst_, Marco Serafini, _University of Massachusetts Amherst_

* **Parallelizing Maximal Clique Enumeration on GPUs**, Mohammad Almasri, _University of Illinois at Urbana-Champaign_, Yen-Hsiang Chang, _University of Illinois at Urbana-Champaign_, Izzat El Hajj, _American University of Beirut_, Rakesh Nagi, _University of Illinois at Urbana-Champaign_, Jinjun Xiong, _University at Buffalo_, Wen-mei Hwu, _NVIDIA, University of Illinois at Urbana-Champaign_

* **Performance Characterization of Popular DNN Models on Out-of-Order CPUs**, Pablo Prieto, _Universidad de Cantabria_, Pablo Abad, _Universidad de Cantabria_, Jose Angel Gregorio, _Universidad de Cantabria_, Valentin Puente, _Universidad de Cantabria_

* **PreFlush: Lightweight Hardware Prediction Mechanism for Cache Line Flush and Writeback**, Hussein Elnawawy, _North Carolina State University_, James Tuck, _North Carolina State University_, Gregory Byrd, _North Carolina State University_

* **SDM: Sharing-enabled Disaggregated Memory System with Cache Coherent Compute Express Link**, Hyokeun Lee, _North Carolina State University_, Kwanseok Choi, _Seoul National University_, Hyuk-Jae Lee, _Seoul National University_, Jaewoong Sim, _Seoul National University_

* **Separating Mechanism from Policy in STM**, Yaodong Sheng, _Lehigh University_, Ahmed Hassan, _Lehigh University_, Michael Spear, _Lehigh University_

* **SimplePIM: A Software Framework For Productive And Efficient In-Memory Processing**, Jinfan Chen, _ETH Zurich_, Juan Gomez Luna, _ETH Zurich_, Izzat El Hajj, _American University of Beirut_, YuXin Guo, _ETH Zurich_, Onur Mutlu, _ETH Zurich_

* **SpecCheck: A Tool for Systematic Identification of Vulnerable Transient Execution in gem5**, Zack McKevitt, _University of Colorado Boulder_, Ashutosh Trivedi, _University of Colorado Boulder_, Tamara Silbergleit Lehman, _University of Colorado Boulder_

* **TSUNAMI: a GPU implementation of the WFA algorithm**, Giulia Gerometta, _Politecnico di Milano_, Alberto Zeni, _Politecnico di Milano_, Marco D. Santambrogio, _Politecnico di Milano, Italy_

* **UWOmpùëùùëüùëú: UWOmp++ with Point-to-Point Synchronization, Reduction and Schedules**, Aditya Agrawal, _IIT Madras_, V. Krishna Nandivada, _IIT Madras_

* **Virtual PIM: Resource-aware Dynamic DPU Allocation and Workload Scheduling Framework on Multi-DPU PIM Architecture**, Donghyeon Kim, _Hanyang University_, Taehoon Kim, _Hanyang University_, Inyong Hwang, _Yonsei University_, Taehyeong Park, _Yonsei University_, Hanjun Kim, _Yonsei University_, Youngsok Kim, _Yonsei University_, Yongjun Park, _Yonsei University_

* **mlirSynth: Automatic, Retargetable Program Raising in Multi-Level IR using Program Synthesis**, Alexander Brauckmann, _University of Edinburgh_, Elizabeth Polgreen, _University of Edinburgh_, Tobias Grosser, _University of Edinburgh_, Michael O'Boyle, _University of Edinburgh_

# Accepted posters

* **A CPU-FPGA Holistic Source-To-Source Compilation Approach for Partitioning and Optimizing C/C++ Applications**, Tiago Santos, _Faculty of Engineering, University of Porto_, Jo√£o M. P. Cardoso, _Faculty of Engineering, University of Porto_, Jo√£o Bispo, _Faculty of Engineering, University of Porto_

* **Dynamic Allocation of Processor Cores to Graph Applications on Commodity Servers**, Lucia Pons, _Universitat Polit√®cnica de Val√®ncia_, Julio Sahuquillo, _Universitat Polit√®cnica de Val√®ncia_, Timothy M. Jones, _University of Cambridge_

* **Breaking the Complexity Barrier: Enhancing Quality of Service in Simultaneous Multithreading Processors**, G√ºrhan K√º√ß√ºk, _Yeditepe University_, Onur Demir, _Yeditepe University_, Sercan Sari, _Yeditepe University_, Yiƒüit Bilgin, _Yeditepe University_, Uƒüur Nezir, _Yeditepe University_, Mehmet Erdem √áakƒ±r, _Yeditepe University_

* **QeiHaN: An Energy-Efficient DNN Accelerator that Leverages Logarithmic Quantization in Near-Data Processing Architectures**, Bahareh Khabbazan, _Polytechnic University of Catalonia, Barcelona Tech (UPC)_, Marc Riera Villanueva, _Polytechnic University of Catalonia_, Antonio Gonzalez, _Polytechnic University of Catalonia_

* **Quickloop: An efficient, FPGA-accelerated exploration of parameterized DNN accelerators**, Tayyeb Mahmood, _Incheon National University_, Kashif Inayat, _Barcelona Supercomputing Center_, Jaeyong Chung, _Incheon National University_

* **Retargeting Applications for Heterogeneous Systems with the Tribble Source-to-Source Framework**, Lu√≠s Miguel Sousa, _Faculty of Engineering, University of Porto / INESC TEC_, Nuno Paulino, _Faculty of Engineering, University of Porto / INESC TEC_, Jo√£o Bispo, _Faculty of Engineering, University of Porto / INESC TEC_

* **SLIDEX: Sliding Window Extension for Image Processing**, Ra√∫l Taranco, _Polytechnic University of Catalonia_, Jose Maria Arnau, _Polytechnic University of Catalonia_, Antonio Gonzalez, _Polytechnic University of Catalonia_

* **Thread-to-Core Allocation in ARM Processors Building Synergistic Pairs**, Marta Navarro, _Universitat Polit√®cnica de Val√®ncia_, Josu√© Feliu P√©rez, _Universitat Polit√®cnica de Val√®ncia_, Salvador Petit, _Universitat Polit√®cnica de Val√®ncia_, Maria E. G√≥mez, _Universitat Polit√®cnica de Val√®ncia_, Victor Lixin, _HiSilicon_, Julio Sahuquillo, _Universitat Polit√®cnica de Val√®ncia_

* **SparseFT: Sparsity-aware Fault Tolerance for Reliable CNN Inference on GPUs**,  GwangeunByeon, _Sungkyunkwan University_, Seungtae Lee, _Sungkyunkwan University_, Seongwook Kim, _Sungkyunkwan university_, Yongjun Kim, _Sungkyunkwan University_, Prashant J. Nair, _University of British Columbia_, Seokin Hong, _Sungkyunkwan University_
