#ifndef __RADEON_REG_H__
#define __RADEON_REG_H__

#define RADEON_GEN_INT_STATUS 0x44
#define RADEON_GEN_INT_CNTL   0x40
#define RADEON_CAP_INT_CNTL   0x908
#define RADEON_CAP_INT_STATUS 0x90C

#define RADEON_CAP0_BUF0_OFFSET 	0x920
#define RADEON_CAP0_BUF1_OFFSET 	0x924
#define RADEON_CAP0_BUF0_EVEN_OFFSET 	0x928
#define RADEON_CAP0_BUF1_EVEN_OFFSET 	0x92C

#define RADEON_CAP0_BUF_PITCH		0x930
#define RADEON_CAP0_V_WINDOW		0x934

#define RADEON_CAP0_CONFIG		0x958

#define RADEON_DMA_GUI_STATUS    0x790
#define RADEON_DMA_GUI_TABLE_ADDR 0x780

#define RADEON_DMA_GUI_COMMAND__BYTE_COUNT_MASK                   0x001fffff
#define RADEON_DMA_GUI_COMMAND__INTDIS                            0x40000000
#define RADEON_DMA_GUI_COMMAND__EOL                               0x80000000



#endif
