Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 12 22:00:58 2024
| Host         : DESKTOP-FT7IFLH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timer_v1_control_sets_placed.rpt
| Design       : timer_v1
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |   180 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           25 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            8 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+---------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------+---------------------------+------------------+----------------+
|  TMR0_v_reg[2]_LDC_i_1_n_0 |               | TMR0_v_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[3]_LDC_i_1_n_0 |               | TMR0_v_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[1]_LDC_i_1_n_0 |               | TMR0_v_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[6]_LDC_i_1_n_0 |               | TMR0_v_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[5]_LDC_i_1_n_0 |               | TMR0_v_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[7]_LDC_i_1_n_0 |               | TMR0_v_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[4]_LDC_i_1_n_0 |               | TMR0_v_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  TMR0_v_reg[0]_LDC_i_1_n_0 |               | TMR0_v_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  |               | TMR0_v_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_temp                  | TMRIF_flag0   | btn_reset_IBUF            |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_temp                  | EN_IBUF       | TMR0_v_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG          |               |                           |                8 |             27 |
+----------------------------+---------------+---------------------------+------------------+----------------+


