# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_17_2s_comp_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp {C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:11 on Feb 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp" C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_pkg.sv 
# -- Compiling package q5_17_2s_comp_pkg
# -- Compiling interface myIntf
# 
# Top level modules:
# 	--none--
# End time: 16:57:11 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp {C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:11 on Feb 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp" C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv 
# -- Compiling package q5_17_2s_comp_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_2
# 
# Top level modules:
# 	q5_17_2s_comp_2
# End time: 16:57:11 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:09 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv 
# -- Compiling package q5_17_2s_comp_tb_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_tb
# 
# Top level modules:
# 	q5_17_2s_comp_tb
# End time: 16:58:09 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q5_17_2s_comp_2
# vsim work.q5_17_2s_comp_2 
# Start time: 16:58:17 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_2_sv_unit
# Loading work.q5_17_2s_comp_2
# ** Fatal: (vsim-3695) C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv(3): The interface port 'intf' must be passed an actual interface.
#    Time: 0 ps  Iteration: 0  Instance: /q5_17_2s_comp_2 File: C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 16:58:17 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.q5_17_2s_comp_tb
# vsim work.q5_17_2s_comp_tb 
# Start time: 16:58:22 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_tb_2_sv_unit
# Loading work.q5_17_2s_comp_tb
# Loading work.myIntf
# Loading work.q5_17_2s_comp_2_sv_unit
# Loading work.q5_17_2s_comp_2
# ** Error: (vsim-3773) C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv(6): Interface item 'clk' is not in modport 'DUT'.
#    Time: 0 ps  Iteration: 0  Instance: /q5_17_2s_comp_tb/dut File: C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Error loading design
# End time: 16:58:22 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:55 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv 
# -- Compiling package q5_17_2s_comp_tb_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_tb
# 
# Top level modules:
# 	q5_17_2s_comp_tb
# End time: 16:58:55 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q5_17_2s_comp_tb
# vsim work.q5_17_2s_comp_tb 
# Start time: 16:58:56 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_tb_2_sv_unit
# Loading work.q5_17_2s_comp_tb
# Loading work.myIntf
# Loading work.q5_17_2s_comp_2_sv_unit
# Loading work.q5_17_2s_comp_2
# ** Error: (vsim-3773) C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv(6): Interface item 'clk' is not in modport 'DUT'.
#    Time: 0 ps  Iteration: 0  Instance: /q5_17_2s_comp_tb/dut File: C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Error loading design
# End time: 16:58:56 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:08 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv 
# ** Warning: C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv(1): (vlog-13233) Design unit "q5_17_2s_comp_2_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package q5_17_2s_comp_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_2
# 
# Top level modules:
# 	q5_17_2s_comp_2
# End time: 16:59:08 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.q5_17_2s_comp_tb
# vsim work.q5_17_2s_comp_tb 
# Start time: 16:59:17 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_tb_2_sv_unit
# Loading work.q5_17_2s_comp_tb
# Loading work.myIntf
# Loading work.q5_17_2s_comp_2_sv_unit
# Loading work.q5_17_2s_comp_2
# ** Error: (vsim-3773) C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv(6): Interface item 'clk' is not in modport 'DUT'.
#    Time: 0 ps  Iteration: 0  Instance: /q5_17_2s_comp_tb/dut File: C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Error loading design
# End time: 16:59:17 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:25 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv 
# -- Compiling package q5_17_2s_comp_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_2
# 
# Top level modules:
# 	q5_17_2s_comp_2
# End time: 16:59:25 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:25 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv 
# -- Compiling package q5_17_2s_comp_tb_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_tb
# 
# Top level modules:
# 	q5_17_2s_comp_tb
# End time: 16:59:25 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q5_17_2s_comp_tb
# vsim work.q5_17_2s_comp_tb 
# Start time: 16:59:28 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_tb_2_sv_unit
# Loading work.q5_17_2s_comp_tb
# Loading work.myIntf
# Loading work.q5_17_2s_comp_2_sv_unit
# Loading work.q5_17_2s_comp_2
# ** Error: (vsim-3773) C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv(6): Interface item 'clk' is not in modport 'DUT'.
#    Time: 0 ps  Iteration: 0  Instance: /q5_17_2s_comp_tb/dut File: C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Error loading design
# End time: 16:59:28 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:47 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv 
# -- Compiling package q5_17_2s_comp_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_2
# 
# Top level modules:
# 	q5_17_2s_comp_2
# End time: 16:59:47 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_pkg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:47 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_pkg.sv 
# -- Compiling package q5_17_2s_comp_pkg
# -- Compiling interface myIntf
# 
# Top level modules:
# 	--none--
# End time: 16:59:47 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:47 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv 
# -- Compiling package q5_17_2s_comp_tb_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_tb
# 
# Top level modules:
# 	q5_17_2s_comp_tb
# End time: 16:59:47 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q5_17_2s_comp_tb
# vsim work.q5_17_2s_comp_tb 
# Start time: 16:59:49 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_tb_2_sv_unit
# Loading work.q5_17_2s_comp_tb
# Loading work.myIntf
# ** Error: (vsim-13) Recompile work.q5_17_2s_comp_2_sv_unit because work.q5_17_2s_comp_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.q5_17_2s_comp_2 after work.q5_17_2s_comp_2_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.q5_17_2s_comp_2 because work.q5_17_2s_comp_pkg has changed.
# Error loading design
# End time: 16:59:50 on Feb 06,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vlog -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:05 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_2.sv 
# -- Compiling package q5_17_2s_comp_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_2
# 
# Top level modules:
# 	q5_17_2s_comp_2
# End time: 17:00:05 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:05 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/q_5_17_2s_comp/q5_17_2s_comp_tb_2.sv 
# -- Compiling package q5_17_2s_comp_tb_2_sv_unit
# -- Importing package q5_17_2s_comp_pkg
# -- Compiling module q5_17_2s_comp_tb
# 
# Top level modules:
# 	q5_17_2s_comp_tb
# End time: 17:00:05 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q5_17_2s_comp_tb
# vsim work.q5_17_2s_comp_tb 
# Start time: 17:00:07 on Feb 06,2021
# Loading sv_std.std
# Loading work.q5_17_2s_comp_pkg
# Loading work.q5_17_2s_comp_tb_2_sv_unit
# Loading work.q5_17_2s_comp_tb
# Loading work.myIntf
# Loading work.q5_17_2s_comp_2_sv_unit
# Loading work.q5_17_2s_comp_2
add wave -position insertpoint  \
sim:/q5_17_2s_comp_tb/intf/clk \
sim:/q5_17_2s_comp_tb/intf/rst_b \
sim:/q5_17_2s_comp_tb/intf/stream \
sim:/q5_17_2s_comp_tb/intf/twos_comp
add wave -position insertpoint  \
sim:/q5_17_2s_comp_tb/state
run
# End time: 17:10:35 on Feb 06,2021, Elapsed time: 0:10:28
# Errors: 0, Warnings: 0
