{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749858959327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749858959327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 20:55:59 2025 " "Processing started: Fri Jun 13 20:55:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749858959327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858959327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste-sudoku -c teste-sudoku " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste-sudoku -c teste-sudoku" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858959327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749858959458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749858959458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste-sudoku.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste-sudoku.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste-sudoku " "Found entity 1: teste-sudoku" {  } { { "teste-sudoku.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749858963864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858963864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(95) " "Verilog HDL Expression warning at controller_reader.v(95): truncated literal to match 12 bits" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(101) " "Verilog HDL Expression warning at controller_reader.v(101): truncated literal to match 12 bits" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(112) " "Verilog HDL Expression warning at controller_reader.v(112): truncated literal to match 12 bits" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(118) " "Verilog HDL Expression warning at controller_reader.v(118): truncated literal to match 12 bits" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_reader " "Found entity 1: controller_reader" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749858963865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "controller_top.v(26) " "Verilog HDL Module Instantiation warning at controller_top.v(26): ignored dangling comma in List of Port Connections" {  } { { "controller_top.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_top.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_top " "Found entity 1: controller_top" {  } { { "controller_top.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749858963865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858963865 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "teste-sudoku.v(23) " "Verilog HDL Module Instantiation warning at teste-sudoku.v(23): ignored dangling comma in List of Port Connections" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1749858963866 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top teste-sudoku.v(9) " "Verilog Module Declaration warning at teste-sudoku.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749858963866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste-sudoku.v 1 1 " "Found 1 design units, including 1 entities, in source file teste-sudoku.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749858963866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858963866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749858963900 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "controller_output teste-sudoku.v(16) " "Verilog HDL warning at teste-sudoku.v(16): object controller_output used but never assigned" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749858963901 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "controller_output 0 teste-sudoku.v(16) " "Net \"controller_output\" at teste-sudoku.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749858963901 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "controller_select teste-sudoku.v(13) " "Output port \"controller_select\" at teste-sudoku.v(13) has no driver" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749858963901 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_top controller_top:controller " "Elaborating entity \"controller_top\" for hierarchy \"controller_top:controller\"" {  } { { "teste-sudoku.v" "controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749858963901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_reader controller_top:controller\|controller_reader:controller " "Elaborating entity \"controller_reader\" for hierarchy \"controller_top:controller\|controller_reader:controller\"" {  } { { "controller_top.v" "controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749858963902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode controller_reader.v(19) " "Verilog HDL or VHDL warning at controller_reader.v(19): object \"mode\" assigned a value but never read" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749858963902 "|top|controller_top:controller|controller_reader:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_reg controller_reader.v(24) " "Verilog HDL or VHDL warning at controller_reader.v(24): object \"led_reg\" assigned a value but never read" {  } { { "controller_reader.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/controller_reader.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749858963902 "|top|controller_top:controller|controller_reader:controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749858964124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "controller_select GND " "Pin \"controller_select\" is stuck at GND" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749858964130 "|top|controller_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749858964130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749858964132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749858964217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749858964217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controller_pins\[0\] " "No output dependent on input pin \"controller_pins\[0\]\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|controller_pins[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controller_pins\[1\] " "No output dependent on input pin \"controller_pins\[1\]\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|controller_pins[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controller_pins\[2\] " "No output dependent on input pin \"controller_pins\[2\]\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|controller_pins[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controller_pins\[3\] " "No output dependent on input pin \"controller_pins\[3\]\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|controller_pins[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controller_pins\[4\] " "No output dependent on input pin \"controller_pins\[4\]\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|controller_pins[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controller_pins\[5\] " "No output dependent on input pin \"controller_pins\[5\]\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|controller_pins[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "teste-sudoku.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/teste/teste-sudoku.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749858964236 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749858964236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749858964236 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749858964236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749858964236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749858964241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 20:56:04 2025 " "Processing ended: Fri Jun 13 20:56:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749858964241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749858964241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749858964241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749858964241 ""}
