
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f49c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003500  0801f62c  0801f62c  0002062c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022b2c  08022b2c  00024094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08022b2c  08022b2c  00023b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022b34  08022b34  00024094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022b34  08022b34  00023b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022b38  08022b38  00023b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08022b3c  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00024094  2**0
                  CONTENTS
 10 .bss          00012d24  20000094  20000094  00024094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012db8  20012db8  00024094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00024094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003fd25  00000000  00000000  000240c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a784  00000000  00000000  00063de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000030b8  00000000  00000000  0006e570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002612  00000000  00000000  00071628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000392c8  00000000  00000000  00073c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004ca44  00000000  00000000  000acf02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010886a  00000000  00000000  000f9946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  002021b0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d274  00000000  00000000  002021f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0020f468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801f614 	.word	0x0801f614

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0801f614 	.word	0x0801f614

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	@ 0x28
 8000640:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]
 8000646:	4b6b      	ldr	r3, [pc, #428]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	4a6a      	ldr	r2, [pc, #424]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6313      	str	r3, [r2, #48]	@ 0x30
 8000652:	4b68      	ldr	r3, [pc, #416]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	4b64      	ldr	r3, [pc, #400]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4a63      	ldr	r2, [pc, #396]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000668:	f043 0304 	orr.w	r3, r3, #4
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4b61      	ldr	r3, [pc, #388]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0304 	and.w	r3, r3, #4
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	4b5d      	ldr	r3, [pc, #372]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	4a5c      	ldr	r2, [pc, #368]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	6313      	str	r3, [r2, #48]	@ 0x30
 800068a:	4b5a      	ldr	r3, [pc, #360]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	f003 0308 	and.w	r3, r3, #8
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	4b56      	ldr	r3, [pc, #344]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a55      	ldr	r2, [pc, #340]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 80006a0:	f043 0310 	orr.w	r3, r3, #16
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a6:	4b53      	ldr	r3, [pc, #332]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	f003 0310 	and.w	r3, r3, #16
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80006b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006b6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	484b      	ldr	r0, [pc, #300]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006cc:	f005 faee 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80006d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006d4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4619      	mov	r1, r3
 80006dc:	4847      	ldr	r0, [pc, #284]	@ (80007fc <_7SEG_GPIO_Init+0x1c0>)
 80006de:	f005 fae5 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 80006e2:	2340      	movs	r3, #64	@ 0x40
 80006e4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4842      	ldr	r0, [pc, #264]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006ee:	f005 fadd 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80006f2:	2320      	movs	r3, #32
 80006f4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	4619      	mov	r1, r3
 80006fc:	483e      	ldr	r0, [pc, #248]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006fe:	f005 fad5 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000702:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000706:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	4619      	mov	r1, r3
 800070e:	483c      	ldr	r0, [pc, #240]	@ (8000800 <_7SEG_GPIO_Init+0x1c4>)
 8000710:	f005 facc 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000714:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000718:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	4837      	ldr	r0, [pc, #220]	@ (8000800 <_7SEG_GPIO_Init+0x1c4>)
 8000722:	f005 fac3 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8000726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800072a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	4831      	ldr	r0, [pc, #196]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 8000734:	f005 faba 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000738:	2380      	movs	r3, #128	@ 0x80
 800073a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	482d      	ldr	r0, [pc, #180]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 8000744:	f005 fab2 	bl	8005cac <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800074c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	482b      	ldr	r0, [pc, #172]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 8000756:	f005 faa9 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800075a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800075e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4827      	ldr	r0, [pc, #156]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 8000768:	f005 faa0 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800076c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000770:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	4822      	ldr	r0, [pc, #136]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800077a:	f005 fa97 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 800077e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000782:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	481e      	ldr	r0, [pc, #120]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800078c:	f005 fa8e 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8000790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000794:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	4819      	ldr	r0, [pc, #100]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800079e:	f005 fa85 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80007a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	4815      	ldr	r0, [pc, #84]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007b0:	f005 fa7c 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80007b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80007ba:	f107 0314 	add.w	r3, r7, #20
 80007be:	4619      	mov	r1, r3
 80007c0:	4810      	ldr	r0, [pc, #64]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007c2:	f005 fa73 	bl	8005cac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80007c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	480c      	ldr	r0, [pc, #48]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007d4:	f005 fa6a 	bl	8005cac <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80007d8:	2201      	movs	r2, #1
 80007da:	2100      	movs	r1, #0
 80007dc:	2000      	movs	r0, #0
 80007de:	f000 f813 	bl	8000808 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 80007e2:	2201      	movs	r2, #1
 80007e4:	2100      	movs	r1, #0
 80007e6:	2001      	movs	r0, #1
 80007e8:	f000 f80e 	bl	8000808 <_7SEG_SetNumber>
}
 80007ec:	bf00      	nop
 80007ee:	3728      	adds	r7, #40	@ 0x28
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40020c00 	.word	0x40020c00
 80007fc:	40020000 	.word	0x40020000
 8000800:	40020800 	.word	0x40020800
 8000804:	40021000 	.word	0x40021000

08000808 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	2b00      	cmp	r3, #0
 8000818:	f040 81dc 	bne.w	8000bd4 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	4bcb      	ldr	r3, [pc, #812]	@ (8000b4c <_7SEG_SetNumber+0x344>)
 8000820:	fb83 2301 	smull	r2, r3, r3, r1
 8000824:	109a      	asrs	r2, r3, #2
 8000826:	17cb      	asrs	r3, r1, #31
 8000828:	1ad2      	subs	r2, r2, r3
 800082a:	4613      	mov	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4413      	add	r3, r2
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	1aca      	subs	r2, r1, r3
 8000834:	2a09      	cmp	r2, #9
 8000836:	f200 81ba 	bhi.w	8000bae <_7SEG_SetNumber+0x3a6>
 800083a:	a301      	add	r3, pc, #4	@ (adr r3, 8000840 <_7SEG_SetNumber+0x38>)
 800083c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000840:	08000869 	.word	0x08000869
 8000844:	080008bb 	.word	0x080008bb
 8000848:	0800090d 	.word	0x0800090d
 800084c:	0800095f 	.word	0x0800095f
 8000850:	080009b1 	.word	0x080009b1
 8000854:	08000a03 	.word	0x08000a03
 8000858:	08000a55 	.word	0x08000a55
 800085c:	08000aa7 	.word	0x08000aa7
 8000860:	08000af9 	.word	0x08000af9
 8000864:	08000b5d 	.word	0x08000b5d
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800086e:	48b8      	ldr	r0, [pc, #736]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000870:	f005 fbd0 	bl	8006014 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800087a:	48b6      	ldr	r0, [pc, #728]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 800087c:	f005 fbca 	bl	8006014 <HAL_GPIO_WritePin>
 8000880:	2200      	movs	r2, #0
 8000882:	2140      	movs	r1, #64	@ 0x40
 8000884:	48b2      	ldr	r0, [pc, #712]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000886:	f005 fbc5 	bl	8006014 <HAL_GPIO_WritePin>
 800088a:	2200      	movs	r2, #0
 800088c:	2120      	movs	r1, #32
 800088e:	48b0      	ldr	r0, [pc, #704]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000890:	f005 fbc0 	bl	8006014 <HAL_GPIO_WritePin>
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800089a:	48af      	ldr	r0, [pc, #700]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 800089c:	f005 fbba 	bl	8006014 <HAL_GPIO_WritePin>
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008a6:	48ac      	ldr	r0, [pc, #688]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008a8:	f005 fbb4 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80008ac:	2201      	movs	r2, #1
 80008ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b2:	48a7      	ldr	r0, [pc, #668]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008b4:	f005 fbae 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 80008b8:	e179      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008c0:	48a4      	ldr	r0, [pc, #656]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 80008c2:	f005 fba7 	bl	8006014 <HAL_GPIO_WritePin>
 80008c6:	2200      	movs	r2, #0
 80008c8:	2140      	movs	r1, #64	@ 0x40
 80008ca:	48a1      	ldr	r0, [pc, #644]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008cc:	f005 fba2 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80008d0:	2201      	movs	r2, #1
 80008d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008d6:	489e      	ldr	r0, [pc, #632]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008d8:	f005 fb9c 	bl	8006014 <HAL_GPIO_WritePin>
 80008dc:	2201      	movs	r2, #1
 80008de:	2120      	movs	r1, #32
 80008e0:	489b      	ldr	r0, [pc, #620]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008e2:	f005 fb97 	bl	8006014 <HAL_GPIO_WritePin>
 80008e6:	2201      	movs	r2, #1
 80008e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ec:	489a      	ldr	r0, [pc, #616]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008ee:	f005 fb91 	bl	8006014 <HAL_GPIO_WritePin>
 80008f2:	2201      	movs	r2, #1
 80008f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f8:	4897      	ldr	r0, [pc, #604]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008fa:	f005 fb8b 	bl	8006014 <HAL_GPIO_WritePin>
 80008fe:	2201      	movs	r2, #1
 8000900:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000904:	4892      	ldr	r0, [pc, #584]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000906:	f005 fb85 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 800090a:	e150      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000912:	488f      	ldr	r0, [pc, #572]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000914:	f005 fb7e 	bl	8006014 <HAL_GPIO_WritePin>
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800091e:	488d      	ldr	r0, [pc, #564]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000920:	f005 fb78 	bl	8006014 <HAL_GPIO_WritePin>
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800092a:	4889      	ldr	r0, [pc, #548]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800092c:	f005 fb72 	bl	8006014 <HAL_GPIO_WritePin>
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000936:	4888      	ldr	r0, [pc, #544]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000938:	f005 fb6c 	bl	8006014 <HAL_GPIO_WritePin>
 800093c:	2200      	movs	r2, #0
 800093e:	2120      	movs	r1, #32
 8000940:	4883      	ldr	r0, [pc, #524]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000942:	f005 fb67 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8000946:	2201      	movs	r2, #1
 8000948:	2140      	movs	r1, #64	@ 0x40
 800094a:	4881      	ldr	r0, [pc, #516]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800094c:	f005 fb62 	bl	8006014 <HAL_GPIO_WritePin>
 8000950:	2201      	movs	r2, #1
 8000952:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000956:	4880      	ldr	r0, [pc, #512]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000958:	f005 fb5c 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 800095c:	e127      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800095e:	2200      	movs	r2, #0
 8000960:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000964:	487a      	ldr	r0, [pc, #488]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000966:	f005 fb55 	bl	8006014 <HAL_GPIO_WritePin>
 800096a:	2200      	movs	r2, #0
 800096c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000970:	4878      	ldr	r0, [pc, #480]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000972:	f005 fb4f 	bl	8006014 <HAL_GPIO_WritePin>
 8000976:	2200      	movs	r2, #0
 8000978:	2140      	movs	r1, #64	@ 0x40
 800097a:	4875      	ldr	r0, [pc, #468]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800097c:	f005 fb4a 	bl	8006014 <HAL_GPIO_WritePin>
 8000980:	2200      	movs	r2, #0
 8000982:	2120      	movs	r1, #32
 8000984:	4872      	ldr	r0, [pc, #456]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000986:	f005 fb45 	bl	8006014 <HAL_GPIO_WritePin>
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000990:	486f      	ldr	r0, [pc, #444]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000992:	f005 fb3f 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099c:	486e      	ldr	r0, [pc, #440]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 800099e:	f005 fb39 	bl	8006014 <HAL_GPIO_WritePin>
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009a8:	486b      	ldr	r0, [pc, #428]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009aa:	f005 fb33 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 80009ae:	e0fe      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b6:	4868      	ldr	r0, [pc, #416]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009b8:	f005 fb2c 	bl	8006014 <HAL_GPIO_WritePin>
 80009bc:	2200      	movs	r2, #0
 80009be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009c2:	4863      	ldr	r0, [pc, #396]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009c4:	f005 fb26 	bl	8006014 <HAL_GPIO_WritePin>
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ce:	4861      	ldr	r0, [pc, #388]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 80009d0:	f005 fb20 	bl	8006014 <HAL_GPIO_WritePin>
 80009d4:	2200      	movs	r2, #0
 80009d6:	2140      	movs	r1, #64	@ 0x40
 80009d8:	485d      	ldr	r0, [pc, #372]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009da:	f005 fb1b 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009e4:	485a      	ldr	r0, [pc, #360]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009e6:	f005 fb15 	bl	8006014 <HAL_GPIO_WritePin>
 80009ea:	2201      	movs	r2, #1
 80009ec:	2120      	movs	r1, #32
 80009ee:	4858      	ldr	r0, [pc, #352]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009f0:	f005 fb10 	bl	8006014 <HAL_GPIO_WritePin>
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4857      	ldr	r0, [pc, #348]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009fc:	f005 fb0a 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000a00:	e0d5      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a08:	4851      	ldr	r0, [pc, #324]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a0a:	f005 fb03 	bl	8006014 <HAL_GPIO_WritePin>
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a14:	4850      	ldr	r0, [pc, #320]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a16:	f005 fafd 	bl	8006014 <HAL_GPIO_WritePin>
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a20:	484b      	ldr	r0, [pc, #300]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a22:	f005 faf7 	bl	8006014 <HAL_GPIO_WritePin>
 8000a26:	2200      	movs	r2, #0
 8000a28:	2140      	movs	r1, #64	@ 0x40
 8000a2a:	4849      	ldr	r0, [pc, #292]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a2c:	f005 faf2 	bl	8006014 <HAL_GPIO_WritePin>
 8000a30:	2200      	movs	r2, #0
 8000a32:	2120      	movs	r1, #32
 8000a34:	4846      	ldr	r0, [pc, #280]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a36:	f005 faed 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a40:	4844      	ldr	r0, [pc, #272]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000a42:	f005 fae7 	bl	8006014 <HAL_GPIO_WritePin>
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4c:	4842      	ldr	r0, [pc, #264]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a4e:	f005 fae1 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000a52:	e0ac      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a5a:	483d      	ldr	r0, [pc, #244]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a5c:	f005 fada 	bl	8006014 <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	2140      	movs	r1, #64	@ 0x40
 8000a64:	483a      	ldr	r0, [pc, #232]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a66:	f005 fad5 	bl	8006014 <HAL_GPIO_WritePin>
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2120      	movs	r1, #32
 8000a6e:	4838      	ldr	r0, [pc, #224]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a70:	f005 fad0 	bl	8006014 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a7a:	4837      	ldr	r0, [pc, #220]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a7c:	f005 faca 	bl	8006014 <HAL_GPIO_WritePin>
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a86:	4834      	ldr	r0, [pc, #208]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a88:	f005 fac4 	bl	8006014 <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a92:	482f      	ldr	r0, [pc, #188]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a94:	f005 fabe 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a9e:	482d      	ldr	r0, [pc, #180]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000aa0:	f005 fab8 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000aa4:	e083      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	482a      	ldr	r0, [pc, #168]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000aae:	f005 fab1 	bl	8006014 <HAL_GPIO_WritePin>
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ab8:	4825      	ldr	r0, [pc, #148]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000aba:	f005 faab 	bl	8006014 <HAL_GPIO_WritePin>
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ac4:	4823      	ldr	r0, [pc, #140]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000ac6:	f005 faa5 	bl	8006014 <HAL_GPIO_WritePin>
 8000aca:	2200      	movs	r2, #0
 8000acc:	2140      	movs	r1, #64	@ 0x40
 8000ace:	4820      	ldr	r0, [pc, #128]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000ad0:	f005 faa0 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	2120      	movs	r1, #32
 8000ad8:	481d      	ldr	r0, [pc, #116]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000ada:	f005 fa9b 	bl	8006014 <HAL_GPIO_WritePin>
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ae4:	481c      	ldr	r0, [pc, #112]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000ae6:	f005 fa95 	bl	8006014 <HAL_GPIO_WritePin>
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000af0:	4817      	ldr	r0, [pc, #92]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000af2:	f005 fa8f 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000af6:	e05a      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000af8:	2200      	movs	r2, #0
 8000afa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000afe:	4814      	ldr	r0, [pc, #80]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b00:	f005 fa88 	bl	8006014 <HAL_GPIO_WritePin>
 8000b04:	2200      	movs	r2, #0
 8000b06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b0a:	4812      	ldr	r0, [pc, #72]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000b0c:	f005 fa82 	bl	8006014 <HAL_GPIO_WritePin>
 8000b10:	2200      	movs	r2, #0
 8000b12:	2140      	movs	r1, #64	@ 0x40
 8000b14:	480e      	ldr	r0, [pc, #56]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b16:	f005 fa7d 	bl	8006014 <HAL_GPIO_WritePin>
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2120      	movs	r1, #32
 8000b1e:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b20:	f005 fa78 	bl	8006014 <HAL_GPIO_WritePin>
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b2a:	480b      	ldr	r0, [pc, #44]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000b2c:	f005 fa72 	bl	8006014 <HAL_GPIO_WritePin>
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b36:	4808      	ldr	r0, [pc, #32]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000b38:	f005 fa6c 	bl	8006014 <HAL_GPIO_WritePin>
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b42:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b44:	f005 fa66 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000b48:	e031      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
 8000b4a:	bf00      	nop
 8000b4c:	66666667 	.word	0x66666667
 8000b50:	40020c00 	.word	0x40020c00
 8000b54:	40020000 	.word	0x40020000
 8000b58:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b62:	48c8      	ldr	r0, [pc, #800]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b64:	f005 fa56 	bl	8006014 <HAL_GPIO_WritePin>
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b6e:	48c6      	ldr	r0, [pc, #792]	@ (8000e88 <_7SEG_SetNumber+0x680>)
 8000b70:	f005 fa50 	bl	8006014 <HAL_GPIO_WritePin>
 8000b74:	2200      	movs	r2, #0
 8000b76:	2140      	movs	r1, #64	@ 0x40
 8000b78:	48c2      	ldr	r0, [pc, #776]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b7a:	f005 fa4b 	bl	8006014 <HAL_GPIO_WritePin>
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2120      	movs	r1, #32
 8000b82:	48c0      	ldr	r0, [pc, #768]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b84:	f005 fa46 	bl	8006014 <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b8e:	48bf      	ldr	r0, [pc, #764]	@ (8000e8c <_7SEG_SetNumber+0x684>)
 8000b90:	f005 fa40 	bl	8006014 <HAL_GPIO_WritePin>
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b9a:	48ba      	ldr	r0, [pc, #744]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b9c:	f005 fa3a 	bl	8006014 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba6:	48b9      	ldr	r0, [pc, #740]	@ (8000e8c <_7SEG_SetNumber+0x684>)
 8000ba8:	f005 fa34 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000bac:	bf00      	nop
		}

		if(dp == ON)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d105      	bne.n	8000bc0 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2180      	movs	r1, #128	@ 0x80
 8000bb8:	48b2      	ldr	r0, [pc, #712]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000bba:	f005 fa2b 	bl	8006014 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000bbe:	e1ff      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 81fc 	bne.w	8000fc0 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2180      	movs	r1, #128	@ 0x80
 8000bcc:	48ad      	ldr	r0, [pc, #692]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000bce:	f005 fa21 	bl	8006014 <HAL_GPIO_WritePin>
}
 8000bd2:	e1f5      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	f040 81f2 	bne.w	8000fc0 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000bdc:	68b9      	ldr	r1, [r7, #8]
 8000bde:	4bac      	ldr	r3, [pc, #688]	@ (8000e90 <_7SEG_SetNumber+0x688>)
 8000be0:	fb83 2301 	smull	r2, r3, r3, r1
 8000be4:	109a      	asrs	r2, r3, #2
 8000be6:	17cb      	asrs	r3, r1, #31
 8000be8:	1ad2      	subs	r2, r2, r3
 8000bea:	4613      	mov	r3, r2
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	1aca      	subs	r2, r1, r3
 8000bf4:	2a09      	cmp	r2, #9
 8000bf6:	f200 81d0 	bhi.w	8000f9a <_7SEG_SetNumber+0x792>
 8000bfa:	a301      	add	r3, pc, #4	@ (adr r3, 8000c00 <_7SEG_SetNumber+0x3f8>)
 8000bfc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000c00:	08000c29 	.word	0x08000c29
 8000c04:	08000c7f 	.word	0x08000c7f
 8000c08:	08000cd5 	.word	0x08000cd5
 8000c0c:	08000d2b 	.word	0x08000d2b
 8000c10:	08000d81 	.word	0x08000d81
 8000c14:	08000dd7 	.word	0x08000dd7
 8000c18:	08000e2d 	.word	0x08000e2d
 8000c1c:	08000e99 	.word	0x08000e99
 8000c20:	08000eef 	.word	0x08000eef
 8000c24:	08000f45 	.word	0x08000f45
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c2e:	4899      	ldr	r0, [pc, #612]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c30:	f005 f9f0 	bl	8006014 <HAL_GPIO_WritePin>
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c3a:	4896      	ldr	r0, [pc, #600]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f005 f9ea 	bl	8006014 <HAL_GPIO_WritePin>
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c46:	4893      	ldr	r0, [pc, #588]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c48:	f005 f9e4 	bl	8006014 <HAL_GPIO_WritePin>
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c52:	4890      	ldr	r0, [pc, #576]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c54:	f005 f9de 	bl	8006014 <HAL_GPIO_WritePin>
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c5e:	488d      	ldr	r0, [pc, #564]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c60:	f005 f9d8 	bl	8006014 <HAL_GPIO_WritePin>
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c6a:	488a      	ldr	r0, [pc, #552]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c6c:	f005 f9d2 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c76:	4887      	ldr	r0, [pc, #540]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c78:	f005 f9cc 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000c7c:	e18d      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c84:	4883      	ldr	r0, [pc, #524]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c86:	f005 f9c5 	bl	8006014 <HAL_GPIO_WritePin>
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c90:	4880      	ldr	r0, [pc, #512]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c92:	f005 f9bf 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c9c:	487d      	ldr	r0, [pc, #500]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f005 f9b9 	bl	8006014 <HAL_GPIO_WritePin>
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ca8:	487a      	ldr	r0, [pc, #488]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000caa:	f005 f9b3 	bl	8006014 <HAL_GPIO_WritePin>
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cb4:	4877      	ldr	r0, [pc, #476]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cb6:	f005 f9ad 	bl	8006014 <HAL_GPIO_WritePin>
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cc0:	4874      	ldr	r0, [pc, #464]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cc2:	f005 f9a7 	bl	8006014 <HAL_GPIO_WritePin>
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4871      	ldr	r0, [pc, #452]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cce:	f005 f9a1 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000cd2:	e162      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	486e      	ldr	r0, [pc, #440]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f005 f99a 	bl	8006014 <HAL_GPIO_WritePin>
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ce6:	486b      	ldr	r0, [pc, #428]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f005 f994 	bl	8006014 <HAL_GPIO_WritePin>
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf2:	4868      	ldr	r0, [pc, #416]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f005 f98e 	bl	8006014 <HAL_GPIO_WritePin>
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cfe:	4865      	ldr	r0, [pc, #404]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d00:	f005 f988 	bl	8006014 <HAL_GPIO_WritePin>
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d0a:	4862      	ldr	r0, [pc, #392]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d0c:	f005 f982 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d16:	485f      	ldr	r0, [pc, #380]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d18:	f005 f97c 	bl	8006014 <HAL_GPIO_WritePin>
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d22:	485c      	ldr	r0, [pc, #368]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d24:	f005 f976 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000d28:	e137      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d30:	4858      	ldr	r0, [pc, #352]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d32:	f005 f96f 	bl	8006014 <HAL_GPIO_WritePin>
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	4855      	ldr	r0, [pc, #340]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f005 f969 	bl	8006014 <HAL_GPIO_WritePin>
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d48:	4852      	ldr	r0, [pc, #328]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f005 f963 	bl	8006014 <HAL_GPIO_WritePin>
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d54:	484f      	ldr	r0, [pc, #316]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d56:	f005 f95d 	bl	8006014 <HAL_GPIO_WritePin>
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	484c      	ldr	r0, [pc, #304]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d62:	f005 f957 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d6c:	4849      	ldr	r0, [pc, #292]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d6e:	f005 f951 	bl	8006014 <HAL_GPIO_WritePin>
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d78:	4846      	ldr	r0, [pc, #280]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d7a:	f005 f94b 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000d7e:	e10c      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	4843      	ldr	r0, [pc, #268]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d88:	f005 f944 	bl	8006014 <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4840      	ldr	r0, [pc, #256]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d94:	f005 f93e 	bl	8006014 <HAL_GPIO_WritePin>
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	483d      	ldr	r0, [pc, #244]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000da0:	f005 f938 	bl	8006014 <HAL_GPIO_WritePin>
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000daa:	483a      	ldr	r0, [pc, #232]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dac:	f005 f932 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000db6:	4837      	ldr	r0, [pc, #220]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000db8:	f005 f92c 	bl	8006014 <HAL_GPIO_WritePin>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dc2:	4834      	ldr	r0, [pc, #208]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dc4:	f005 f926 	bl	8006014 <HAL_GPIO_WritePin>
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dce:	4831      	ldr	r0, [pc, #196]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dd0:	f005 f920 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000dd4:	e0e1      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ddc:	482d      	ldr	r0, [pc, #180]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dde:	f005 f919 	bl	8006014 <HAL_GPIO_WritePin>
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000de8:	482a      	ldr	r0, [pc, #168]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dea:	f005 f913 	bl	8006014 <HAL_GPIO_WritePin>
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000df4:	4827      	ldr	r0, [pc, #156]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000df6:	f005 f90d 	bl	8006014 <HAL_GPIO_WritePin>
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e00:	4824      	ldr	r0, [pc, #144]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e02:	f005 f907 	bl	8006014 <HAL_GPIO_WritePin>
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e0c:	4821      	ldr	r0, [pc, #132]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e0e:	f005 f901 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e18:	481e      	ldr	r0, [pc, #120]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e1a:	f005 f8fb 	bl	8006014 <HAL_GPIO_WritePin>
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e24:	481b      	ldr	r0, [pc, #108]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e26:	f005 f8f5 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000e2a:	e0b6      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e32:	4818      	ldr	r0, [pc, #96]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e34:	f005 f8ee 	bl	8006014 <HAL_GPIO_WritePin>
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e3e:	4815      	ldr	r0, [pc, #84]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e40:	f005 f8e8 	bl	8006014 <HAL_GPIO_WritePin>
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e4a:	4812      	ldr	r0, [pc, #72]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e4c:	f005 f8e2 	bl	8006014 <HAL_GPIO_WritePin>
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e56:	480f      	ldr	r0, [pc, #60]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e58:	f005 f8dc 	bl	8006014 <HAL_GPIO_WritePin>
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e62:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e64:	f005 f8d6 	bl	8006014 <HAL_GPIO_WritePin>
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e6e:	4809      	ldr	r0, [pc, #36]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e70:	f005 f8d0 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000e74:	2201      	movs	r2, #1
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	4806      	ldr	r0, [pc, #24]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e7c:	f005 f8ca 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000e80:	e08b      	b.n	8000f9a <_7SEG_SetNumber+0x792>
 8000e82:	bf00      	nop
 8000e84:	40020c00 	.word	0x40020c00
 8000e88:	40020000 	.word	0x40020000
 8000e8c:	40020800 	.word	0x40020800
 8000e90:	66666667 	.word	0x66666667
 8000e94:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f005 f8b8 	bl	8006014 <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eaa:	4847      	ldr	r0, [pc, #284]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000eac:	f005 f8b2 	bl	8006014 <HAL_GPIO_WritePin>
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eb6:	4844      	ldr	r0, [pc, #272]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f005 f8ac 	bl	8006014 <HAL_GPIO_WritePin>
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4841      	ldr	r0, [pc, #260]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ec4:	f005 f8a6 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ece:	483e      	ldr	r0, [pc, #248]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ed0:	f005 f8a0 	bl	8006014 <HAL_GPIO_WritePin>
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eda:	483b      	ldr	r0, [pc, #236]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000edc:	f005 f89a 	bl	8006014 <HAL_GPIO_WritePin>
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ee6:	4838      	ldr	r0, [pc, #224]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ee8:	f005 f894 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000eec:	e055      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ef4:	4834      	ldr	r0, [pc, #208]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ef6:	f005 f88d 	bl	8006014 <HAL_GPIO_WritePin>
 8000efa:	2200      	movs	r2, #0
 8000efc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f00:	4831      	ldr	r0, [pc, #196]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f02:	f005 f887 	bl	8006014 <HAL_GPIO_WritePin>
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f0c:	482e      	ldr	r0, [pc, #184]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f0e:	f005 f881 	bl	8006014 <HAL_GPIO_WritePin>
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f18:	482b      	ldr	r0, [pc, #172]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f1a:	f005 f87b 	bl	8006014 <HAL_GPIO_WritePin>
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f24:	4828      	ldr	r0, [pc, #160]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f26:	f005 f875 	bl	8006014 <HAL_GPIO_WritePin>
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f30:	4825      	ldr	r0, [pc, #148]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f32:	f005 f86f 	bl	8006014 <HAL_GPIO_WritePin>
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f3c:	4822      	ldr	r0, [pc, #136]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f3e:	f005 f869 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000f42:	e02a      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000f44:	2200      	movs	r2, #0
 8000f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f4a:	481f      	ldr	r0, [pc, #124]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f4c:	f005 f862 	bl	8006014 <HAL_GPIO_WritePin>
 8000f50:	2200      	movs	r2, #0
 8000f52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f56:	481c      	ldr	r0, [pc, #112]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f58:	f005 f85c 	bl	8006014 <HAL_GPIO_WritePin>
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f62:	4819      	ldr	r0, [pc, #100]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f64:	f005 f856 	bl	8006014 <HAL_GPIO_WritePin>
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f6e:	4816      	ldr	r0, [pc, #88]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f70:	f005 f850 	bl	8006014 <HAL_GPIO_WritePin>
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7a:	4813      	ldr	r0, [pc, #76]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f7c:	f005 f84a 	bl	8006014 <HAL_GPIO_WritePin>
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f86:	4810      	ldr	r0, [pc, #64]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f88:	f005 f844 	bl	8006014 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f92:	480d      	ldr	r0, [pc, #52]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f94:	f005 f83e 	bl	8006014 <HAL_GPIO_WritePin>
				break;
 8000f98:	bf00      	nop
		if(dp == ON)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d106      	bne.n	8000fae <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa6:	4808      	ldr	r0, [pc, #32]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000fa8:	f005 f834 	bl	8006014 <HAL_GPIO_WritePin>
}
 8000fac:	e008      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d105      	bne.n	8000fc0 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fba:	4803      	ldr	r0, [pc, #12]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000fbc:	f005 f82a 	bl	8006014 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40021000 	.word	0x40021000

08000fcc <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	4b23      	ldr	r3, [pc, #140]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a22      	ldr	r2, [pc, #136]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fdc:	f043 0310 	orr.w	r3, r3, #16
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0310 	and.w	r3, r3, #16
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4819      	ldr	r0, [pc, #100]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001004:	f004 fe52 	bl	8005cac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8001008:	2302      	movs	r3, #2
 800100a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	4619      	mov	r1, r3
 8001010:	4815      	ldr	r0, [pc, #84]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001012:	f004 fe4b 	bl	8005cac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8001016:	2304      	movs	r3, #4
 8001018:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	4619      	mov	r1, r3
 800101e:	4812      	ldr	r0, [pc, #72]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001020:	f004 fe44 	bl	8005cac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8001024:	2310      	movs	r3, #16
 8001026:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4619      	mov	r1, r3
 800102c:	480e      	ldr	r0, [pc, #56]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800102e:	f004 fe3d 	bl	8005cac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8001032:	2320      	movs	r3, #32
 8001034:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	4619      	mov	r1, r3
 800103a:	480b      	ldr	r0, [pc, #44]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800103c:	f004 fe36 	bl	8005cac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8001040:	2340      	movs	r3, #64	@ 0x40
 8001042:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800104a:	f004 fe2f 	bl	8005cac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800104e:	2380      	movs	r3, #128	@ 0x80
 8001050:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4804      	ldr	r0, [pc, #16]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001058:	f004 fe28 	bl	8005cac <HAL_GPIO_Init>
}
 800105c:	bf00      	nop
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40023800 	.word	0x40023800
 8001068:	40021000 	.word	0x40021000

0800106c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	2b00      	cmp	r3, #0
 800107c:	da04      	bge.n	8001088 <CLCD_Write_Instruction+0x1c>
 800107e:	4b5f      	ldr	r3, [pc, #380]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x24>
 8001088:	4b5c      	ldr	r3, [pc, #368]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001090:	4a5a      	ldr	r2, [pc, #360]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x3c>
 800109e:	4b57      	ldr	r3, [pc, #348]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x44>
 80010a8:	4b54      	ldr	r3, [pc, #336]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80010b0:	4a52      	ldr	r2, [pc, #328]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0320 	and.w	r3, r3, #32
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x5c>
 80010be:	4b4f      	ldr	r3, [pc, #316]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0320 	orr.w	r3, r3, #32
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x64>
 80010c8:	4b4c      	ldr	r3, [pc, #304]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0320 	bic.w	r3, r3, #32
 80010d0:	4a4a      	ldr	r2, [pc, #296]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 0310 	and.w	r3, r3, #16
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <CLCD_Write_Instruction+0x7c>
 80010de:	4b47      	ldr	r3, [pc, #284]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	f043 0310 	orr.w	r3, r3, #16
 80010e6:	e003      	b.n	80010f0 <CLCD_Write_Instruction+0x84>
 80010e8:	4b44      	ldr	r3, [pc, #272]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	f023 0310 	bic.w	r3, r3, #16
 80010f0:	4a42      	ldr	r2, [pc, #264]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010f2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010f4:	4b41      	ldr	r3, [pc, #260]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	4a40      	ldr	r2, [pc, #256]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010fa:	f023 0301 	bic.w	r3, r3, #1
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001100:	4b3e      	ldr	r3, [pc, #248]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a3d      	ldr	r2, [pc, #244]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001106:	f023 0302 	bic.w	r3, r3, #2
 800110a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800110c:	4b3b      	ldr	r3, [pc, #236]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a3a      	ldr	r2, [pc, #232]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001112:	f023 0304 	bic.w	r3, r3, #4
 8001116:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001118:	4b38      	ldr	r3, [pc, #224]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a37      	ldr	r2, [pc, #220]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001124:	4b35      	ldr	r3, [pc, #212]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	4a34      	ldr	r2, [pc, #208]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800112a:	f023 0304 	bic.w	r3, r3, #4
 800112e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 0308 	and.w	r3, r3, #8
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <CLCD_Write_Instruction+0xd8>
 800113a:	4b30      	ldr	r3, [pc, #192]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001142:	e003      	b.n	800114c <CLCD_Write_Instruction+0xe0>
 8001144:	4b2d      	ldr	r3, [pc, #180]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800114c:	4a2b      	ldr	r2, [pc, #172]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800114e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <CLCD_Write_Instruction+0xf8>
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001162:	e003      	b.n	800116c <CLCD_Write_Instruction+0x100>
 8001164:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800116c:	4a23      	ldr	r2, [pc, #140]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800116e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d004      	beq.n	8001184 <CLCD_Write_Instruction+0x118>
 800117a:	4b20      	ldr	r3, [pc, #128]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	f043 0320 	orr.w	r3, r3, #32
 8001182:	e003      	b.n	800118c <CLCD_Write_Instruction+0x120>
 8001184:	4b1d      	ldr	r3, [pc, #116]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	f023 0320 	bic.w	r3, r3, #32
 800118c:	4a1b      	ldr	r2, [pc, #108]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d004      	beq.n	80011a4 <CLCD_Write_Instruction+0x138>
 800119a:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	f043 0310 	orr.w	r3, r3, #16
 80011a2:	e003      	b.n	80011ac <CLCD_Write_Instruction+0x140>
 80011a4:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	f023 0310 	bic.w	r3, r3, #16
 80011ac:	4a13      	ldr	r2, [pc, #76]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ae:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	4a11      	ldr	r2, [pc, #68]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011bc:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011c2:	f023 0302 	bic.w	r3, r3, #2
 80011c6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c8:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ce:	f023 0304 	bic.w	r3, r3, #4
 80011d2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d4:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011da:	f043 0304 	orr.w	r3, r3, #4
 80011de:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	4a05      	ldr	r2, [pc, #20]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011e6:	f023 0304 	bic.w	r3, r3, #4
 80011ea:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f002 f9bb 	bl	8003568 <HAL_Delay>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da04      	bge.n	800121c <CLCD_Write_Display+0x1c>
 8001212:	4b5f      	ldr	r3, [pc, #380]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x24>
 800121c:	4b5c      	ldr	r3, [pc, #368]	@ (8001390 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001224:	4a5a      	ldr	r2, [pc, #360]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x3c>
 8001232:	4b57      	ldr	r3, [pc, #348]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x44>
 800123c:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001244:	4a52      	ldr	r2, [pc, #328]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0320 	and.w	r3, r3, #32
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x5c>
 8001252:	4b4f      	ldr	r3, [pc, #316]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0320 	orr.w	r3, r3, #32
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x64>
 800125c:	4b4c      	ldr	r3, [pc, #304]	@ (8001390 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0320 	bic.w	r3, r3, #32
 8001264:	4a4a      	ldr	r2, [pc, #296]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	f003 0310 	and.w	r3, r3, #16
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <CLCD_Write_Display+0x7c>
 8001272:	4b47      	ldr	r3, [pc, #284]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	f043 0310 	orr.w	r3, r3, #16
 800127a:	e003      	b.n	8001284 <CLCD_Write_Display+0x84>
 800127c:	4b44      	ldr	r3, [pc, #272]	@ (8001390 <CLCD_Write_Display+0x190>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	f023 0310 	bic.w	r3, r3, #16
 8001284:	4a42      	ldr	r2, [pc, #264]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001286:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001288:	4b41      	ldr	r3, [pc, #260]	@ (8001390 <CLCD_Write_Display+0x190>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a40      	ldr	r2, [pc, #256]	@ (8001390 <CLCD_Write_Display+0x190>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001294:	4b3e      	ldr	r3, [pc, #248]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a3d      	ldr	r2, [pc, #244]	@ (8001390 <CLCD_Write_Display+0x190>)
 800129a:	f023 0302 	bic.w	r3, r3, #2
 800129e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012a0:	4b3b      	ldr	r3, [pc, #236]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a3a      	ldr	r2, [pc, #232]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012a6:	f023 0304 	bic.w	r3, r3, #4
 80012aa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80012ac:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a37      	ldr	r2, [pc, #220]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012b8:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	4a34      	ldr	r2, [pc, #208]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012be:	f023 0304 	bic.w	r3, r3, #4
 80012c2:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <CLCD_Write_Display+0xd8>
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012d6:	e003      	b.n	80012e0 <CLCD_Write_Display+0xe0>
 80012d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012e2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d004      	beq.n	80012f8 <CLCD_Write_Display+0xf8>
 80012ee:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012f6:	e003      	b.n	8001300 <CLCD_Write_Display+0x100>
 80012f8:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001300:	4a23      	ldr	r2, [pc, #140]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001302:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d004      	beq.n	8001318 <CLCD_Write_Display+0x118>
 800130e:	4b20      	ldr	r3, [pc, #128]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	f043 0320 	orr.w	r3, r3, #32
 8001316:	e003      	b.n	8001320 <CLCD_Write_Display+0x120>
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <CLCD_Write_Display+0x190>)
 800131a:	695b      	ldr	r3, [r3, #20]
 800131c:	f023 0320 	bic.w	r3, r3, #32
 8001320:	4a1b      	ldr	r2, [pc, #108]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001322:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b00      	cmp	r3, #0
 800132c:	d004      	beq.n	8001338 <CLCD_Write_Display+0x138>
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f043 0310 	orr.w	r3, r3, #16
 8001336:	e003      	b.n	8001340 <CLCD_Write_Display+0x140>
 8001338:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <CLCD_Write_Display+0x190>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	f023 0310 	bic.w	r3, r3, #16
 8001340:	4a13      	ldr	r2, [pc, #76]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001342:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001344:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <CLCD_Write_Display+0x190>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001352:	695b      	ldr	r3, [r3, #20]
 8001354:	4a0e      	ldr	r2, [pc, #56]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001356:	f023 0302 	bic.w	r3, r3, #2
 800135a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <CLCD_Write_Display+0x190>)
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	4a0b      	ldr	r2, [pc, #44]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001362:	f023 0304 	bic.w	r3, r3, #4
 8001366:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <CLCD_Write_Display+0x190>)
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	4a08      	ldr	r2, [pc, #32]	@ (8001390 <CLCD_Write_Display+0x190>)
 800136e:	f043 0304 	orr.w	r3, r3, #4
 8001372:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <CLCD_Write_Display+0x190>)
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001380:	2001      	movs	r0, #1
 8001382:	f002 f8f1 	bl	8003568 <HAL_Delay>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000

08001394 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	460a      	mov	r2, r1
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	4613      	mov	r3, r2
 80013a2:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d002      	beq.n	80013b0 <CLCD_Gotoxy+0x1c>
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d007      	beq.n	80013be <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80013ae:	e00d      	b.n	80013cc <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	3b80      	subs	r3, #128	@ 0x80
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fe58 	bl	800106c <CLCD_Write_Instruction>
 80013bc:	e006      	b.n	80013cc <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	3b40      	subs	r3, #64	@ 0x40
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fe51 	bl	800106c <CLCD_Write_Instruction>
 80013ca:	bf00      	nop
}
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	603a      	str	r2, [r7, #0]
 80013de:	71fb      	strb	r3, [r7, #7]
 80013e0:	460b      	mov	r3, r1
 80013e2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80013e8:	79ba      	ldrb	r2, [r7, #6]
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ffd0 	bl	8001394 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff feff 	bl	8001200 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3301      	adds	r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	4413      	add	r3, r2
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1ef      	bne.n	80013f4 <CLCD_Puts+0x20>
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <CLCD_Init>:

void CLCD_Init(void)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001422:	2064      	movs	r0, #100	@ 0x64
 8001424:	f002 f8a0 	bl	8003568 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001428:	2028      	movs	r0, #40	@ 0x28
 800142a:	f7ff fe1f 	bl	800106c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800142e:	200a      	movs	r0, #10
 8001430:	f002 f89a 	bl	8003568 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001434:	2028      	movs	r0, #40	@ 0x28
 8001436:	f7ff fe19 	bl	800106c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800143a:	200a      	movs	r0, #10
 800143c:	f002 f894 	bl	8003568 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001440:	200c      	movs	r0, #12
 8001442:	f7ff fe13 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8001446:	2006      	movs	r0, #6
 8001448:	f7ff fe10 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 800144c:	2002      	movs	r0, #2
 800144e:	f7ff fe0d 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001452:	2001      	movs	r0, #1
 8001454:	f7ff fe0a 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001458:	2001      	movs	r0, #1
 800145a:	f7ff fe07 	bl	800106c <CLCD_Write_Instruction>
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <VS1003_SPI_Init+0x88>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	4a1e      	ldr	r2, [pc, #120]	@ (80014ec <VS1003_SPI_Init+0x88>)
 8001474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001478:	6413      	str	r3, [r2, #64]	@ 0x40
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <VS1003_SPI_Init+0x88>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 8001488:	4a1a      	ldr	r2, [pc, #104]	@ (80014f4 <VS1003_SPI_Init+0x90>)
 800148a:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 800148e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001492:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014a2:	2202      	movs	r2, #2
 80014a4:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80014ac:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014b2:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014b4:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014b6:	2210      	movs	r2, #16
 80014b8:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ba:	4b0d      	ldr	r3, [pc, #52]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014c0:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 80014cc:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014d2:	4807      	ldr	r0, [pc, #28]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014d4:	f006 fde6 	bl	80080a4 <HAL_SPI_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80014de:	f001 f9cf 	bl	8002880 <Error_Handler>
	}
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	200000b0 	.word	0x200000b0
 80014f4:	40003800 	.word	0x40003800

080014f8 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	4b40      	ldr	r3, [pc, #256]	@ (8001604 <VS1003_Init+0x10c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a3f      	ldr	r2, [pc, #252]	@ (8001604 <VS1003_Init+0x10c>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b3d      	ldr	r3, [pc, #244]	@ (8001604 <VS1003_Init+0x10c>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	4b39      	ldr	r3, [pc, #228]	@ (8001604 <VS1003_Init+0x10c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a38      	ldr	r2, [pc, #224]	@ (8001604 <VS1003_Init+0x10c>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b36      	ldr	r3, [pc, #216]	@ (8001604 <VS1003_Init+0x10c>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	4b32      	ldr	r3, [pc, #200]	@ (8001604 <VS1003_Init+0x10c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a31      	ldr	r2, [pc, #196]	@ (8001604 <VS1003_Init+0x10c>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b2f      	ldr	r3, [pc, #188]	@ (8001604 <VS1003_Init+0x10c>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001552:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001556:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001558:	2301      	movs	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001560:	2303      	movs	r3, #3
 8001562:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4619      	mov	r1, r3
 800156a:	4827      	ldr	r0, [pc, #156]	@ (8001608 <VS1003_Init+0x110>)
 800156c:	f004 fb9e 	bl	8005cac <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001570:	2310      	movs	r3, #16
 8001572:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	4619      	mov	r1, r3
 800157a:	4824      	ldr	r0, [pc, #144]	@ (800160c <VS1003_Init+0x114>)
 800157c:	f004 fb96 	bl	8005cac <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001580:	2340      	movs	r3, #64	@ 0x40
 8001582:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	4619      	mov	r1, r3
 800158a:	4820      	ldr	r0, [pc, #128]	@ (800160c <VS1003_Init+0x114>)
 800158c:	f004 fb8e 	bl	8005cac <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4619      	mov	r1, r3
 800159e:	481c      	ldr	r0, [pc, #112]	@ (8001610 <VS1003_Init+0x118>)
 80015a0:	f004 fb84 	bl	8005cac <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 80015a4:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80015a8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015b6:	2305      	movs	r3, #5
 80015b8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4619      	mov	r1, r3
 80015c0:	4811      	ldr	r0, [pc, #68]	@ (8001608 <VS1003_Init+0x110>)
 80015c2:	f004 fb73 	bl	8005cac <HAL_GPIO_Init>

	MP3_RESET(0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2140      	movs	r1, #64	@ 0x40
 80015ca:	4810      	ldr	r0, [pc, #64]	@ (800160c <VS1003_Init+0x114>)
 80015cc:	f004 fd22 	bl	8006014 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f001 ffc9 	bl	8003568 <HAL_Delay>
	MP3_RESET(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2140      	movs	r1, #64	@ 0x40
 80015da:	480c      	ldr	r0, [pc, #48]	@ (800160c <VS1003_Init+0x114>)
 80015dc:	f004 fd1a 	bl	8006014 <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2110      	movs	r1, #16
 80015e4:	4809      	ldr	r0, [pc, #36]	@ (800160c <VS1003_Init+0x114>)
 80015e6:	f004 fd15 	bl	8006014 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80015ea:	2201      	movs	r2, #1
 80015ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <VS1003_Init+0x110>)
 80015f2:	f004 fd0f 	bl	8006014 <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80015f6:	f7ff ff35 	bl	8001464 <VS1003_SPI_Init>
}
 80015fa:	bf00      	nop
 80015fc:	3720      	adds	r7, #32
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	40020400 	.word	0x40020400
 800160c:	40020000 	.word	0x40020000
 8001610:	40020800 	.word	0x40020800

08001614 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800161e:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001620:	4a1c      	ldr	r2, [pc, #112]	@ (8001694 <VS1003_SPI_SetSpeed+0x80>)
 8001622:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001624:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001626:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800162a:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001632:	4b17      	ldr	r3, [pc, #92]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800163a:	2202      	movs	r2, #2
 800163c:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800163e:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001640:	2201      	movs	r2, #1
 8001642:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001644:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800164a:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800164e:	2200      	movs	r2, #0
 8001650:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001654:	2200      	movs	r2, #0
 8001656:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800165a:	2200      	movs	r2, #0
 800165c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001660:	2200      	movs	r2, #0
 8001662:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d103      	bne.n	8001672 <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800166c:	2218      	movs	r2, #24
 800166e:	61da      	str	r2, [r3, #28]
 8001670:	e002      	b.n	8001678 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001672:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001674:	2210      	movs	r2, #16
 8001676:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001678:	4805      	ldr	r0, [pc, #20]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800167a:	f006 fd13 	bl	80080a4 <HAL_SPI_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001684:	f001 f8fc 	bl	8002880 <Error_Handler>
	}
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000b0 	.word	0x200000b0
 8001694:	40003800 	.word	0x40003800

08001698 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af02      	add	r7, sp, #8
 800169e:	4603      	mov	r3, r0
 80016a0:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 80016a2:	f107 020f 	add.w	r2, r7, #15
 80016a6:	1db9      	adds	r1, r7, #6
 80016a8:	230a      	movs	r3, #10
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	2301      	movs	r3, #1
 80016ae:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <VS1003_SPI_ReadWriteByte+0x28>)
 80016b0:	f006 fd81 	bl	80081b6 <HAL_SPI_TransmitReceive>
	return RxData;
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200000b0 	.word	0x200000b0

080016c4 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	460a      	mov	r2, r1
 80016ce:	71fb      	strb	r3, [r7, #7]
 80016d0:	4613      	mov	r3, r2
 80016d2:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80016d4:	bf00      	nop
 80016d6:	2180      	movs	r1, #128	@ 0x80
 80016d8:	4819      	ldr	r0, [pc, #100]	@ (8001740 <VS1003_WriteReg+0x7c>)
 80016da:	f004 fc83 	bl	8005fe4 <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f8      	beq.n	80016d6 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7ff ff95 	bl	8001614 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2110      	movs	r1, #16
 80016ee:	4815      	ldr	r0, [pc, #84]	@ (8001744 <VS1003_WriteReg+0x80>)
 80016f0:	f004 fc90 	bl	8006014 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016fa:	4813      	ldr	r0, [pc, #76]	@ (8001748 <VS1003_WriteReg+0x84>)
 80016fc:	f004 fc8a 	bl	8006014 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 8001700:	2002      	movs	r0, #2
 8001702:	f7ff ffc9 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff ffc4 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 8001710:	88bb      	ldrh	r3, [r7, #4]
 8001712:	0a1b      	lsrs	r3, r3, #8
 8001714:	b29b      	uxth	r3, r3
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ffbe 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 800171c:	88bb      	ldrh	r3, [r7, #4]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffba 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001724:	2201      	movs	r2, #1
 8001726:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800172a:	4807      	ldr	r0, [pc, #28]	@ (8001748 <VS1003_WriteReg+0x84>)
 800172c:	f004 fc72 	bl	8006014 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 8001730:	2001      	movs	r0, #1
 8001732:	f7ff ff6f 	bl	8001614 <VS1003_SPI_SetSpeed>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40020800 	.word	0x40020800
 8001744:	40020000 	.word	0x40020000
 8001748:	40020400 	.word	0x40020400

0800174c <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001756:	bf00      	nop
 8001758:	2180      	movs	r1, #128	@ 0x80
 800175a:	481d      	ldr	r0, [pc, #116]	@ (80017d0 <VS1003_ReadReg+0x84>)
 800175c:	f004 fc42 	bl	8005fe4 <HAL_GPIO_ReadPin>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0f8      	beq.n	8001758 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff ff54 	bl	8001614 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 800176c:	2201      	movs	r2, #1
 800176e:	2110      	movs	r1, #16
 8001770:	4818      	ldr	r0, [pc, #96]	@ (80017d4 <VS1003_ReadReg+0x88>)
 8001772:	f004 fc4f 	bl	8006014 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800177c:	4816      	ldr	r0, [pc, #88]	@ (80017d8 <VS1003_ReadReg+0x8c>)
 800177e:	f004 fc49 	bl	8006014 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 8001782:	2003      	movs	r0, #3
 8001784:	f7ff ff88 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	b29b      	uxth	r3, r3
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff83 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 8001792:	20ff      	movs	r0, #255	@ 0xff
 8001794:	f7ff ff80 	bl	8001698 <VS1003_SPI_ReadWriteByte>
 8001798:	4603      	mov	r3, r0
 800179a:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 800179c:	89fb      	ldrh	r3, [r7, #14]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 80017a2:	20ff      	movs	r0, #255	@ 0xff
 80017a4:	f7ff ff78 	bl	8001698 <VS1003_SPI_ReadWriteByte>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017b8:	4807      	ldr	r0, [pc, #28]	@ (80017d8 <VS1003_ReadReg+0x8c>)
 80017ba:	f004 fc2b 	bl	8006014 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80017be:	2001      	movs	r0, #1
 80017c0:	f7ff ff28 	bl	8001614 <VS1003_SPI_SetSpeed>
	return value;
 80017c4:	89fb      	ldrh	r3, [r7, #14]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40020800 	.word	0x40020800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40020400 	.word	0x40020400

080017dc <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80017e0:	2100      	movs	r1, #0
 80017e2:	2004      	movs	r0, #4
 80017e4:	f7ff ff6e 	bl	80016c4 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80017e8:	2100      	movs	r1, #0
 80017ea:	2004      	movs	r0, #4
 80017ec:	f7ff ff6a 	bl	80016c4 <VS1003_WriteReg>
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80017fa:	bf00      	nop
 80017fc:	2180      	movs	r1, #128	@ 0x80
 80017fe:	483e      	ldr	r0, [pc, #248]	@ (80018f8 <VS1003_SoftReset+0x104>)
 8001800:	f004 fbf0 	bl	8005fe4 <HAL_GPIO_ReadPin>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f8      	beq.n	80017fc <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 800180a:	20ff      	movs	r0, #255	@ 0xff
 800180c:	f7ff ff44 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001814:	e00c      	b.n	8001830 <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001816:	f640 0104 	movw	r1, #2052	@ 0x804
 800181a:	2000      	movs	r0, #0
 800181c:	f7ff ff52 	bl	80016c4 <VS1003_WriteReg>
		HAL_Delay(2);
 8001820:	2002      	movs	r0, #2
 8001822:	f001 fea1 	bl	8003568 <HAL_Delay>
		if(retry++ > 100)
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	71fa      	strb	r2, [r7, #7]
 800182c:	2b64      	cmp	r3, #100	@ 0x64
 800182e:	d809      	bhi.n	8001844 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff ff8b 	bl	800174c <VS1003_ReadReg>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	f640 0304 	movw	r3, #2052	@ 0x804
 800183e:	429a      	cmp	r2, r3
 8001840:	d1e9      	bne.n	8001816 <VS1003_SoftReset+0x22>
 8001842:	e000      	b.n	8001846 <VS1003_SoftReset+0x52>
		{
			break;
 8001844:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001846:	bf00      	nop
 8001848:	2180      	movs	r1, #128	@ 0x80
 800184a:	482b      	ldr	r0, [pc, #172]	@ (80018f8 <VS1003_SoftReset+0x104>)
 800184c:	f004 fbca 	bl	8005fe4 <HAL_GPIO_ReadPin>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d0f8      	beq.n	8001848 <VS1003_SoftReset+0x54>
	retry = 0;
 8001856:	2300      	movs	r3, #0
 8001858:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800185a:	e009      	b.n	8001870 <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 800185c:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8001860:	2003      	movs	r0, #3
 8001862:	f7ff ff2f 	bl	80016c4 <VS1003_WriteReg>
		if(retry++ > 100)
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	71fa      	strb	r2, [r7, #7]
 800186c:	2b64      	cmp	r3, #100	@ 0x64
 800186e:	d807      	bhi.n	8001880 <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001870:	2003      	movs	r0, #3
 8001872:	f7ff ff6b 	bl	800174c <VS1003_ReadReg>
 8001876:	4603      	mov	r3, r0
 8001878:	f5b3 4f18 	cmp.w	r3, #38912	@ 0x9800
 800187c:	d1ee      	bne.n	800185c <VS1003_SoftReset+0x68>
 800187e:	e000      	b.n	8001882 <VS1003_SoftReset+0x8e>
		{
			break;
 8001880:	bf00      	nop
		}
	}

	retry = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001886:	e009      	b.n	800189c <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001888:	f64b 3181 	movw	r1, #48001	@ 0xbb81
 800188c:	2005      	movs	r0, #5
 800188e:	f7ff ff19 	bl	80016c4 <VS1003_WriteReg>
		if(retry++ > 100)
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	1c5a      	adds	r2, r3, #1
 8001896:	71fa      	strb	r2, [r7, #7]
 8001898:	2b64      	cmp	r3, #100	@ 0x64
 800189a:	d809      	bhi.n	80018b0 <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 800189c:	2005      	movs	r0, #5
 800189e:	f7ff ff55 	bl	800174c <VS1003_ReadReg>
 80018a2:	4603      	mov	r3, r0
 80018a4:	461a      	mov	r2, r3
 80018a6:	f64b 3381 	movw	r3, #48001	@ 0xbb81
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d1ec      	bne.n	8001888 <VS1003_SoftReset+0x94>
 80018ae:	e000      	b.n	80018b2 <VS1003_SoftReset+0xbe>
		{
			break;
 80018b0:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 80018b2:	2100      	movs	r1, #0
 80018b4:	200b      	movs	r0, #11
 80018b6:	f7ff ff05 	bl	80016c4 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80018ba:	f7ff ff8f 	bl	80017dc <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2110      	movs	r1, #16
 80018c2:	480e      	ldr	r0, [pc, #56]	@ (80018fc <VS1003_SoftReset+0x108>)
 80018c4:	f004 fba6 	bl	8006014 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018c8:	20ff      	movs	r0, #255	@ 0xff
 80018ca:	f7ff fee5 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018ce:	20ff      	movs	r0, #255	@ 0xff
 80018d0:	f7ff fee2 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018d4:	20ff      	movs	r0, #255	@ 0xff
 80018d6:	f7ff fedf 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018da:	20ff      	movs	r0, #255	@ 0xff
 80018dc:	f7ff fedc 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80018e0:	2201      	movs	r2, #1
 80018e2:	2110      	movs	r1, #16
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <VS1003_SoftReset+0x108>)
 80018e6:	f004 fb95 	bl	8006014 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80018ea:	2014      	movs	r0, #20
 80018ec:	f001 fe3c 	bl	8003568 <HAL_Delay>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40020800 	.word	0x40020800
 80018fc:	40020000 	.word	0x40020000

08001900 <VS1003_SetVol>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_SetVol(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t bass = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	80bb      	strh	r3, [r7, #4]
	uint16_t vol = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	807b      	strh	r3, [r7, #2]
	uint8_t vset = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	707b      	strb	r3, [r7, #1]

	vset = 255 - vs1003ram[4];
 8001912:	4b17      	ldr	r3, [pc, #92]	@ (8001970 <VS1003_SetVol+0x70>)
 8001914:	791b      	ldrb	r3, [r3, #4]
 8001916:	43db      	mvns	r3, r3
 8001918:	707b      	strb	r3, [r7, #1]
	vol = vset;
 800191a:	787b      	ldrb	r3, [r7, #1]
 800191c:	807b      	strh	r3, [r7, #2]
	vol <<= 8;
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	807b      	strh	r3, [r7, #2]
	vol += vset;
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	b29a      	uxth	r2, r3
 8001928:	887b      	ldrh	r3, [r7, #2]
 800192a:	4413      	add	r3, r2
 800192c:	807b      	strh	r3, [r7, #2]
	/* 0,henh.1,hfreq.2,lenh.3,lfreq */
	for( i = 0; i < 4; i++ )
 800192e:	2300      	movs	r3, #0
 8001930:	71fb      	strb	r3, [r7, #7]
 8001932:	e00c      	b.n	800194e <VS1003_SetVol+0x4e>
	{
		bass <<= 4;
 8001934:	88bb      	ldrh	r3, [r7, #4]
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	80bb      	strh	r3, [r7, #4]
		bass += vs1003ram[i];
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4a0c      	ldr	r2, [pc, #48]	@ (8001970 <VS1003_SetVol+0x70>)
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	461a      	mov	r2, r3
 8001942:	88bb      	ldrh	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	80bb      	strh	r3, [r7, #4]
	for( i = 0; i < 4; i++ )
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	3301      	adds	r3, #1
 800194c:	71fb      	strb	r3, [r7, #7]
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b03      	cmp	r3, #3
 8001952:	d9ef      	bls.n	8001934 <VS1003_SetVol+0x34>
	}
	VS1003_WriteReg(SPI_BASS, bass);
 8001954:	88bb      	ldrh	r3, [r7, #4]
 8001956:	4619      	mov	r1, r3
 8001958:	2002      	movs	r0, #2
 800195a:	f7ff feb3 	bl	80016c4 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_VOL, vol);
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	4619      	mov	r1, r3
 8001962:	200b      	movs	r0, #11
 8001964:	f7ff feae 	bl	80016c4 <VS1003_WriteReg>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000000 	.word	0x20000000

08001974 <VS1003_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_WriteData(uint8_t* buf)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	uint8_t count = 32;
 800197c:	2320      	movs	r3, #32
 800197e:	73fb      	strb	r3, [r7, #15]

	MP3_DCS(0);
 8001980:	2200      	movs	r2, #0
 8001982:	2110      	movs	r1, #16
 8001984:	480f      	ldr	r0, [pc, #60]	@ (80019c4 <VS1003_WriteData+0x50>)
 8001986:	f004 fb45 	bl	8006014 <HAL_GPIO_WritePin>
	while(count--)
 800198a:	e006      	b.n	800199a <VS1003_WriteData+0x26>
	{
		VS1003_SPI_ReadWriteByte(*buf++);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	607a      	str	r2, [r7, #4]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fe7f 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	while(count--)
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	1e5a      	subs	r2, r3, #1
 800199e:	73fa      	strb	r2, [r7, #15]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1f3      	bne.n	800198c <VS1003_WriteData+0x18>
	}
	MP3_DCS(1);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2110      	movs	r1, #16
 80019a8:	4806      	ldr	r0, [pc, #24]	@ (80019c4 <VS1003_WriteData+0x50>)
 80019aa:	f004 fb33 	bl	8006014 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b4:	4804      	ldr	r0, [pc, #16]	@ (80019c8 <VS1003_WriteData+0x54>)
 80019b6:	f004 fb2d 	bl	8006014 <HAL_GPIO_WritePin>
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40020000 	.word	0x40020000
 80019c8:	40020400 	.word	0x40020400

080019cc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019d2:	463b      	mov	r3, r7
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019de:	4b36      	ldr	r3, [pc, #216]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019e0:	4a36      	ldr	r2, [pc, #216]	@ (8001abc <MX_ADC1_Init+0xf0>)
 80019e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019e4:	4b34      	ldr	r3, [pc, #208]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80019f2:	4b31      	ldr	r3, [pc, #196]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019fe:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a06:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ac0 <MX_ADC1_Init+0xf4>)
 8001a10:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a12:	4b29      	ldr	r3, [pc, #164]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001a18:	4b27      	ldr	r3, [pc, #156]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a1e:	4b26      	ldr	r3, [pc, #152]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a2c:	4822      	ldr	r0, [pc, #136]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a2e:	f001 fdbf 	bl	80035b0 <HAL_ADC_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a38:	f000 ff22 	bl	8002880 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001a3c:	230a      	movs	r3, #10
 8001a3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a40:	2301      	movs	r3, #1
 8001a42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001a44:	2304      	movs	r3, #4
 8001a46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a48:	463b      	mov	r3, r7
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	481a      	ldr	r0, [pc, #104]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a4e:	f001 ff25 	bl	800389c <HAL_ADC_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a58:	f000 ff12 	bl	8002880 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001a5c:	230c      	movs	r3, #12
 8001a5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001a60:	2302      	movs	r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	4619      	mov	r1, r3
 8001a68:	4813      	ldr	r0, [pc, #76]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a6a:	f001 ff17 	bl	800389c <HAL_ADC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001a74:	f000 ff04 	bl	8002880 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001a78:	230d      	movs	r3, #13
 8001a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a80:	463b      	mov	r3, r7
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a86:	f001 ff09 	bl	800389c <HAL_ADC_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001a90:	f000 fef6 	bl	8002880 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001a94:	2309      	movs	r3, #9
 8001a96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001a98:	2304      	movs	r3, #4
 8001a9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a9c:	463b      	mov	r3, r7
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001aa2:	f001 fefb 	bl	800389c <HAL_ADC_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001aac:	f000 fee8 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000108 	.word	0x20000108
 8001abc:	40012000 	.word	0x40012000
 8001ac0:	0f000001 	.word	0x0f000001

08001ac4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	@ 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8001bd4 <HAL_ADC_MspInit+0x110>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d171      	bne.n	8001bca <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	4a3a      	ldr	r2, [pc, #232]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001af6:	4b38      	ldr	r3, [pc, #224]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a33      	ldr	r2, [pc, #204]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b31      	ldr	r3, [pc, #196]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a2c      	ldr	r2, [pc, #176]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001b3a:	230d      	movs	r3, #13
 8001b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4823      	ldr	r0, [pc, #140]	@ (8001bdc <HAL_ADC_MspInit+0x118>)
 8001b4e:	f004 f8ad 	bl	8005cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b52:	2302      	movs	r3, #2
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b56:	2303      	movs	r3, #3
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	481e      	ldr	r0, [pc, #120]	@ (8001be0 <HAL_ADC_MspInit+0x11c>)
 8001b66:	f004 f8a1 	bl	8005cac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001be8 <HAL_ADC_MspInit+0x124>)
 8001b6e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b82:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b88:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b8a:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b90:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b92:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b98:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ba0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bae:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bb0:	f002 f9f6 	bl	8003fa0 <HAL_DMA_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001bba:	f000 fe61 	bl	8002880 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a08      	ldr	r2, [pc, #32]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bc4:	4a07      	ldr	r2, [pc, #28]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	@ 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40012000 	.word	0x40012000
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020400 	.word	0x40020400
 8001be4:	20000150 	.word	0x20000150
 8001be8:	40026410 	.word	0x40026410

08001bec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001bfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c02:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2105      	movs	r1, #5
 8001c12:	2038      	movs	r0, #56	@ 0x38
 8001c14:	f002 f99a 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c18:	2038      	movs	r0, #56	@ 0x38
 8001c1a:	f002 f9b3 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2105      	movs	r1, #5
 8001c22:	203b      	movs	r0, #59	@ 0x3b
 8001c24:	f002 f992 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001c28:	203b      	movs	r0, #59	@ 0x3b
 8001c2a:	f002 f9ab 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2105      	movs	r1, #5
 8001c32:	2045      	movs	r0, #69	@ 0x45
 8001c34:	f002 f98a 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c38:	2045      	movs	r0, #69	@ 0x45
 8001c3a:	f002 f9a3 	bl	8003f84 <HAL_NVIC_EnableIRQ>

}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */
	/* Create the mutex(es) */
	/* creation of timeMutex */
	timeMutexHandle = osMutexNew(&timeMutex_attributes);
 8001c50:	4832      	ldr	r0, [pc, #200]	@ (8001d1c <MX_FREERTOS_Init+0xd0>)
 8001c52:	f00d fa9a 	bl	800f18a <osMutexNew>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4a31      	ldr	r2, [pc, #196]	@ (8001d20 <MX_FREERTOS_Init+0xd4>)
 8001c5a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of volQueue */
	volQueueHandle = osMessageQueueNew(5, sizeof(uint8_t),
 8001c5c:	4a31      	ldr	r2, [pc, #196]	@ (8001d24 <MX_FREERTOS_Init+0xd8>)
 8001c5e:	2101      	movs	r1, #1
 8001c60:	2005      	movs	r0, #5
 8001c62:	f00d fce3 	bl	800f62c <osMessageQueueNew>
 8001c66:	4603      	mov	r3, r0
 8001c68:	4a2f      	ldr	r2, [pc, #188]	@ (8001d28 <MX_FREERTOS_Init+0xdc>)
 8001c6a:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 8001c6c:	4a2f      	ldr	r2, [pc, #188]	@ (8001d2c <MX_FREERTOS_Init+0xe0>)
 8001c6e:	2100      	movs	r1, #0
 8001c70:	482f      	ldr	r0, [pc, #188]	@ (8001d30 <MX_FREERTOS_Init+0xe4>)
 8001c72:	f00d f826 	bl	800ecc2 <osThreadNew>
 8001c76:	4603      	mov	r3, r0
 8001c78:	4a2e      	ldr	r2, [pc, #184]	@ (8001d34 <MX_FREERTOS_Init+0xe8>)
 8001c7a:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	/* creation of TimeTask */
	TimeTaskHandle = osThreadNew(StartTime, NULL, &TimeTask_attributes);
 8001c7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001d38 <MX_FREERTOS_Init+0xec>)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	482e      	ldr	r0, [pc, #184]	@ (8001d3c <MX_FREERTOS_Init+0xf0>)
 8001c82:	f00d f81e 	bl	800ecc2 <osThreadNew>
 8001c86:	4603      	mov	r3, r0
 8001c88:	4a2d      	ldr	r2, [pc, #180]	@ (8001d40 <MX_FREERTOS_Init+0xf4>)
 8001c8a:	6013      	str	r3, [r2, #0]

	/* creation of LEDTask */
	LEDTaskHandle = osThreadNew(StartLED, NULL, &LEDTask_attributes);
 8001c8c:	4a2d      	ldr	r2, [pc, #180]	@ (8001d44 <MX_FREERTOS_Init+0xf8>)
 8001c8e:	2100      	movs	r1, #0
 8001c90:	482d      	ldr	r0, [pc, #180]	@ (8001d48 <MX_FREERTOS_Init+0xfc>)
 8001c92:	f00d f816 	bl	800ecc2 <osThreadNew>
 8001c96:	4603      	mov	r3, r0
 8001c98:	4a2c      	ldr	r2, [pc, #176]	@ (8001d4c <MX_FREERTOS_Init+0x100>)
 8001c9a:	6013      	str	r3, [r2, #0]

	/* creation of LCDTask */
	LCDTaskHandle = osThreadNew(StartLCD, NULL, &LCDTask_attributes);
 8001c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d50 <MX_FREERTOS_Init+0x104>)
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	482c      	ldr	r0, [pc, #176]	@ (8001d54 <MX_FREERTOS_Init+0x108>)
 8001ca2:	f00d f80e 	bl	800ecc2 <osThreadNew>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d58 <MX_FREERTOS_Init+0x10c>)
 8001caa:	6013      	str	r3, [r2, #0]

	/* creation of UartTask */
	UartTaskHandle = osThreadNew(StartUart, NULL, &UartTask_attributes);
 8001cac:	4a2b      	ldr	r2, [pc, #172]	@ (8001d5c <MX_FREERTOS_Init+0x110>)
 8001cae:	2100      	movs	r1, #0
 8001cb0:	482b      	ldr	r0, [pc, #172]	@ (8001d60 <MX_FREERTOS_Init+0x114>)
 8001cb2:	f00d f806 	bl	800ecc2 <osThreadNew>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8001d64 <MX_FREERTOS_Init+0x118>)
 8001cba:	6013      	str	r3, [r2, #0]

	/* creation of VS1003Task */
	VS1003TaskHandle = osThreadNew(StartVS1003, NULL, &VS1003Task_attributes);
 8001cbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001d68 <MX_FREERTOS_Init+0x11c>)
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	482a      	ldr	r0, [pc, #168]	@ (8001d6c <MX_FREERTOS_Init+0x120>)
 8001cc2:	f00c fffe 	bl	800ecc2 <osThreadNew>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	4a29      	ldr	r2, [pc, #164]	@ (8001d70 <MX_FREERTOS_Init+0x124>)
 8001cca:	6013      	str	r3, [r2, #0]

	/* creation of FATFSTask */
	FATFSTaskHandle = osThreadNew(StartFATFS, NULL, &FATFSTask_attributes);
 8001ccc:	4a29      	ldr	r2, [pc, #164]	@ (8001d74 <MX_FREERTOS_Init+0x128>)
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4829      	ldr	r0, [pc, #164]	@ (8001d78 <MX_FREERTOS_Init+0x12c>)
 8001cd2:	f00c fff6 	bl	800ecc2 <osThreadNew>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	4a28      	ldr	r2, [pc, #160]	@ (8001d7c <MX_FREERTOS_Init+0x130>)
 8001cda:	6013      	str	r3, [r2, #0]

	/* creation of ADC2DMATask */
	ADC2DMATaskHandle = osThreadNew(StartADC2DMA, NULL,
 8001cdc:	4a28      	ldr	r2, [pc, #160]	@ (8001d80 <MX_FREERTOS_Init+0x134>)
 8001cde:	2100      	movs	r1, #0
 8001ce0:	4828      	ldr	r0, [pc, #160]	@ (8001d84 <MX_FREERTOS_Init+0x138>)
 8001ce2:	f00c ffee 	bl	800ecc2 <osThreadNew>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	4a27      	ldr	r2, [pc, #156]	@ (8001d88 <MX_FREERTOS_Init+0x13c>)
 8001cea:	6013      	str	r3, [r2, #0]
			&ADC2DMATask_attributes);

	/* creation of ButtonTask */
	ButtonTaskHandle = osThreadNew(StartButton, NULL, &ButtonTask_attributes);
 8001cec:	4a27      	ldr	r2, [pc, #156]	@ (8001d8c <MX_FREERTOS_Init+0x140>)
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4827      	ldr	r0, [pc, #156]	@ (8001d90 <MX_FREERTOS_Init+0x144>)
 8001cf2:	f00c ffe6 	bl	800ecc2 <osThreadNew>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4a26      	ldr	r2, [pc, #152]	@ (8001d94 <MX_FREERTOS_Init+0x148>)
 8001cfa:	6013      	str	r3, [r2, #0]

	/* creation of myTask10 */
	myTask10Handle = osThreadNew(Start7SEG, NULL, &myTask10_attributes);
 8001cfc:	4a26      	ldr	r2, [pc, #152]	@ (8001d98 <MX_FREERTOS_Init+0x14c>)
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4826      	ldr	r0, [pc, #152]	@ (8001d9c <MX_FREERTOS_Init+0x150>)
 8001d02:	f00c ffde 	bl	800ecc2 <osThreadNew>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4a25      	ldr	r2, [pc, #148]	@ (8001da0 <MX_FREERTOS_Init+0x154>)
 8001d0a:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* creation of eventFlags */
	eventFlagsHandle = osEventFlagsNew(&eventFlags_attributes);
 8001d0c:	4825      	ldr	r0, [pc, #148]	@ (8001da4 <MX_FREERTOS_Init+0x158>)
 8001d0e:	f00d f955 	bl	800efbc <osEventFlagsNew>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a24      	ldr	r2, [pc, #144]	@ (8001da8 <MX_FREERTOS_Init+0x15c>)
 8001d16:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	08022434 	.word	0x08022434
 8001d20:	200011fc 	.word	0x200011fc
 8001d24:	0802241c 	.word	0x0802241c
 8001d28:	200011f8 	.word	0x200011f8
 8001d2c:	080222b4 	.word	0x080222b4
 8001d30:	08001dad 	.word	0x08001dad
 8001d34:	200011d0 	.word	0x200011d0
 8001d38:	080222d8 	.word	0x080222d8
 8001d3c:	08001ded 	.word	0x08001ded
 8001d40:	200011d4 	.word	0x200011d4
 8001d44:	080222fc 	.word	0x080222fc
 8001d48:	08001e59 	.word	0x08001e59
 8001d4c:	200011d8 	.word	0x200011d8
 8001d50:	08022320 	.word	0x08022320
 8001d54:	08001ec5 	.word	0x08001ec5
 8001d58:	200011dc 	.word	0x200011dc
 8001d5c:	08022344 	.word	0x08022344
 8001d60:	08001f31 	.word	0x08001f31
 8001d64:	200011e0 	.word	0x200011e0
 8001d68:	08022368 	.word	0x08022368
 8001d6c:	08001f8d 	.word	0x08001f8d
 8001d70:	200011e4 	.word	0x200011e4
 8001d74:	0802238c 	.word	0x0802238c
 8001d78:	0800201d 	.word	0x0800201d
 8001d7c:	200011e8 	.word	0x200011e8
 8001d80:	080223b0 	.word	0x080223b0
 8001d84:	080021e9 	.word	0x080021e9
 8001d88:	200011ec 	.word	0x200011ec
 8001d8c:	080223d4 	.word	0x080223d4
 8001d90:	0800228d 	.word	0x0800228d
 8001d94:	200011f0 	.word	0x200011f0
 8001d98:	080223f8 	.word	0x080223f8
 8001d9c:	08002315 	.word	0x08002315
 8001da0:	200011f4 	.word	0x200011f4
 8001da4:	08022444 	.word	0x08022444
 8001da8:	20001200 	.word	0x20001200

08001dac <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	/* init code for LWIP */
	MX_LWIP_Init();
 8001db4:	f008 ffd0 	bl	800ad58 <MX_LWIP_Init>
	/* USER CODE BEGIN StartDefaultTask */
	udp_ntp_client_init();
 8001db8:	f001 f9c4 	bl	8003144 <udp_ntp_client_init>
	//udp_echoserver_init();

	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_ETH_BIT,
 8001dbc:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <StartDefaultTask+0x38>)
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2110      	movs	r1, #16
 8001dc8:	f00d f97a 	bl	800f0c0 <osEventFlagsWait>
 8001dcc:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_ETH_BIT) {
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f003 0310 	and.w	r3, r3, #16
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d002      	beq.n	8001dde <StartDefaultTask+0x32>
			ethernetif_input(&gnetif);
 8001dd8:	4803      	ldr	r0, [pc, #12]	@ (8001de8 <StartDefaultTask+0x3c>)
 8001dda:	f009 fb49 	bl	800b470 <ethernetif_input>
		}
		sys_check_timeouts();
 8001dde:	f018 ff93 	bl	801ad08 <sys_check_timeouts>
	for (;;) {
 8001de2:	e7eb      	b.n	8001dbc <StartDefaultTask+0x10>
 8001de4:	20001200 	.word	0x20001200
 8001de8:	20001940 	.word	0x20001940

08001dec <StartTime>:
 * -  (EVENT_TIME_BIT) 
 * -   ,    time_1sec  
 * -    GPIOC PIN6 
 */
/* USER CODE END Header_StartTime */
void StartTime(void *argument) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTime */
	HAL_TIM_Base_Start_IT(&htim7); //    (  )
 8001df4:	4813      	ldr	r0, [pc, #76]	@ (8001e44 <StartTime+0x58>)
 8001df6:	f006 fcb3 	bl	8008760 <HAL_TIM_Base_Start_IT>
	/* Infinite loop */
	for (;;) {
		// EVENT_TIME_BIT    ( )
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_TIME_BIT,
 8001dfa:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <StartTime+0x5c>)
 8001dfc:	6818      	ldr	r0, [r3, #0]
 8001dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001e02:	2200      	movs	r2, #0
 8001e04:	2101      	movs	r1, #1
 8001e06:	f00d f95b 	bl	800f0c0 <osEventFlagsWait>
 8001e0a:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_TIME_BIT) {				//   (1  )
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d0f1      	beq.n	8001dfa <StartTime+0xe>
			osMutexAcquire(timeMutexHandle, osWaitForever);	//      
 8001e16:	4b0d      	ldr	r3, [pc, #52]	@ (8001e4c <StartTime+0x60>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f00d fa39 	bl	800f296 <osMutexAcquire>
			time_1sec++;										// 1  
 8001e24:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <StartTime+0x64>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	4a09      	ldr	r2, [pc, #36]	@ (8001e50 <StartTime+0x64>)
 8001e2c:	6013      	str	r3, [r2, #0]
			osMutexRelease(timeMutexHandle);					//  
 8001e2e:	4b07      	ldr	r3, [pc, #28]	@ (8001e4c <StartTime+0x60>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f00d fa7a 	bl	800f32c <osMutexRelease>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);				//  LED 
 8001e38:	2140      	movs	r1, #64	@ 0x40
 8001e3a:	4806      	ldr	r0, [pc, #24]	@ (8001e54 <StartTime+0x68>)
 8001e3c:	f004 f903 	bl	8006046 <HAL_GPIO_TogglePin>
	for (;;) {
 8001e40:	e7db      	b.n	8001dfa <StartTime+0xe>
 8001e42:	bf00      	nop
 8001e44:	200013fc 	.word	0x200013fc
 8001e48:	20001200 	.word	0x20001200
 8001e4c:	200011fc 	.word	0x200011fc
 8001e50:	200011b8 	.word	0x200011b8
 8001e54:	40020800 	.word	0x40020800

08001e58 <StartLED>:
 * @brief Function implementing the LEDTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED */
void StartLED(void *argument) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartLED */

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 8001e60:	2201      	movs	r2, #1
 8001e62:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e66:	4813      	ldr	r0, [pc, #76]	@ (8001eb4 <StartLED+0x5c>)
 8001e68:	f004 f8d4 	bl	8006014 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	2140      	movs	r1, #64	@ 0x40
 8001e70:	4811      	ldr	r0, [pc, #68]	@ (8001eb8 <StartLED+0x60>)
 8001e72:	f004 f8cf 	bl	8006014 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, SET);
 8001e76:	2201      	movs	r2, #1
 8001e78:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e7c:	480d      	ldr	r0, [pc, #52]	@ (8001eb4 <StartLED+0x5c>)
 8001e7e:	f004 f8c9 	bl	8006014 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8001e82:	2201      	movs	r2, #1
 8001e84:	2101      	movs	r1, #1
 8001e86:	480d      	ldr	r0, [pc, #52]	@ (8001ebc <StartLED+0x64>)
 8001e88:	f004 f8c4 	bl	8006014 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LED_BIT,
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <StartLED+0x68>)
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	f04f 33ff 	mov.w	r3, #4294967295
 8001e94:	2200      	movs	r2, #0
 8001e96:	2102      	movs	r1, #2
 8001e98:	f00d f912 	bl	800f0c0 <osEventFlagsWait>
 8001e9c:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		if (flags & EVENT_LED_BIT) {
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f1      	beq.n	8001e8c <StartLED+0x34>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001ea8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001eac:	4801      	ldr	r0, [pc, #4]	@ (8001eb4 <StartLED+0x5c>)
 8001eae:	f004 f8ca 	bl	8006046 <HAL_GPIO_TogglePin>
	for (;;) {
 8001eb2:	e7eb      	b.n	8001e8c <StartLED+0x34>
 8001eb4:	40020c00 	.word	0x40020c00
 8001eb8:	40020800 	.word	0x40020800
 8001ebc:	40020400 	.word	0x40020400
 8001ec0:	20001200 	.word	0x20001200

08001ec4 <StartLCD>:
 * - EVENT_LCD_BIT   
 * -   ,   time_1sec  
 * -     LCD 
 */
/* USER CODE END Header_StartLCD */
void StartLCD(void *argument) {
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartLCD */

	/* Infinite loop */
	for (;;) {
		// LCD    ( )
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LCD_BIT,
 8001ecc:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <StartLCD+0x58>)
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2104      	movs	r1, #4
 8001ed8:	f00d f8f2 	bl	800f0c0 <osEventFlagsWait>
 8001edc:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);

		if (flags & EVENT_LCD_BIT) {							//    
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0f1      	beq.n	8001ecc <StartLCD+0x8>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	//      
 8001ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f20 <StartLCD+0x5c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f00d f9d0 	bl	800f296 <osMutexAcquire>
			local_time = time_1sec;					// time_1sec    
 8001ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <StartLCD+0x60>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);					//  
 8001efc:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <StartLCD+0x5c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f00d fa13 	bl	800f32c <osMutexRelease>
			sprintf(str, "%lu", local_time);					//   
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	4907      	ldr	r1, [pc, #28]	@ (8001f28 <StartLCD+0x64>)
 8001f0a:	4808      	ldr	r0, [pc, #32]	@ (8001f2c <StartLCD+0x68>)
 8001f0c:	f01c f9a0 	bl	801e250 <siprintf>
			CLCD_Puts(0, 0, (unsigned char*) str);			//   LCD 
 8001f10:	4a06      	ldr	r2, [pc, #24]	@ (8001f2c <StartLCD+0x68>)
 8001f12:	2100      	movs	r1, #0
 8001f14:	2000      	movs	r0, #0
 8001f16:	f7ff fa5d 	bl	80013d4 <CLCD_Puts>
	for (;;) {
 8001f1a:	e7d7      	b.n	8001ecc <StartLCD+0x8>
 8001f1c:	20001200 	.word	0x20001200
 8001f20:	200011fc 	.word	0x200011fc
 8001f24:	200011b8 	.word	0x200011b8
 8001f28:	0801f6c0 	.word	0x0801f6c0
 8001f2c:	200011bc 	.word	0x200011bc

08001f30 <StartUart>:
 * - UART   (EVENT_UART_BIT) 
 * -   ,     (time_1sec) 
 * -    UART 
 */
/* USER CODE END Header_StartUart */
void StartUart(void *argument) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartUart */
	/* Infinite loop */
	for (;;) {
		// UART    ( )
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_UART_BIT,
 8001f38:	4b10      	ldr	r3, [pc, #64]	@ (8001f7c <StartUart+0x4c>)
 8001f3a:	6818      	ldr	r0, [r3, #0]
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	2200      	movs	r2, #0
 8001f42:	2108      	movs	r1, #8
 8001f44:	f00d f8bc 	bl	800f0c0 <osEventFlagsWait>
 8001f48:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);

		if (flags & EVENT_UART_BIT) {							//   
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f003 0308 	and.w	r3, r3, #8
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0f1      	beq.n	8001f38 <StartUart+0x8>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	//       
 8001f54:	4b0a      	ldr	r3, [pc, #40]	@ (8001f80 <StartUart+0x50>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f04f 31ff 	mov.w	r1, #4294967295
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f00d f99a 	bl	800f296 <osMutexAcquire>
			local_time = time_1sec;							// time_1sec   
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <StartUart+0x54>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);					//  
 8001f68:	4b05      	ldr	r3, [pc, #20]	@ (8001f80 <StartUart+0x50>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f00d f9dd 	bl	800f32c <osMutexRelease>
			printf("%lu\n", local_time);				// UART     
 8001f72:	68b9      	ldr	r1, [r7, #8]
 8001f74:	4804      	ldr	r0, [pc, #16]	@ (8001f88 <StartUart+0x58>)
 8001f76:	f01c f8fb 	bl	801e170 <iprintf>
	for (;;) {
 8001f7a:	e7dd      	b.n	8001f38 <StartUart+0x8>
 8001f7c:	20001200 	.word	0x20001200
 8001f80:	200011fc 	.word	0x200011fc
 8001f84:	200011b8 	.word	0x200011b8
 8001f88:	0801f6c4 	.word	0x0801f6c4

08001f8c <StartVS1003>:
 * -    VS1003     
 * - MP3    , DREQ  HIGH MP3    VS1003 
 * - DREQ LOW  
 */
/* USER CODE END Header_StartVS1003 */
void StartVS1003(void *argument) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartVS1003 */

	// VS1003   
	VS1003_Init();
 8001f94:	f7ff fab0 	bl	80014f8 <VS1003_Init>
	VS1003_SoftReset();
 8001f98:	f7ff fc2c 	bl	80017f4 <VS1003_SoftReset>
	VS1003_SetVol();
 8001f9c:	f7ff fcb0 	bl	8001900 <VS1003_SetVol>
	uint8_t vol;

	for (;;) {
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever); //  1    
 8001fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f00c ff6c 	bl	800ee84 <osThreadFlagsWait>

		//     
		if (osMessageQueueGet(volQueueHandle, &vol, NULL, 0) == osOK) { //      
 8001fac:	4b15      	ldr	r3, [pc, #84]	@ (8002004 <StartVS1003+0x78>)
 8001fae:	6818      	ldr	r0, [r3, #0]
 8001fb0:	f107 010f 	add.w	r1, r7, #15
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f00d fc0c 	bl	800f7d4 <osMessageQueueGet>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d104      	bne.n	8001fcc <StartVS1003+0x40>
			vs1003ram[4] = vol;		// VS1003  
 8001fc2:	7bfa      	ldrb	r2, [r7, #15]
 8001fc4:	4b10      	ldr	r3, [pc, #64]	@ (8002008 <StartVS1003+0x7c>)
 8001fc6:	711a      	strb	r2, [r3, #4]
			VS1003_SetVol(); 		//  
 8001fc8:	f7ff fc9a 	bl	8001900 <VS1003_SetVol>

		// MP3   
		while (1) {
			//  VS1003 DREQ HIGH 
			//    , MP3  32 SPI 
			if (mp3_buf_len - mp3_buf_index >= MP3_CHUNK_SIZE
 8001fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <StartVS1003+0x80>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <StartVS1003+0x84>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b1f      	cmp	r3, #31
 8001fd8:	d9e2      	bls.n	8001fa0 <StartVS1003+0x14>
					&& MP3_DREQ == 1) {
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	480d      	ldr	r0, [pc, #52]	@ (8002014 <StartVS1003+0x88>)
 8001fde:	f004 f801 	bl	8005fe4 <HAL_GPIO_ReadPin>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d1db      	bne.n	8001fa0 <StartVS1003+0x14>
				VS1003_WriteData(&mp3_buf[mp3_buf_index]);
 8001fe8:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <StartVS1003+0x84>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0a      	ldr	r2, [pc, #40]	@ (8002018 <StartVS1003+0x8c>)
 8001fee:	4413      	add	r3, r2
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fcbf 	bl	8001974 <VS1003_WriteData>
				mp3_buf_index += MP3_CHUNK_SIZE;
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <StartVS1003+0x84>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	3320      	adds	r3, #32
 8001ffc:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <StartVS1003+0x84>)
 8001ffe:	6013      	str	r3, [r2, #0]
			if (mp3_buf_len - mp3_buf_index >= MP3_CHUNK_SIZE
 8002000:	e7e4      	b.n	8001fcc <StartVS1003+0x40>
 8002002:	bf00      	nop
 8002004:	200011f8 	.word	0x200011f8
 8002008:	20000000 	.word	0x20000000
 800200c:	200011b0 	.word	0x200011b0
 8002010:	200011b4 	.word	0x200011b4
 8002014:	40020800 	.word	0x40020800
 8002018:	200001b0 	.word	0x200001b0

0800201c <StartFATFS>:
 * @brief Function implementing the FATFSTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFATFS */
void StartFATFS(void *argument) {
 800201c:	b580      	push	{r7, lr}
 800201e:	b08a      	sub	sp, #40	@ 0x28
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartFATFS */
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002024:	4b63      	ldr	r3, [pc, #396]	@ (80021b4 <StartFATFS+0x198>)
 8002026:	2200      	movs	r2, #0
 8002028:	611a      	str	r2, [r3, #16]
	uint32_t bw, br;
	char str2[20];

	// SD  
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK) {
 800202a:	2201      	movs	r2, #1
 800202c:	4962      	ldr	r1, [pc, #392]	@ (80021b8 <StartFATFS+0x19c>)
 800202e:	4863      	ldr	r0, [pc, #396]	@ (80021bc <StartFATFS+0x1a0>)
 8002030:	f00b fd38 	bl	800daa4 <f_mount>
 8002034:	4603      	mov	r3, r0
 8002036:	461a      	mov	r2, r3
 8002038:	4b61      	ldr	r3, [pc, #388]	@ (80021c0 <StartFATFS+0x1a4>)
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	4b60      	ldr	r3, [pc, #384]	@ (80021c0 <StartFATFS+0x1a4>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d110      	bne.n	8002066 <StartFATFS+0x4a>
		sprintf(str2, "f_mount OK %d", retSD);
 8002044:	4b5e      	ldr	r3, [pc, #376]	@ (80021c0 <StartFATFS+0x1a4>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	461a      	mov	r2, r3
 800204a:	f107 0310 	add.w	r3, r7, #16
 800204e:	495d      	ldr	r1, [pc, #372]	@ (80021c4 <StartFATFS+0x1a8>)
 8002050:	4618      	mov	r0, r3
 8002052:	f01c f8fd 	bl	801e250 <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) str2);
 8002056:	f107 0310 	add.w	r3, r7, #16
 800205a:	461a      	mov	r2, r3
 800205c:	2101      	movs	r1, #1
 800205e:	2000      	movs	r0, #0
 8002060:	f7ff f9b8 	bl	80013d4 <CLCD_Puts>
 8002064:	e00f      	b.n	8002086 <StartFATFS+0x6a>
	} else {
		sprintf(str2, "f_mount failed %d", retSD);
 8002066:	4b56      	ldr	r3, [pc, #344]	@ (80021c0 <StartFATFS+0x1a4>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	f107 0310 	add.w	r3, r7, #16
 8002070:	4955      	ldr	r1, [pc, #340]	@ (80021c8 <StartFATFS+0x1ac>)
 8002072:	4618      	mov	r0, r3
 8002074:	f01c f8ec 	bl	801e250 <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) str2);
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	461a      	mov	r2, r3
 800207e:	2101      	movs	r1, #1
 8002080:	2000      	movs	r0, #0
 8002082:	f7ff f9a7 	bl	80013d4 <CLCD_Puts>
	}

	const char *filename = "0:/1.mp3";
 8002086:	4b51      	ldr	r3, [pc, #324]	@ (80021cc <StartFATFS+0x1b0>)
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24

	if ((retSD = f_open(&SDFile, filename, FA_READ)) == FR_OK) {
 800208a:	2201      	movs	r2, #1
 800208c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800208e:	4850      	ldr	r0, [pc, #320]	@ (80021d0 <StartFATFS+0x1b4>)
 8002090:	f00b fd6c 	bl	800db6c <f_open>
 8002094:	4603      	mov	r3, r0
 8002096:	461a      	mov	r2, r3
 8002098:	4b49      	ldr	r3, [pc, #292]	@ (80021c0 <StartFATFS+0x1a4>)
 800209a:	701a      	strb	r2, [r3, #0]
 800209c:	4b48      	ldr	r3, [pc, #288]	@ (80021c0 <StartFATFS+0x1a4>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d105      	bne.n	80020b0 <StartFATFS+0x94>

		CLCD_Puts(0, 1, (unsigned char*) filename);
 80020a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020a6:	2101      	movs	r1, #1
 80020a8:	2000      	movs	r0, #0
 80020aa:	f7ff f993 	bl	80013d4 <CLCD_Puts>
 80020ae:	e012      	b.n	80020d6 <StartFATFS+0xba>
	} else {

		sprintf(str2, "open error %d", retSD);
 80020b0:	4b43      	ldr	r3, [pc, #268]	@ (80021c0 <StartFATFS+0x1a4>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	4946      	ldr	r1, [pc, #280]	@ (80021d4 <StartFATFS+0x1b8>)
 80020bc:	4618      	mov	r0, r3
 80020be:	f01c f8c7 	bl	801e250 <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) str2);
 80020c2:	f107 0310 	add.w	r3, r7, #16
 80020c6:	461a      	mov	r2, r3
 80020c8:	2101      	movs	r1, #1
 80020ca:	2000      	movs	r0, #0
 80020cc:	f7ff f982 	bl	80013d4 <CLCD_Puts>
		vTaskDelete(NULL);
 80020d0:	2000      	movs	r0, #0
 80020d2:	f00f f95d 	bl	8011390 <vTaskDelete>
	}

	//   
	mp3_buf_len = 0;
 80020d6:	4b40      	ldr	r3, [pc, #256]	@ (80021d8 <StartFATFS+0x1bc>)
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
	mp3_buf_index = 0;
 80020dc:	4b3f      	ldr	r3, [pc, #252]	@ (80021dc <StartFATFS+0x1c0>)
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
	/* Infinite loop */
	for (;;) {
		if (mp3_buf_len - mp3_buf_index < 512) {
 80020e2:	4b3d      	ldr	r3, [pc, #244]	@ (80021d8 <StartFATFS+0x1bc>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	4b3d      	ldr	r3, [pc, #244]	@ (80021dc <StartFATFS+0x1c0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020f0:	d25c      	bcs.n	80021ac <StartFATFS+0x190>
			UINT br;
			//   :     
			if (mp3_buf_index > 0 && mp3_buf_len > mp3_buf_index) {
 80020f2:	4b3a      	ldr	r3, [pc, #232]	@ (80021dc <StartFATFS+0x1c0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d01d      	beq.n	8002136 <StartFATFS+0x11a>
 80020fa:	4b37      	ldr	r3, [pc, #220]	@ (80021d8 <StartFATFS+0x1bc>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4b37      	ldr	r3, [pc, #220]	@ (80021dc <StartFATFS+0x1c0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d917      	bls.n	8002136 <StartFATFS+0x11a>
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 8002106:	4b35      	ldr	r3, [pc, #212]	@ (80021dc <StartFATFS+0x1c0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a35      	ldr	r2, [pc, #212]	@ (80021e0 <StartFATFS+0x1c4>)
 800210c:	1899      	adds	r1, r3, r2
 800210e:	4b32      	ldr	r3, [pc, #200]	@ (80021d8 <StartFATFS+0x1bc>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	4b32      	ldr	r3, [pc, #200]	@ (80021dc <StartFATFS+0x1c0>)
 8002114:	681b      	ldr	r3, [r3, #0]
						mp3_buf_len - mp3_buf_index);
 8002116:	1ad3      	subs	r3, r2, r3
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 8002118:	461a      	mov	r2, r3
 800211a:	4831      	ldr	r0, [pc, #196]	@ (80021e0 <StartFATFS+0x1c4>)
 800211c:	f01c f9a2 	bl	801e464 <memmove>
				mp3_buf_len = mp3_buf_len - mp3_buf_index;
 8002120:	4b2d      	ldr	r3, [pc, #180]	@ (80021d8 <StartFATFS+0x1bc>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b2d      	ldr	r3, [pc, #180]	@ (80021dc <StartFATFS+0x1c0>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	4a2b      	ldr	r2, [pc, #172]	@ (80021d8 <StartFATFS+0x1bc>)
 800212c:	6013      	str	r3, [r2, #0]
				mp3_buf_index = 0;
 800212e:	4b2b      	ldr	r3, [pc, #172]	@ (80021dc <StartFATFS+0x1c0>)
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
			if (mp3_buf_index > 0 && mp3_buf_len > mp3_buf_index) {
 8002134:	e00b      	b.n	800214e <StartFATFS+0x132>
			} else if (mp3_buf_index >= mp3_buf_len) {
 8002136:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <StartFATFS+0x1c0>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4b27      	ldr	r3, [pc, #156]	@ (80021d8 <StartFATFS+0x1bc>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d305      	bcc.n	800214e <StartFATFS+0x132>
				mp3_buf_len = 0;
 8002142:	4b25      	ldr	r3, [pc, #148]	@ (80021d8 <StartFATFS+0x1bc>)
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 8002148:	4b24      	ldr	r3, [pc, #144]	@ (80021dc <StartFATFS+0x1c0>)
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
			}

			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 800214e:	4b22      	ldr	r3, [pc, #136]	@ (80021d8 <StartFATFS+0x1bc>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a23      	ldr	r2, [pc, #140]	@ (80021e0 <StartFATFS+0x1c4>)
 8002154:	1899      	adds	r1, r3, r2
 8002156:	4b20      	ldr	r3, [pc, #128]	@ (80021d8 <StartFATFS+0x1bc>)
 8002158:	681b      	ldr	r3, [r3, #0]
			MP3_BUF_SIZE - mp3_buf_len, &br);
 800215a:	f5c3 5280 	rsb	r2, r3, #4096	@ 0x1000
			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 800215e:	f107 030c 	add.w	r3, r7, #12
 8002162:	481b      	ldr	r0, [pc, #108]	@ (80021d0 <StartFATFS+0x1b4>)
 8002164:	f00b ffbd 	bl	800e0e2 <f_read>
 8002168:	4603      	mov	r3, r0
 800216a:	461a      	mov	r2, r3
 800216c:	4b14      	ldr	r3, [pc, #80]	@ (80021c0 <StartFATFS+0x1a4>)
 800216e:	701a      	strb	r2, [r3, #0]
			if (retSD != FR_OK || br == 0) {
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <StartFATFS+0x1a4>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d102      	bne.n	800217e <StartFATFS+0x162>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10a      	bne.n	8002194 <StartFATFS+0x178>
				//       
				f_lseek(&SDFile, 0);
 800217e:	2100      	movs	r1, #0
 8002180:	4813      	ldr	r0, [pc, #76]	@ (80021d0 <StartFATFS+0x1b4>)
 8002182:	f00c f91c 	bl	800e3be <f_lseek>
				mp3_buf_len = 0;
 8002186:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <StartFATFS+0x1bc>)
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 800218c:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <StartFATFS+0x1c0>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	e7a6      	b.n	80020e2 <StartFATFS+0xc6>
				continue;
			}
			mp3_buf_len += br;
 8002194:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <StartFATFS+0x1bc>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	4a0e      	ldr	r2, [pc, #56]	@ (80021d8 <StartFATFS+0x1bc>)
 800219e:	6013      	str	r3, [r2, #0]

			// VS1003Task     
			//xTaskNotifyGive(VS1003TaskHandle);
			osThreadFlagsSet(VS1003TaskHandle, 1);
 80021a0:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <StartFATFS+0x1c8>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	4618      	mov	r0, r3
 80021a8:	f00c fe1e 	bl	800ede8 <osThreadFlagsSet>
		}
		osDelay(10);
 80021ac:	200a      	movs	r0, #10
 80021ae:	f00c feea 	bl	800ef86 <osDelay>
		if (mp3_buf_len - mp3_buf_index < 512) {
 80021b2:	e796      	b.n	80020e2 <StartFATFS+0xc6>
 80021b4:	20001214 	.word	0x20001214
 80021b8:	200014d0 	.word	0x200014d0
 80021bc:	200014d4 	.word	0x200014d4
 80021c0:	200014cc 	.word	0x200014cc
 80021c4:	0801f6cc 	.word	0x0801f6cc
 80021c8:	0801f6dc 	.word	0x0801f6dc
 80021cc:	0801f6f0 	.word	0x0801f6f0
 80021d0:	2000170c 	.word	0x2000170c
 80021d4:	0801f6fc 	.word	0x0801f6fc
 80021d8:	200011b0 	.word	0x200011b0
 80021dc:	200011b4 	.word	0x200011b4
 80021e0:	200001b0 	.word	0x200001b0
 80021e4:	200011e4 	.word	0x200011e4

080021e8 <StartADC2DMA>:
 * -    10        (  )
 * - ADC   LCD 
 * - : 100ms
 */
/* USER CODE END Header_StartADC2DMA */
void StartADC2DMA(void *argument) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartADC2DMA */
	char str2[20];
	uint8_t last_scaled = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Infinite loop */
	for (;;) {
		// ADC2  0~255  
		// 10 
		uint8_t scaled = 255 - (adcval[0] * 255) / 4100;
 80021f6:	4b20      	ldr	r3, [pc, #128]	@ (8002278 <StartADC2DMA+0x90>)
 80021f8:	881b      	ldrh	r3, [r3, #0]
 80021fa:	461a      	mov	r2, r3
 80021fc:	4613      	mov	r3, r2
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	4a1e      	ldr	r2, [pc, #120]	@ (800227c <StartADC2DMA+0x94>)
 8002204:	fb82 1203 	smull	r1, r2, r2, r3
 8002208:	12d2      	asrs	r2, r2, #11
 800220a:	17db      	asrs	r3, r3, #31
 800220c:	1a9b      	subs	r3, r3, r2
 800220e:	b2db      	uxtb	r3, r3
 8002210:	3b01      	subs	r3, #1
 8002212:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		uint8_t scaled_10 = (scaled / 10) * 10;
 8002216:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800221a:	4a19      	ldr	r2, [pc, #100]	@ (8002280 <StartADC2DMA+0x98>)
 800221c:	fba2 2303 	umull	r2, r3, r2, r3
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	b2db      	uxtb	r3, r3
 8002224:	461a      	mov	r2, r3
 8002226:	0092      	lsls	r2, r2, #2
 8002228:	4413      	add	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	73fb      	strb	r3, [r7, #15]

		//      (SPI  )
		if (scaled_10 != last_scaled) {
 8002230:	7bfb      	ldrb	r3, [r7, #15]
 8002232:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002236:	429a      	cmp	r2, r3
 8002238:	d00a      	beq.n	8002250 <StartADC2DMA+0x68>
			last_scaled = scaled_10;
 800223a:	7bfb      	ldrb	r3, [r7, #15]
 800223c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			osMessageQueuePut(volQueueHandle, &scaled_10, 0, 0); // VS1003  
 8002240:	4b10      	ldr	r3, [pc, #64]	@ (8002284 <StartADC2DMA+0x9c>)
 8002242:	6818      	ldr	r0, [r3, #0]
 8002244:	f107 010f 	add.w	r1, r7, #15
 8002248:	2300      	movs	r3, #0
 800224a:	2200      	movs	r2, #0
 800224c:	f00d fa62 	bl	800f714 <osMessageQueuePut>
		}

		//  ADC     
		sprintf(str2, "%4d %4d", scaled_10, adcval[1]);
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	461a      	mov	r2, r3
 8002254:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <StartADC2DMA+0x90>)
 8002256:	885b      	ldrh	r3, [r3, #2]
 8002258:	f107 0010 	add.w	r0, r7, #16
 800225c:	490a      	ldr	r1, [pc, #40]	@ (8002288 <StartADC2DMA+0xa0>)
 800225e:	f01b fff7 	bl	801e250 <siprintf>
		CLCD_Puts(5, 0, (unsigned char*) str2);
 8002262:	f107 0310 	add.w	r3, r7, #16
 8002266:	461a      	mov	r2, r3
 8002268:	2100      	movs	r1, #0
 800226a:	2005      	movs	r0, #5
 800226c:	f7ff f8b2 	bl	80013d4 <CLCD_Puts>

		// 100ms  
		osDelay(100);
 8002270:	2064      	movs	r0, #100	@ 0x64
 8002272:	f00c fe88 	bl	800ef86 <osDelay>
	for (;;) {
 8002276:	e7be      	b.n	80021f6 <StartADC2DMA+0xe>
 8002278:	20001208 	.word	0x20001208
 800227c:	7fe007ff 	.word	0x7fe007ff
 8002280:	cccccccd 	.word	0xcccccccd
 8002284:	200011f8 	.word	0x200011f8
 8002288:	0801f70c 	.word	0x0801f70c

0800228c <StartButton>:
 * @brief Function implementing the ButtonTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartButton */
void StartButton(void *argument) {
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartButton */
	static bool sw1_is_pressed = false;
	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_BTN_BIT,
 8002294:	4b1a      	ldr	r3, [pc, #104]	@ (8002300 <StartButton+0x74>)
 8002296:	6818      	ldr	r0, [r3, #0]
 8002298:	f04f 33ff 	mov.w	r3, #4294967295
 800229c:	2200      	movs	r2, #0
 800229e:	2140      	movs	r1, #64	@ 0x40
 80022a0:	f00c ff0e 	bl	800f0c0 <osEventFlagsWait>
 80022a4:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);

		if (flags & EVENT_BTN_BIT) {
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0f1      	beq.n	8002294 <StartButton+0x8>
			GPIO_PinState pin = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 80022b0:	2108      	movs	r1, #8
 80022b2:	4814      	ldr	r0, [pc, #80]	@ (8002304 <StartButton+0x78>)
 80022b4:	f003 fe96 	bl	8005fe4 <HAL_GPIO_ReadPin>
 80022b8:	4603      	mov	r3, r0
 80022ba:	72fb      	strb	r3, [r7, #11]

			if (pin == GPIO_PIN_SET && sw1_is_pressed == false) {
 80022bc:	7afb      	ldrb	r3, [r7, #11]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d10f      	bne.n	80022e2 <StartButton+0x56>
 80022c2:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <StartButton+0x7c>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	f083 0301 	eor.w	r3, r3, #1
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d008      	beq.n	80022e2 <StartButton+0x56>
				sw1_is_pressed = true;
 80022d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002308 <StartButton+0x7c>)
 80022d2:	2201      	movs	r2, #1
 80022d4:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);  //  
 80022d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022da:	480c      	ldr	r0, [pc, #48]	@ (800230c <StartButton+0x80>)
 80022dc:	f003 feb3 	bl	8006046 <HAL_GPIO_TogglePin>
 80022e0:	e00d      	b.n	80022fe <StartButton+0x72>
			}

			else if (pin == GPIO_PIN_RESET && sw1_is_pressed == true) {
 80022e2:	7afb      	ldrb	r3, [r7, #11]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1d5      	bne.n	8002294 <StartButton+0x8>
 80022e8:	4b07      	ldr	r3, [pc, #28]	@ (8002308 <StartButton+0x7c>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0d1      	beq.n	8002294 <StartButton+0x8>
				sw1_is_pressed = false;
 80022f0:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <StartButton+0x7c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);  //  
 80022f6:	2101      	movs	r1, #1
 80022f8:	4805      	ldr	r0, [pc, #20]	@ (8002310 <StartButton+0x84>)
 80022fa:	f003 fea4 	bl	8006046 <HAL_GPIO_TogglePin>
	for (;;) {
 80022fe:	e7c9      	b.n	8002294 <StartButton+0x8>
 8002300:	20001200 	.word	0x20001200
 8002304:	40021000 	.word	0x40021000
 8002308:	20001204 	.word	0x20001204
 800230c:	40020c00 	.word	0x40020c00
 8002310:	40020400 	.word	0x40020400

08002314 <Start7SEG>:
 * @brief Function implementing the myTask10 thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start7SEG */
void Start7SEG(void *argument) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start7SEG */
	_7SEG_GPIO_Init();
 800231c:	f7fe f98e 	bl	800063c <_7SEG_GPIO_Init>
	/* Infinite loop */
	for (;;) {
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LCD_BIT,
 8002320:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <Start7SEG+0x7c>)
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
 8002328:	2200      	movs	r2, #0
 800232a:	2104      	movs	r1, #4
 800232c:	f00c fec8 	bl	800f0c0 <osEventFlagsWait>
 8002330:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);

		if (flags & EVENT_LCD_BIT) {							//    
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0f1      	beq.n	8002320 <Start7SEG+0xc>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	//       
 800233c:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <Start7SEG+0x80>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f04f 31ff 	mov.w	r1, #4294967295
 8002344:	4618      	mov	r0, r3
 8002346:	f00c ffa6 	bl	800f296 <osMutexAcquire>
			local_time = time_1sec;							// time_1sec   
 800234a:	4b13      	ldr	r3, [pc, #76]	@ (8002398 <Start7SEG+0x84>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);
 8002350:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <Start7SEG+0x80>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f00c ffe9 	bl	800f32c <osMutexRelease>
			_7SEG_SetNumber(DGT1, local_time / 10, OFF);
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	4a0f      	ldr	r2, [pc, #60]	@ (800239c <Start7SEG+0x88>)
 800235e:	fba2 2303 	umull	r2, r3, r2, r3
 8002362:	08db      	lsrs	r3, r3, #3
 8002364:	2200      	movs	r2, #0
 8002366:	4619      	mov	r1, r3
 8002368:	2000      	movs	r0, #0
 800236a:	f7fe fa4d 	bl	8000808 <_7SEG_SetNumber>
			_7SEG_SetNumber(DGT2, local_time % 10, ON);
 800236e:	68b9      	ldr	r1, [r7, #8]
 8002370:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <Start7SEG+0x88>)
 8002372:	fba3 2301 	umull	r2, r3, r3, r1
 8002376:	08da      	lsrs	r2, r3, #3
 8002378:	4613      	mov	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	1aca      	subs	r2, r1, r3
 8002382:	4613      	mov	r3, r2
 8002384:	2201      	movs	r2, #1
 8002386:	4619      	mov	r1, r3
 8002388:	2001      	movs	r0, #1
 800238a:	f7fe fa3d 	bl	8000808 <_7SEG_SetNumber>
	for (;;) {
 800238e:	e7c7      	b.n	8002320 <Start7SEG+0xc>
 8002390:	20001200 	.word	0x20001200
 8002394:	200011fc 	.word	0x200011fc
 8002398:	200011b8 	.word	0x200011b8
 800239c:	cccccccd 	.word	0xcccccccd

080023a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b08c      	sub	sp, #48	@ 0x30
 80023a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a6:	f107 031c 	add.w	r3, r7, #28
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	609a      	str	r2, [r3, #8]
 80023b2:	60da      	str	r2, [r3, #12]
 80023b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
 80023ba:	4b7a      	ldr	r3, [pc, #488]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	4a79      	ldr	r2, [pc, #484]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023c0:	f043 0310 	orr.w	r3, r3, #16
 80023c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c6:	4b77      	ldr	r3, [pc, #476]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	f003 0310 	and.w	r3, r3, #16
 80023ce:	61bb      	str	r3, [r7, #24]
 80023d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	4b73      	ldr	r3, [pc, #460]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	4a72      	ldr	r2, [pc, #456]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023dc:	f043 0304 	orr.w	r3, r3, #4
 80023e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023e2:	4b70      	ldr	r3, [pc, #448]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e6:	f003 0304 	and.w	r3, r3, #4
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	4b6c      	ldr	r3, [pc, #432]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f6:	4a6b      	ldr	r2, [pc, #428]	@ (80025a4 <MX_GPIO_Init+0x204>)
 80023f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fe:	4b69      	ldr	r3, [pc, #420]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	4b65      	ldr	r3, [pc, #404]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	4a64      	ldr	r2, [pc, #400]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	6313      	str	r3, [r2, #48]	@ 0x30
 800241a:	4b62      	ldr	r3, [pc, #392]	@ (80025a4 <MX_GPIO_Init+0x204>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	4b5e      	ldr	r3, [pc, #376]	@ (80025a4 <MX_GPIO_Init+0x204>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	4a5d      	ldr	r2, [pc, #372]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002430:	f043 0302 	orr.w	r3, r3, #2
 8002434:	6313      	str	r3, [r2, #48]	@ 0x30
 8002436:	4b5b      	ldr	r3, [pc, #364]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
 8002446:	4b57      	ldr	r3, [pc, #348]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	4a56      	ldr	r2, [pc, #344]	@ (80025a4 <MX_GPIO_Init+0x204>)
 800244c:	f043 0308 	orr.w	r3, r3, #8
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	4b54      	ldr	r3, [pc, #336]	@ (80025a4 <MX_GPIO_Init+0x204>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	607b      	str	r3, [r7, #4]
 800245c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800245e:	2200      	movs	r2, #0
 8002460:	f64f 71f7 	movw	r1, #65527	@ 0xfff7
 8002464:	4850      	ldr	r0, [pc, #320]	@ (80025a8 <MX_GPIO_Init+0x208>)
 8002466:	f003 fdd5 	bl	8006014 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 800246a:	2200      	movs	r2, #0
 800246c:	f246 0140 	movw	r1, #24640	@ 0x6040
 8002470:	484e      	ldr	r0, [pc, #312]	@ (80025ac <MX_GPIO_Init+0x20c>)
 8002472:	f003 fdcf 	bl	8006014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8002476:	2200      	movs	r2, #0
 8002478:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 800247c:	484c      	ldr	r0, [pc, #304]	@ (80025b0 <MX_GPIO_Init+0x210>)
 800247e:	f003 fdc9 	bl	8006014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8002482:	2200      	movs	r2, #0
 8002484:	f240 2121 	movw	r1, #545	@ 0x221
 8002488:	484a      	ldr	r0, [pc, #296]	@ (80025b4 <MX_GPIO_Init+0x214>)
 800248a:	f003 fdc3 	bl	8006014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 800248e:	2200      	movs	r2, #0
 8002490:	f64d 01e0 	movw	r1, #55520	@ 0xd8e0
 8002494:	4848      	ldr	r0, [pc, #288]	@ (80025b8 <MX_GPIO_Init+0x218>)
 8002496:	f003 fdbd 	bl	8006014 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800249a:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 800249e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a0:	2301      	movs	r3, #1
 80024a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a8:	2300      	movs	r3, #0
 80024aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024ac:	f107 031c 	add.w	r3, r7, #28
 80024b0:	4619      	mov	r1, r3
 80024b2:	483d      	ldr	r0, [pc, #244]	@ (80025a8 <MX_GPIO_Init+0x208>)
 80024b4:	f003 fbfa 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024b8:	2308      	movs	r3, #8
 80024ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024bc:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80024c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024c6:	f107 031c 	add.w	r3, r7, #28
 80024ca:	4619      	mov	r1, r3
 80024cc:	4836      	ldr	r0, [pc, #216]	@ (80025a8 <MX_GPIO_Init+0x208>)
 80024ce:	f003 fbed 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6;
 80024d2:	f246 0340 	movw	r3, #24640	@ 0x6040
 80024d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024d8:	2301      	movs	r3, #1
 80024da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e0:	2300      	movs	r3, #0
 80024e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024e4:	f107 031c 	add.w	r3, r7, #28
 80024e8:	4619      	mov	r1, r3
 80024ea:	4830      	ldr	r0, [pc, #192]	@ (80025ac <MX_GPIO_Init+0x20c>)
 80024ec:	f003 fbde 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80024f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024f6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80024fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002500:	f107 031c 	add.w	r3, r7, #28
 8002504:	4619      	mov	r1, r3
 8002506:	4829      	ldr	r0, [pc, #164]	@ (80025ac <MX_GPIO_Init+0x20c>)
 8002508:	f003 fbd0 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 800250c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002510:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002512:	2301      	movs	r3, #1
 8002514:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002516:	2300      	movs	r3, #0
 8002518:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251a:	2300      	movs	r3, #0
 800251c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251e:	f107 031c 	add.w	r3, r7, #28
 8002522:	4619      	mov	r1, r3
 8002524:	4822      	ldr	r0, [pc, #136]	@ (80025b0 <MX_GPIO_Init+0x210>)
 8002526:	f003 fbc1 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_9;
 800252a:	f240 2321 	movw	r3, #545	@ 0x221
 800252e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002530:	2301      	movs	r3, #1
 8002532:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002538:	2300      	movs	r3, #0
 800253a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253c:	f107 031c 	add.w	r3, r7, #28
 8002540:	4619      	mov	r1, r3
 8002542:	481c      	ldr	r0, [pc, #112]	@ (80025b4 <MX_GPIO_Init+0x214>)
 8002544:	f003 fbb2 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002548:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 800254c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800254e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002552:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002558:	f107 031c 	add.w	r3, r7, #28
 800255c:	4619      	mov	r1, r3
 800255e:	4816      	ldr	r0, [pc, #88]	@ (80025b8 <MX_GPIO_Init+0x218>)
 8002560:	f003 fba4 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD14 PD15
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8002564:	f64d 03e0 	movw	r3, #55520	@ 0xd8e0
 8002568:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800256a:	2301      	movs	r3, #1
 800256c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256e:	2300      	movs	r3, #0
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002572:	2300      	movs	r3, #0
 8002574:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002576:	f107 031c 	add.w	r3, r7, #28
 800257a:	4619      	mov	r1, r3
 800257c:	480e      	ldr	r0, [pc, #56]	@ (80025b8 <MX_GPIO_Init+0x218>)
 800257e:	f003 fb95 	bl	8005cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002582:	2380      	movs	r3, #128	@ 0x80
 8002584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002586:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800258a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002590:	f107 031c 	add.w	r3, r7, #28
 8002594:	4619      	mov	r1, r3
 8002596:	4805      	ldr	r0, [pc, #20]	@ (80025ac <MX_GPIO_Init+0x20c>)
 8002598:	f003 fb88 	bl	8005cac <HAL_GPIO_Init>

}
 800259c:	bf00      	nop
 800259e:	3730      	adds	r7, #48	@ 0x30
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40021000 	.word	0x40021000
 80025ac:	40020800 	.word	0x40020800
 80025b0:	40020000 	.word	0x40020000
 80025b4:	40020400 	.word	0x40020400
 80025b8:	40020c00 	.word	0x40020c00

080025bc <_write>:
#include <stdio.h>
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) p, len, 10);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	230a      	movs	r3, #10
 80025ce:	68b9      	ldr	r1, [r7, #8]
 80025d0:	4803      	ldr	r0, [pc, #12]	@ (80025e0 <_write+0x24>)
 80025d2:	f006 fbd3 	bl	8008d7c <HAL_UART_Transmit>
	return len;
 80025d6:	687b      	ldr	r3, [r7, #4]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20001480 	.word	0x20001480

080025e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025e8:	f000 ff7c 	bl	80034e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025ec:	f000 f836 	bl	800265c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025f0:	f7ff fed6 	bl	80023a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80025f4:	f7ff fafa 	bl	8001bec <MX_DMA_Init>
  MX_TIM7_Init();
 80025f8:	f000 fccc 	bl	8002f94 <MX_TIM7_Init>
  MX_USART3_UART_Init();
 80025fc:	f000 fdd0 	bl	80031a0 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8002600:	f000 fa56 	bl	8002ab0 <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 8002604:	f000 f942 	bl	800288c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8002608:	f008 f948 	bl	800a89c <MX_FATFS_Init>
  MX_ADC1_Init();
 800260c:	f7ff f9de 	bl	80019cc <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002610:	f000 f88e 	bl	8002730 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	CLCD_GPIO_Init();
 8002614:	f7fe fcda 	bl	8000fcc <CLCD_GPIO_Init>
	CLCD_Init();
 8002618:	f7fe ff01 	bl	800141e <CLCD_Init>
	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 800261c:	2204      	movs	r2, #4
 800261e:	490a      	ldr	r1, [pc, #40]	@ (8002648 <main+0x64>)
 8002620:	480a      	ldr	r0, [pc, #40]	@ (800264c <main+0x68>)
 8002622:	f001 f809 	bl	8003638 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8002626:	2201      	movs	r2, #1
 8002628:	4909      	ldr	r1, [pc, #36]	@ (8002650 <main+0x6c>)
 800262a:	480a      	ldr	r0, [pc, #40]	@ (8002654 <main+0x70>)
 800262c:	f006 fc31 	bl	8008e92 <HAL_UART_Receive_IT>
	printf("Hello\n");
 8002630:	4809      	ldr	r0, [pc, #36]	@ (8002658 <main+0x74>)
 8002632:	f01b fe05 	bl	801e240 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002636:	f00c fac3 	bl	800ebc0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800263a:	f7ff fb07 	bl	8001c4c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800263e:	f00c fb05 	bl	800ec4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002642:	bf00      	nop
 8002644:	e7fd      	b.n	8002642 <main+0x5e>
 8002646:	bf00      	nop
 8002648:	20001208 	.word	0x20001208
 800264c:	20000108 	.word	0x20000108
 8002650:	20001210 	.word	0x20001210
 8002654:	20001480 	.word	0x20001480
 8002658:	0801f714 	.word	0x0801f714

0800265c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b094      	sub	sp, #80	@ 0x50
 8002660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002662:	f107 0320 	add.w	r3, r7, #32
 8002666:	2230      	movs	r2, #48	@ 0x30
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f01b ff14 	bl	801e498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002670:	f107 030c 	add.w	r3, r7, #12
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
 8002684:	4b28      	ldr	r3, [pc, #160]	@ (8002728 <SystemClock_Config+0xcc>)
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	4a27      	ldr	r2, [pc, #156]	@ (8002728 <SystemClock_Config+0xcc>)
 800268a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002690:	4b25      	ldr	r3, [pc, #148]	@ (8002728 <SystemClock_Config+0xcc>)
 8002692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800269c:	2300      	movs	r3, #0
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	4b22      	ldr	r3, [pc, #136]	@ (800272c <SystemClock_Config+0xd0>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a21      	ldr	r2, [pc, #132]	@ (800272c <SystemClock_Config+0xd0>)
 80026a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b1f      	ldr	r3, [pc, #124]	@ (800272c <SystemClock_Config+0xd0>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026b8:	2301      	movs	r3, #1
 80026ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026c2:	2302      	movs	r3, #2
 80026c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80026ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80026cc:	2304      	movs	r3, #4
 80026ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80026d0:	23a8      	movs	r3, #168	@ 0xa8
 80026d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026d4:	2302      	movs	r3, #2
 80026d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80026d8:	2307      	movs	r3, #7
 80026da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026dc:	f107 0320 	add.w	r3, r7, #32
 80026e0:	4618      	mov	r0, r3
 80026e2:	f003 fce3 	bl	80060ac <HAL_RCC_OscConfig>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80026ec:	f000 f8c8 	bl	8002880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026f0:	230f      	movs	r3, #15
 80026f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026f4:	2302      	movs	r3, #2
 80026f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026f8:	2300      	movs	r3, #0
 80026fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002700:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002702:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002706:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002708:	f107 030c 	add.w	r3, r7, #12
 800270c:	2105      	movs	r1, #5
 800270e:	4618      	mov	r0, r3
 8002710:	f003 ff44 	bl	800659c <HAL_RCC_ClockConfig>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800271a:	f000 f8b1 	bl	8002880 <Error_Handler>
  }
}
 800271e:	bf00      	nop
 8002720:	3750      	adds	r7, #80	@ 0x50
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800
 800272c:	40007000 	.word	0x40007000

08002730 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002734:	2200      	movs	r2, #0
 8002736:	2105      	movs	r1, #5
 8002738:	2037      	movs	r0, #55	@ 0x37
 800273a:	f001 fc07 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800273e:	2037      	movs	r0, #55	@ 0x37
 8002740:	f001 fc20 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	2105      	movs	r1, #5
 8002748:	2017      	movs	r0, #23
 800274a:	f001 fbff 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800274e:	2017      	movs	r0, #23
 8002750:	f001 fc18 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002754:	2200      	movs	r2, #0
 8002756:	2105      	movs	r1, #5
 8002758:	2009      	movs	r0, #9
 800275a:	f001 fbf7 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800275e:	2009      	movs	r0, #9
 8002760:	f001 fc10 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002764:	2200      	movs	r2, #0
 8002766:	2105      	movs	r1, #5
 8002768:	200a      	movs	r0, #10
 800276a:	f001 fbef 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800276e:	200a      	movs	r0, #10
 8002770:	f001 fc08 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	2105      	movs	r1, #5
 8002778:	2028      	movs	r0, #40	@ 0x28
 800277a:	f001 fbe7 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800277e:	2028      	movs	r0, #40	@ 0x28
 8002780:	f001 fc00 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* ETH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8002784:	2200      	movs	r2, #0
 8002786:	2105      	movs	r1, #5
 8002788:	203d      	movs	r0, #61	@ 0x3d
 800278a:	f001 fbdf 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ETH_IRQn);
 800278e:	203d      	movs	r0, #61	@ 0x3d
 8002790:	f001 fbf8 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002794:	2200      	movs	r2, #0
 8002796:	2105      	movs	r1, #5
 8002798:	2027      	movs	r0, #39	@ 0x27
 800279a:	f001 fbd7 	bl	8003f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800279e:	2027      	movs	r0, #39	@ 0x27
 80027a0:	f001 fbf0 	bl	8003f84 <HAL_NVIC_EnableIRQ>
}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_UART_RxCpltCallback>:
 *         -   Echo 
 *         -   
 *         -    (FreeRTOS  )
 * @param  huart:   UART  
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0d      	ldr	r2, [pc, #52]	@ (80027ec <HAL_UART_RxCpltCallback+0x44>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d114      	bne.n	80027e4 <HAL_UART_RxCpltCallback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);                //   LED 
 80027ba:	2120      	movs	r1, #32
 80027bc:	480c      	ldr	r0, [pc, #48]	@ (80027f0 <HAL_UART_RxCpltCallback+0x48>)
 80027be:	f003 fc42 	bl	8006046 <HAL_GPIO_TogglePin>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);         // Echo 
 80027c2:	230a      	movs	r3, #10
 80027c4:	2201      	movs	r2, #1
 80027c6:	490b      	ldr	r1, [pc, #44]	@ (80027f4 <HAL_UART_RxCpltCallback+0x4c>)
 80027c8:	480b      	ldr	r0, [pc, #44]	@ (80027f8 <HAL_UART_RxCpltCallback+0x50>)
 80027ca:	f006 fad7 	bl	8008d7c <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);           //   
 80027ce:	2201      	movs	r2, #1
 80027d0:	4908      	ldr	r1, [pc, #32]	@ (80027f4 <HAL_UART_RxCpltCallback+0x4c>)
 80027d2:	4809      	ldr	r0, [pc, #36]	@ (80027f8 <HAL_UART_RxCpltCallback+0x50>)
 80027d4:	f006 fb5d 	bl	8008e92 <HAL_UART_Receive_IT>
		osEventFlagsSet(eventFlagsHandle, EVENT_UART_BIT);    //   
 80027d8:	4b08      	ldr	r3, [pc, #32]	@ (80027fc <HAL_UART_RxCpltCallback+0x54>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2108      	movs	r1, #8
 80027de:	4618      	mov	r0, r3
 80027e0:	f00c fc2c 	bl	800f03c <osEventFlagsSet>
	}
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40004800 	.word	0x40004800
 80027f0:	40020400 	.word	0x40020400
 80027f4:	20001210 	.word	0x20001210
 80027f8:	20001480 	.word	0x20001480
 80027fc:	20001200 	.word	0x20001200

08002800 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI   
 * @note   GPIO_PIN_7 (VS1003 DREQ )    
 *         - VS1003    (Direct-to-task notification)
 * @param  GPIO_Pin:    
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_7) 	// VS1003 DREQ     
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	2b80      	cmp	r3, #128	@ 0x80
 800280e:	d106      	bne.n	800281e <HAL_GPIO_EXTI_Callback+0x1e>
	{
		osThreadFlagsSet(VS1003TaskHandle, 1); // VS1003   
 8002810:	4b09      	ldr	r3, [pc, #36]	@ (8002838 <HAL_GPIO_EXTI_Callback+0x38>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2101      	movs	r1, #1
 8002816:	4618      	mov	r0, r3
 8002818:	f00c fae6 	bl	800ede8 <osThreadFlagsSet>
	}

	else if (GPIO_Pin == GPIO_PIN_3) {
		osEventFlagsSet(eventFlagsHandle, EVENT_BTN_BIT);
	}
}
 800281c:	e008      	b.n	8002830 <HAL_GPIO_EXTI_Callback+0x30>
	else if (GPIO_Pin == GPIO_PIN_3) {
 800281e:	88fb      	ldrh	r3, [r7, #6]
 8002820:	2b08      	cmp	r3, #8
 8002822:	d105      	bne.n	8002830 <HAL_GPIO_EXTI_Callback+0x30>
		osEventFlagsSet(eventFlagsHandle, EVENT_BTN_BIT);
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <HAL_GPIO_EXTI_Callback+0x3c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2140      	movs	r1, #64	@ 0x40
 800282a:	4618      	mov	r0, r3
 800282c:	f00c fc06 	bl	800f03c <osEventFlagsSet>
}
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	200011e4 	.word	0x200011e4
 800283c:	20001200 	.word	0x20001200

08002840 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM7) {
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a09      	ldr	r2, [pc, #36]	@ (8002874 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d105      	bne.n	800285e <HAL_TIM_PeriodElapsedCallback+0x1e>
		osEventFlagsSet(eventFlagsHandle,
 8002852:	4b09      	ldr	r3, [pc, #36]	@ (8002878 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	210f      	movs	r1, #15
 8002858:	4618      	mov	r0, r3
 800285a:	f00c fbef 	bl	800f03c <osEventFlagsSet>
		EVENT_TIME_BIT | EVENT_LED_BIT | EVENT_LCD_BIT | EVENT_UART_BIT);
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a06      	ldr	r2, [pc, #24]	@ (800287c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d101      	bne.n	800286c <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    HAL_IncTick();
 8002868:	f000 fe5e 	bl	8003528 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40001400 	.word	0x40001400
 8002878:	20001200 	.word	0x20001200
 800287c:	40000400 	.word	0x40000400

08002880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002884:	b672      	cpsid	i
}
 8002886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <Error_Handler+0x8>

0800288c <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_rx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002890:	4b0d      	ldr	r3, [pc, #52]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 8002892:	4a0e      	ldr	r2, [pc, #56]	@ (80028cc <MX_SDIO_SD_Init+0x40>)
 8002894:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002896:	4b0c      	ldr	r3, [pc, #48]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 8002898:	2200      	movs	r2, #0
 800289a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800289c:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80028a2:	4b09      	ldr	r3, [pc, #36]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 80028a8:	4b07      	ldr	r3, [pc, #28]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 80028aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ae:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80028b0:	4b05      	ldr	r3, [pc, #20]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80028b6:	4b04      	ldr	r3, [pc, #16]	@ (80028c8 <MX_SDIO_SD_Init+0x3c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20001214 	.word	0x20001214
 80028cc:	40012c00 	.word	0x40012c00

080028d0 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08a      	sub	sp, #40	@ 0x28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d8:	f107 0314 	add.w	r3, r7, #20
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
 80028e6:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a68      	ldr	r2, [pc, #416]	@ (8002a90 <HAL_SD_MspInit+0x1c0>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	f040 80c9 	bne.w	8002a86 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80028f4:	2300      	movs	r3, #0
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	4b66      	ldr	r3, [pc, #408]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 80028fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fc:	4a65      	ldr	r2, [pc, #404]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 80028fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002902:	6453      	str	r3, [r2, #68]	@ 0x44
 8002904:	4b63      	ldr	r3, [pc, #396]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 8002906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002908:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	4b5f      	ldr	r3, [pc, #380]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 8002916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002918:	4a5e      	ldr	r2, [pc, #376]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 800291a:	f043 0304 	orr.w	r3, r3, #4
 800291e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002920:	4b5c      	ldr	r3, [pc, #368]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800292c:	2300      	movs	r3, #0
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	4b58      	ldr	r3, [pc, #352]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 8002932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002934:	4a57      	ldr	r2, [pc, #348]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 8002936:	f043 0308 	orr.w	r3, r3, #8
 800293a:	6313      	str	r3, [r2, #48]	@ 0x30
 800293c:	4b55      	ldr	r3, [pc, #340]	@ (8002a94 <HAL_SD_MspInit+0x1c4>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002940:	f003 0308 	and.w	r3, r3, #8
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002948:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800294c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294e:	2302      	movs	r3, #2
 8002950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002956:	2303      	movs	r3, #3
 8002958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800295a:	230c      	movs	r3, #12
 800295c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800295e:	f107 0314 	add.w	r3, r7, #20
 8002962:	4619      	mov	r1, r3
 8002964:	484c      	ldr	r0, [pc, #304]	@ (8002a98 <HAL_SD_MspInit+0x1c8>)
 8002966:	f003 f9a1 	bl	8005cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800296a:	2304      	movs	r3, #4
 800296c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296e:	2302      	movs	r3, #2
 8002970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002972:	2300      	movs	r3, #0
 8002974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002976:	2303      	movs	r3, #3
 8002978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800297a:	230c      	movs	r3, #12
 800297c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800297e:	f107 0314 	add.w	r3, r7, #20
 8002982:	4619      	mov	r1, r3
 8002984:	4845      	ldr	r0, [pc, #276]	@ (8002a9c <HAL_SD_MspInit+0x1cc>)
 8002986:	f003 f991 	bl	8005cac <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800298a:	4b45      	ldr	r3, [pc, #276]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 800298c:	4a45      	ldr	r2, [pc, #276]	@ (8002aa4 <HAL_SD_MspInit+0x1d4>)
 800298e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002990:	4b43      	ldr	r3, [pc, #268]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 8002992:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002996:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002998:	4b41      	ldr	r3, [pc, #260]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 800299a:	2240      	movs	r2, #64	@ 0x40
 800299c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800299e:	4b40      	ldr	r3, [pc, #256]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029a4:	4b3e      	ldr	r3, [pc, #248]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029aa:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029ac:	4b3c      	ldr	r3, [pc, #240]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80029b2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029b4:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029ba:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80029bc:	4b38      	ldr	r3, [pc, #224]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029be:	2220      	movs	r2, #32
 80029c0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029c2:	4b37      	ldr	r3, [pc, #220]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80029c8:	4b35      	ldr	r3, [pc, #212]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029ca:	2204      	movs	r2, #4
 80029cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80029ce:	4b34      	ldr	r3, [pc, #208]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029d0:	2203      	movs	r2, #3
 80029d2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80029d4:	4b32      	ldr	r3, [pc, #200]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029d6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80029da:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80029dc:	4b30      	ldr	r3, [pc, #192]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029de:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80029e4:	482e      	ldr	r0, [pc, #184]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029e6:	f001 fadb 	bl	8003fa0 <HAL_DMA_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80029f0:	f7ff ff46 	bl	8002880 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a2a      	ldr	r2, [pc, #168]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80029fa:	4a29      	ldr	r2, [pc, #164]	@ (8002aa0 <HAL_SD_MspInit+0x1d0>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8002a00:	4b29      	ldr	r3, [pc, #164]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a02:	4a2a      	ldr	r2, [pc, #168]	@ (8002aac <HAL_SD_MspInit+0x1dc>)
 8002a04:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002a06:	4b28      	ldr	r3, [pc, #160]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a08:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a0c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a0e:	4b26      	ldr	r3, [pc, #152]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a14:	4b24      	ldr	r3, [pc, #144]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a1a:	4b23      	ldr	r3, [pc, #140]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a20:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a22:	4b21      	ldr	r3, [pc, #132]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a28:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a2c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a30:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002a32:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a34:	2220      	movs	r2, #32
 8002a36:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a38:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a40:	2204      	movs	r2, #4
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002a44:	4b18      	ldr	r3, [pc, #96]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a46:	2203      	movs	r2, #3
 8002a48:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002a4a:	4b17      	ldr	r3, [pc, #92]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a4c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002a50:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002a52:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a54:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002a58:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002a5a:	4813      	ldr	r0, [pc, #76]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a5c:	f001 faa0 	bl	8003fa0 <HAL_DMA_Init>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002a66:	f7ff ff0b 	bl	8002880 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a0e      	ldr	r2, [pc, #56]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a70:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa8 <HAL_SD_MspInit+0x1d8>)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8002a76:	2200      	movs	r2, #0
 8002a78:	2105      	movs	r1, #5
 8002a7a:	2031      	movs	r0, #49	@ 0x31
 8002a7c:	f001 fa66 	bl	8003f4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002a80:	2031      	movs	r0, #49	@ 0x31
 8002a82:	f001 fa7f 	bl	8003f84 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002a86:	bf00      	nop
 8002a88:	3728      	adds	r7, #40	@ 0x28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40012c00 	.word	0x40012c00
 8002a94:	40023800 	.word	0x40023800
 8002a98:	40020800 	.word	0x40020800
 8002a9c:	40020c00 	.word	0x40020c00
 8002aa0:	20001298 	.word	0x20001298
 8002aa4:	40026458 	.word	0x40026458
 8002aa8:	200012f8 	.word	0x200012f8
 8002aac:	400264a0 	.word	0x400264a0

08002ab0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002ab4:	4b17      	ldr	r3, [pc, #92]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002ab6:	4a18      	ldr	r2, [pc, #96]	@ (8002b18 <MX_SPI2_Init+0x68>)
 8002ab8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002aba:	4b16      	ldr	r3, [pc, #88]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002abc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ac0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ac2:	4b14      	ldr	r3, [pc, #80]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ac8:	4b12      	ldr	r3, [pc, #72]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002ace:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ada:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ae0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002ae4:	2210      	movs	r2, #16
 8002ae6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aee:	4b09      	ldr	r3, [pc, #36]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002af4:	4b07      	ldr	r3, [pc, #28]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002afa:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002afc:	220a      	movs	r2, #10
 8002afe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b00:	4804      	ldr	r0, [pc, #16]	@ (8002b14 <MX_SPI2_Init+0x64>)
 8002b02:	f005 facf 	bl	80080a4 <HAL_SPI_Init>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002b0c:	f7ff feb8 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b10:	bf00      	nop
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	20001358 	.word	0x20001358
 8002b18:	40003800 	.word	0x40003800

08002b1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08a      	sub	sp, #40	@ 0x28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b24:	f107 0314 	add.w	r3, r7, #20
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	605a      	str	r2, [r3, #4]
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	60da      	str	r2, [r3, #12]
 8002b32:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a19      	ldr	r2, [pc, #100]	@ (8002ba0 <HAL_SPI_MspInit+0x84>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d12c      	bne.n	8002b98 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	4b18      	ldr	r3, [pc, #96]	@ (8002ba4 <HAL_SPI_MspInit+0x88>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	4a17      	ldr	r2, [pc, #92]	@ (8002ba4 <HAL_SPI_MspInit+0x88>)
 8002b48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ba4 <HAL_SPI_MspInit+0x88>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b56:	613b      	str	r3, [r7, #16]
 8002b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <HAL_SPI_MspInit+0x88>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	4a10      	ldr	r2, [pc, #64]	@ (8002ba4 <HAL_SPI_MspInit+0x88>)
 8002b64:	f043 0302 	orr.w	r3, r3, #2
 8002b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba4 <HAL_SPI_MspInit+0x88>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002b76:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8002b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b84:	2303      	movs	r3, #3
 8002b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b88:	2305      	movs	r3, #5
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	4619      	mov	r1, r3
 8002b92:	4805      	ldr	r0, [pc, #20]	@ (8002ba8 <HAL_SPI_MspInit+0x8c>)
 8002b94:	f003 f88a 	bl	8005cac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002b98:	bf00      	nop
 8002b9a:	3728      	adds	r7, #40	@ 0x28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40003800 	.word	0x40003800
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	40020400 	.word	0x40020400

08002bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	607b      	str	r3, [r7, #4]
 8002bb6:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <HAL_MspInit+0x54>)
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bba:	4a11      	ldr	r2, [pc, #68]	@ (8002c00 <HAL_MspInit+0x54>)
 8002bbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c00 <HAL_MspInit+0x54>)
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bca:	607b      	str	r3, [r7, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	603b      	str	r3, [r7, #0]
 8002bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c00 <HAL_MspInit+0x54>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <HAL_MspInit+0x54>)
 8002bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bde:	4b08      	ldr	r3, [pc, #32]	@ (8002c00 <HAL_MspInit+0x54>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be6:	603b      	str	r3, [r7, #0]
 8002be8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002bea:	2200      	movs	r2, #0
 8002bec:	210f      	movs	r1, #15
 8002bee:	f06f 0001 	mvn.w	r0, #1
 8002bf2:	f001 f9ab 	bl	8003f4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800

08002c04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08e      	sub	sp, #56	@ 0x38
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002c14:	2300      	movs	r3, #0
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	4b33      	ldr	r3, [pc, #204]	@ (8002ce8 <HAL_InitTick+0xe4>)
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1c:	4a32      	ldr	r2, [pc, #200]	@ (8002ce8 <HAL_InitTick+0xe4>)
 8002c1e:	f043 0302 	orr.w	r3, r3, #2
 8002c22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c24:	4b30      	ldr	r3, [pc, #192]	@ (8002ce8 <HAL_InitTick+0xe4>)
 8002c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c30:	f107 0210 	add.w	r2, r7, #16
 8002c34:	f107 0314 	add.w	r3, r7, #20
 8002c38:	4611      	mov	r1, r2
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f003 fece 	bl	80069dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002c40:	6a3b      	ldr	r3, [r7, #32]
 8002c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d103      	bne.n	8002c52 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002c4a:	f003 fe9f 	bl	800698c <HAL_RCC_GetPCLK1Freq>
 8002c4e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002c50:	e004      	b.n	8002c5c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002c52:	f003 fe9b 	bl	800698c <HAL_RCC_GetPCLK1Freq>
 8002c56:	4603      	mov	r3, r0
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5e:	4a23      	ldr	r2, [pc, #140]	@ (8002cec <HAL_InitTick+0xe8>)
 8002c60:	fba2 2303 	umull	r2, r3, r2, r3
 8002c64:	0c9b      	lsrs	r3, r3, #18
 8002c66:	3b01      	subs	r3, #1
 8002c68:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002c6a:	4b21      	ldr	r3, [pc, #132]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c6c:	4a21      	ldr	r2, [pc, #132]	@ (8002cf4 <HAL_InitTick+0xf0>)
 8002c6e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002c70:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c72:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002c76:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002c78:	4a1d      	ldr	r2, [pc, #116]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7c:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c84:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c8a:	4b19      	ldr	r3, [pc, #100]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002c90:	4817      	ldr	r0, [pc, #92]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002c92:	f005 fd15 	bl	80086c0 <HAL_TIM_Base_Init>
 8002c96:	4603      	mov	r3, r0
 8002c98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002c9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d11b      	bne.n	8002cdc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002ca4:	4812      	ldr	r0, [pc, #72]	@ (8002cf0 <HAL_InitTick+0xec>)
 8002ca6:	f005 fd5b 	bl	8008760 <HAL_TIM_Base_Start_IT>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002cb0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d111      	bne.n	8002cdc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002cb8:	201d      	movs	r0, #29
 8002cba:	f001 f963 	bl	8003f84 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b0f      	cmp	r3, #15
 8002cc2:	d808      	bhi.n	8002cd6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	201d      	movs	r0, #29
 8002cca:	f001 f93f 	bl	8003f4c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cce:	4a0a      	ldr	r2, [pc, #40]	@ (8002cf8 <HAL_InitTick+0xf4>)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	e002      	b.n	8002cdc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002cdc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3738      	adds	r7, #56	@ 0x38
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	431bde83 	.word	0x431bde83
 8002cf0:	200013b0 	.word	0x200013b0
 8002cf4:	40000400 	.word	0x40000400
 8002cf8:	2000000c 	.word	0x2000000c

08002cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d00:	bf00      	nop
 8002d02:	e7fd      	b.n	8002d00 <NMI_Handler+0x4>

08002d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d08:	bf00      	nop
 8002d0a:	e7fd      	b.n	8002d08 <HardFault_Handler+0x4>

08002d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d10:	bf00      	nop
 8002d12:	e7fd      	b.n	8002d10 <MemManage_Handler+0x4>

08002d14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <BusFault_Handler+0x4>

08002d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d20:	bf00      	nop
 8002d22:	e7fd      	b.n	8002d20 <UsageFault_Handler+0x4>

08002d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002d36:	2008      	movs	r0, #8
 8002d38:	f003 f9a0 	bl	800607c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002d3c:	bf00      	nop
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002d44:	2010      	movs	r0, #16
 8002d46:	f003 f999 	bl	800607c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002d4a:	bf00      	nop
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002d52:	2080      	movs	r0, #128	@ 0x80
 8002d54:	f003 f992 	bl	800607c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002d58:	bf00      	nop
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d60:	4802      	ldr	r0, [pc, #8]	@ (8002d6c <TIM3_IRQHandler+0x10>)
 8002d62:	f005 fd6d 	bl	8008840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d66:	bf00      	nop
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	200013b0 	.word	0x200013b0

08002d70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002d74:	4802      	ldr	r0, [pc, #8]	@ (8002d80 <USART3_IRQHandler+0x10>)
 8002d76:	f006 f8b1 	bl	8008edc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20001480 	.word	0x20001480

08002d84 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002d88:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002d8c:	f003 f976 	bl	800607c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002d90:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002d94:	f003 f972 	bl	800607c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002da0:	4802      	ldr	r0, [pc, #8]	@ (8002dac <SDIO_IRQHandler+0x10>)
 8002da2:	f004 f8bd 	bl	8006f20 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	20001214 	.word	0x20001214

08002db0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002db4:	4802      	ldr	r0, [pc, #8]	@ (8002dc0 <TIM7_IRQHandler+0x10>)
 8002db6:	f005 fd43 	bl	8008840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002dba:	bf00      	nop
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200013fc 	.word	0x200013fc

08002dc4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002dc8:	4802      	ldr	r0, [pc, #8]	@ (8002dd4 <DMA2_Stream0_IRQHandler+0x10>)
 8002dca:	f001 fa81 	bl	80042d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000150 	.word	0x20000150

08002dd8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002ddc:	4802      	ldr	r0, [pc, #8]	@ (8002de8 <DMA2_Stream3_IRQHandler+0x10>)
 8002dde:	f001 fa77 	bl	80042d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20001298 	.word	0x20001298

08002dec <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002df0:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <ETH_IRQHandler+0x10>)
 8002df2:	f002 f871 	bl	8004ed8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20006484 	.word	0x20006484

08002e00 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002e04:	4802      	ldr	r0, [pc, #8]	@ (8002e10 <DMA2_Stream6_IRQHandler+0x10>)
 8002e06:	f001 fa63 	bl	80042d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	200012f8 	.word	0x200012f8

08002e14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  return 1;
 8002e18:	2301      	movs	r3, #1
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <_kill>:

int _kill(int pid, int sig)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e2e:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <_kill+0x20>)
 8002e30:	2216      	movs	r2, #22
 8002e32:	601a      	str	r2, [r3, #0]
  return -1;
 8002e34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	20012da8 	.word	0x20012da8

08002e48 <_exit>:

void _exit (int status)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e50:	f04f 31ff 	mov.w	r1, #4294967295
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f7ff ffe5 	bl	8002e24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e5a:	bf00      	nop
 8002e5c:	e7fd      	b.n	8002e5a <_exit+0x12>

08002e5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b086      	sub	sp, #24
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	60f8      	str	r0, [r7, #12]
 8002e66:	60b9      	str	r1, [r7, #8]
 8002e68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	e00a      	b.n	8002e86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e70:	f3af 8000 	nop.w
 8002e74:	4601      	mov	r1, r0
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	60ba      	str	r2, [r7, #8]
 8002e7c:	b2ca      	uxtb	r2, r1
 8002e7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	3301      	adds	r3, #1
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	dbf0      	blt.n	8002e70 <_read+0x12>
  }

  return len;
 8002e8e:	687b      	ldr	r3, [r7, #4]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ec0:	605a      	str	r2, [r3, #4]
  return 0;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <_isatty>:

int _isatty(int file)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ed8:	2301      	movs	r3, #1
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b085      	sub	sp, #20
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	60f8      	str	r0, [r7, #12]
 8002eee:	60b9      	str	r1, [r7, #8]
 8002ef0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b087      	sub	sp, #28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f08:	4a14      	ldr	r2, [pc, #80]	@ (8002f5c <_sbrk+0x5c>)
 8002f0a:	4b15      	ldr	r3, [pc, #84]	@ (8002f60 <_sbrk+0x60>)
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f14:	4b13      	ldr	r3, [pc, #76]	@ (8002f64 <_sbrk+0x64>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d102      	bne.n	8002f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f1c:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <_sbrk+0x64>)
 8002f1e:	4a12      	ldr	r2, [pc, #72]	@ (8002f68 <_sbrk+0x68>)
 8002f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f22:	4b10      	ldr	r3, [pc, #64]	@ (8002f64 <_sbrk+0x64>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d205      	bcs.n	8002f3c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002f30:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <_sbrk+0x6c>)
 8002f32:	220c      	movs	r2, #12
 8002f34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f36:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3a:	e009      	b.n	8002f50 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f3c:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <_sbrk+0x64>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f42:	4b08      	ldr	r3, [pc, #32]	@ (8002f64 <_sbrk+0x64>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4413      	add	r3, r2
 8002f4a:	4a06      	ldr	r2, [pc, #24]	@ (8002f64 <_sbrk+0x64>)
 8002f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	20020000 	.word	0x20020000
 8002f60:	00000400 	.word	0x00000400
 8002f64:	200013f8 	.word	0x200013f8
 8002f68:	20012db8 	.word	0x20012db8
 8002f6c:	20012da8 	.word	0x20012da8

08002f70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f74:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <SystemInit+0x20>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7a:	4a05      	ldr	r2, [pc, #20]	@ (8002f90 <SystemInit+0x20>)
 8002f7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f9a:	463b      	mov	r3, r7
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002fa2:	4b15      	ldr	r3, [pc, #84]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002fa4:	4a15      	ldr	r2, [pc, #84]	@ (8002ffc <MX_TIM7_Init+0x68>)
 8002fa6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8002fa8:	4b13      	ldr	r3, [pc, #76]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002faa:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002fae:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb0:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 8002fb6:	4b10      	ldr	r3, [pc, #64]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002fb8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002fbc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002fc4:	480c      	ldr	r0, [pc, #48]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002fc6:	f005 fb7b 	bl	80086c0 <HAL_TIM_Base_Init>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002fd0:	f7ff fc56 	bl	8002880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002fdc:	463b      	mov	r3, r7
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4805      	ldr	r0, [pc, #20]	@ (8002ff8 <MX_TIM7_Init+0x64>)
 8002fe2:	f005 fdeb 	bl	8008bbc <HAL_TIMEx_MasterConfigSynchronization>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002fec:	f7ff fc48 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002ff0:	bf00      	nop
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	200013fc 	.word	0x200013fc
 8002ffc:	40001400 	.word	0x40001400

08003000 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a0b      	ldr	r2, [pc, #44]	@ (800303c <HAL_TIM_Base_MspInit+0x3c>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d10d      	bne.n	800302e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	60fb      	str	r3, [r7, #12]
 8003016:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <HAL_TIM_Base_MspInit+0x40>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	4a09      	ldr	r2, [pc, #36]	@ (8003040 <HAL_TIM_Base_MspInit+0x40>)
 800301c:	f043 0320 	orr.w	r3, r3, #32
 8003020:	6413      	str	r3, [r2, #64]	@ 0x40
 8003022:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <HAL_TIM_Base_MspInit+0x40>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800302e:	bf00      	nop
 8003030:	3714      	adds	r7, #20
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40001400 	.word	0x40001400
 8003040:	40023800 	.word	0x40023800

08003044 <udp_ntp_receive_callback>:
__IO uint8_t ntp_time_updated = 0;


// =====   =====
void udp_ntp_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8003044:	b5b0      	push	{r4, r5, r7, lr}
 8003046:	b08c      	sub	sp, #48	@ 0x30
 8003048:	af04      	add	r7, sp, #16
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
 8003050:	603b      	str	r3, [r7, #0]
    if (p->len >= NTP_PACKET_SIZE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	895b      	ldrh	r3, [r3, #10]
 8003056:	2b2f      	cmp	r3, #47	@ 0x2f
 8003058:	d938      	bls.n	80030cc <udp_ntp_receive_callback+0x88>
    {
        uint32_t seconds;

        memcpy(&seconds, (uint8_t *)p->payload + 40, 4);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	3328      	adds	r3, #40	@ 0x28
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	61bb      	str	r3, [r7, #24]
        seconds = ntohl(seconds);
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	4618      	mov	r0, r3
 8003068:	f010 fcd6 	bl	8013a18 <lwip_htonl>
 800306c:	4603      	mov	r3, r0
 800306e:	61bb      	str	r3, [r7, #24]

        if (seconds > NTP_UNIX_OFFSET)
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	4a1a      	ldr	r2, [pc, #104]	@ (80030dc <udp_ntp_receive_callback+0x98>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d929      	bls.n	80030cc <udp_ntp_receive_callback+0x88>
        {
            ntp_time_unix = seconds - NTP_UNIX_OFFSET;
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4b19      	ldr	r3, [pc, #100]	@ (80030e0 <udp_ntp_receive_callback+0x9c>)
 800307c:	4413      	add	r3, r2
 800307e:	4a19      	ldr	r2, [pc, #100]	@ (80030e4 <udp_ntp_receive_callback+0xa0>)
 8003080:	6013      	str	r3, [r2, #0]

            // UNIX time -> UTC   
            time_t rawtime = (time_t)ntp_time_unix;
 8003082:	4b18      	ldr	r3, [pc, #96]	@ (80030e4 <udp_ntp_receive_callback+0xa0>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2200      	movs	r2, #0
 8003088:	461c      	mov	r4, r3
 800308a:	4615      	mov	r5, r2
 800308c:	e9c7 4504 	strd	r4, r5, [r7, #16]
            struct tm *timeinfo = gmtime(&rawtime);
 8003090:	f107 0310 	add.w	r3, r7, #16
 8003094:	4618      	mov	r0, r3
 8003096:	f01b fa07 	bl	801e4a8 <gmtime>
 800309a:	61f8      	str	r0, [r7, #28]

            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
                timeinfo->tm_year + 1900,
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	695b      	ldr	r3, [r3, #20]
            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
 80030a0:	f203 706c 	addw	r0, r3, #1900	@ 0x76c
                timeinfo->tm_mon + 1,
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	691b      	ldr	r3, [r3, #16]
            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
 80030a8:	1c5c      	adds	r4, r3, #1
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	68dd      	ldr	r5, [r3, #12]
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	6852      	ldr	r2, [r2, #4]
 80030b6:	69f9      	ldr	r1, [r7, #28]
 80030b8:	6809      	ldr	r1, [r1, #0]
 80030ba:	9102      	str	r1, [sp, #8]
 80030bc:	9201      	str	r2, [sp, #4]
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	462b      	mov	r3, r5
 80030c2:	4622      	mov	r2, r4
 80030c4:	4601      	mov	r1, r0
 80030c6:	4808      	ldr	r0, [pc, #32]	@ (80030e8 <udp_ntp_receive_callback+0xa4>)
 80030c8:	f01b f852 	bl	801e170 <iprintf>

            // STM32 RTC     
        }
    }

    pbuf_free(p);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f012 f87f 	bl	80151d0 <pbuf_free>
}
 80030d2:	bf00      	nop
 80030d4:	3720      	adds	r7, #32
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bdb0      	pop	{r4, r5, r7, pc}
 80030da:	bf00      	nop
 80030dc:	83aa7e80 	.word	0x83aa7e80
 80030e0:	7c558180 	.word	0x7c558180
 80030e4:	2000147c 	.word	0x2000147c
 80030e8:	0801f71c 	.word	0x0801f71c

080030ec <udp_ntp_send>:

// =====    =====
void udp_ntp_send(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
    struct pbuf *p;

    // NTP   
    memset(ntp_packet, 0, sizeof(ntp_packet));
 80030f2:	2230      	movs	r2, #48	@ 0x30
 80030f4:	2100      	movs	r1, #0
 80030f6:	4811      	ldr	r0, [pc, #68]	@ (800313c <udp_ntp_send+0x50>)
 80030f8:	f01b f9ce 	bl	801e498 <memset>
    ntp_packet[0] = 0x1B; // LI=0, VN=3, Mode=3 (Client)
 80030fc:	4b0f      	ldr	r3, [pc, #60]	@ (800313c <udp_ntp_send+0x50>)
 80030fe:	221b      	movs	r2, #27
 8003100:	701a      	strb	r2, [r3, #0]

    p = pbuf_alloc(PBUF_TRANSPORT, NTP_PACKET_SIZE, PBUF_POOL);
 8003102:	f44f 72c1 	mov.w	r2, #386	@ 0x182
 8003106:	2130      	movs	r1, #48	@ 0x30
 8003108:	2036      	movs	r0, #54	@ 0x36
 800310a:	f011 fd7d 	bl	8014c08 <pbuf_alloc>
 800310e:	6078      	str	r0, [r7, #4]
    if (p != NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00d      	beq.n	8003132 <udp_ntp_send+0x46>
    {
        pbuf_take(p, ntp_packet, NTP_PACKET_SIZE);
 8003116:	2230      	movs	r2, #48	@ 0x30
 8003118:	4908      	ldr	r1, [pc, #32]	@ (800313c <udp_ntp_send+0x50>)
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f012 fad0 	bl	80156c0 <pbuf_take>
        udp_send(ntp_pcb, p);
 8003120:	4b07      	ldr	r3, [pc, #28]	@ (8003140 <udp_ntp_send+0x54>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	4618      	mov	r0, r3
 8003128:	f018 f822 	bl	801b170 <udp_send>
        pbuf_free(p);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f012 f84f 	bl	80151d0 <pbuf_free>
    }
}
 8003132:	bf00      	nop
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	2000144c 	.word	0x2000144c
 8003140:	20001444 	.word	0x20001444

08003144 <udp_ntp_client_init>:

// ===== NTP      =====
void udp_ntp_client_init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
    ntp_pcb = udp_new();
 8003148:	f018 fb12 	bl	801b770 <udp_new>
 800314c:	4603      	mov	r3, r0
 800314e:	4a0f      	ldr	r2, [pc, #60]	@ (800318c <udp_ntp_client_init+0x48>)
 8003150:	6013      	str	r3, [r2, #0]
    if (ntp_pcb == NULL)
 8003152:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <udp_ntp_client_init+0x48>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d103      	bne.n	8003162 <udp_ntp_client_init+0x1e>
    {
        printf("Failed to create UDP PCB\r\n");
 800315a:	480d      	ldr	r0, [pc, #52]	@ (8003190 <udp_ntp_client_init+0x4c>)
 800315c:	f01b f870 	bl	801e240 <puts>
        return;
 8003160:	e012      	b.n	8003188 <udp_ntp_client_init+0x44>
    }

    // NTP  IP  (: time.google.com = 216.239.35.0)
    IP4_ADDR(&ntp_server_ip, 216, 239, 35, 0);
 8003162:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <udp_ntp_client_init+0x50>)
 8003164:	4a0c      	ldr	r2, [pc, #48]	@ (8003198 <udp_ntp_client_init+0x54>)
 8003166:	601a      	str	r2, [r3, #0]

    udp_connect(ntp_pcb, &ntp_server_ip, NTP_PORT);
 8003168:	4b08      	ldr	r3, [pc, #32]	@ (800318c <udp_ntp_client_init+0x48>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	227b      	movs	r2, #123	@ 0x7b
 800316e:	4909      	ldr	r1, [pc, #36]	@ (8003194 <udp_ntp_client_init+0x50>)
 8003170:	4618      	mov	r0, r3
 8003172:	f018 fa6f 	bl	801b654 <udp_connect>
    udp_recv(ntp_pcb, udp_ntp_receive_callback, NULL);
 8003176:	4b05      	ldr	r3, [pc, #20]	@ (800318c <udp_ntp_client_init+0x48>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2200      	movs	r2, #0
 800317c:	4907      	ldr	r1, [pc, #28]	@ (800319c <udp_ntp_client_init+0x58>)
 800317e:	4618      	mov	r0, r3
 8003180:	f018 fad6 	bl	801b730 <udp_recv>

    udp_ntp_send();  //  
 8003184:	f7ff ffb2 	bl	80030ec <udp_ntp_send>
}
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20001444 	.word	0x20001444
 8003190:	0801f74c 	.word	0x0801f74c
 8003194:	20001448 	.word	0x20001448
 8003198:	0023efd8 	.word	0x0023efd8
 800319c:	08003045 	.word	0x08003045

080031a0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80031a4:	4b11      	ldr	r3, [pc, #68]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031a6:	4a12      	ldr	r2, [pc, #72]	@ (80031f0 <MX_USART3_UART_Init+0x50>)
 80031a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80031aa:	4b10      	ldr	r3, [pc, #64]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80031b2:	4b0e      	ldr	r3, [pc, #56]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80031b8:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80031be:	4b0b      	ldr	r3, [pc, #44]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80031c4:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031c6:	220c      	movs	r2, #12
 80031c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ca:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80031d0:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031d6:	4805      	ldr	r0, [pc, #20]	@ (80031ec <MX_USART3_UART_Init+0x4c>)
 80031d8:	f005 fd80 	bl	8008cdc <HAL_UART_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80031e2:	f7ff fb4d 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20001480 	.word	0x20001480
 80031f0:	40004800 	.word	0x40004800

080031f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b08a      	sub	sp, #40	@ 0x28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031fc:	f107 0314 	add.w	r3, r7, #20
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	605a      	str	r2, [r3, #4]
 8003206:	609a      	str	r2, [r3, #8]
 8003208:	60da      	str	r2, [r3, #12]
 800320a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a19      	ldr	r2, [pc, #100]	@ (8003278 <HAL_UART_MspInit+0x84>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d12c      	bne.n	8003270 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	613b      	str	r3, [r7, #16]
 800321a:	4b18      	ldr	r3, [pc, #96]	@ (800327c <HAL_UART_MspInit+0x88>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	4a17      	ldr	r2, [pc, #92]	@ (800327c <HAL_UART_MspInit+0x88>)
 8003220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003224:	6413      	str	r3, [r2, #64]	@ 0x40
 8003226:	4b15      	ldr	r3, [pc, #84]	@ (800327c <HAL_UART_MspInit+0x88>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	4b11      	ldr	r3, [pc, #68]	@ (800327c <HAL_UART_MspInit+0x88>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323a:	4a10      	ldr	r2, [pc, #64]	@ (800327c <HAL_UART_MspInit+0x88>)
 800323c:	f043 0308 	orr.w	r3, r3, #8
 8003240:	6313      	str	r3, [r2, #48]	@ 0x30
 8003242:	4b0e      	ldr	r3, [pc, #56]	@ (800327c <HAL_UART_MspInit+0x88>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800324e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003252:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003254:	2302      	movs	r3, #2
 8003256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003258:	2300      	movs	r3, #0
 800325a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800325c:	2303      	movs	r3, #3
 800325e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003260:	2307      	movs	r3, #7
 8003262:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003264:	f107 0314 	add.w	r3, r7, #20
 8003268:	4619      	mov	r1, r3
 800326a:	4805      	ldr	r0, [pc, #20]	@ (8003280 <HAL_UART_MspInit+0x8c>)
 800326c:	f002 fd1e 	bl	8005cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003270:	bf00      	nop
 8003272:	3728      	adds	r7, #40	@ 0x28
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40004800 	.word	0x40004800
 800327c:	40023800 	.word	0x40023800
 8003280:	40020c00 	.word	0x40020c00

08003284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003284:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003288:	f7ff fe72 	bl	8002f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800328c:	480c      	ldr	r0, [pc, #48]	@ (80032c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800328e:	490d      	ldr	r1, [pc, #52]	@ (80032c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003290:	4a0d      	ldr	r2, [pc, #52]	@ (80032c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003294:	e002      	b.n	800329c <LoopCopyDataInit>

08003296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800329a:	3304      	adds	r3, #4

0800329c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800329c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800329e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a0:	d3f9      	bcc.n	8003296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032a2:	4a0a      	ldr	r2, [pc, #40]	@ (80032cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032a4:	4c0a      	ldr	r4, [pc, #40]	@ (80032d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80032a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032a8:	e001      	b.n	80032ae <LoopFillZerobss>

080032aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032ac:	3204      	adds	r2, #4

080032ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b0:	d3fb      	bcc.n	80032aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032b2:	f01b fa61 	bl	801e778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032b6:	f7ff f995 	bl	80025e4 <main>
  bx  lr    
 80032ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032c4:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80032c8:	08022b3c 	.word	0x08022b3c
  ldr r2, =_sbss
 80032cc:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80032d0:	20012db8 	.word	0x20012db8

080032d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032d4:	e7fe      	b.n	80032d4 <ADC_IRQHandler>

080032d6 <DP83848_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR if missing mandatory function
  */
int32_t  DP83848_RegisterBusIO(dp83848_Object_t *pObj, dp83848_IOCtx_t *ioctx)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <DP83848_RegisterBusIO+0x28>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d007      	beq.n	80032fe <DP83848_RegisterBusIO+0x28>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <DP83848_RegisterBusIO+0x28>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d102      	bne.n	8003304 <DP83848_RegisterBusIO+0x2e>
  {
    return DP83848_STATUS_ERROR;
 80032fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003302:	e014      	b.n	800332e <DP83848_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	619a      	str	r2, [r3, #24]

  return DP83848_STATUS_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <DP83848_Init>:
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ADDRESS_ERROR if cannot find device address
  *         DP83848_STATUS_READ_ERROR if connot read register
  */
 int32_t DP83848_Init(dp83848_Object_t *pObj)
 {
 800333a:	b580      	push	{r7, lr}
 800333c:	b086      	sub	sp, #24
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
   int32_t status = DP83848_STATUS_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d139      	bne.n	80033ca <DP83848_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <DP83848_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = DP83848_MAX_DEV_ADDR + 1;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2220      	movs	r2, #32
 8003368:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 800336a:	2300      	movs	r3, #0
 800336c:	617b      	str	r3, [r7, #20]
 800336e:	e01c      	b.n	80033aa <DP83848_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, DP83848_SMR, &regvalue) < 0)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	f107 020c 	add.w	r2, r7, #12
 8003378:	2119      	movs	r1, #25
 800337a:	6978      	ldr	r0, [r7, #20]
 800337c:	4798      	blx	r3
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	da03      	bge.n	800338c <DP83848_Init+0x52>
       {
         status = DP83848_STATUS_READ_ERROR;
 8003384:	f06f 0304 	mvn.w	r3, #4
 8003388:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800338a:	e00b      	b.n	80033a4 <DP83848_Init+0x6a>
       }

       if((regvalue & DP83848_SMR_PHY_ADDR) == addr)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	429a      	cmp	r2, r3
 8003396:	d105      	bne.n	80033a4 <DP83848_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	601a      	str	r2, [r3, #0]
         status = DP83848_STATUS_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	613b      	str	r3, [r7, #16]
         break;
 80033a2:	e005      	b.n	80033b0 <DP83848_Init+0x76>
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	3301      	adds	r3, #1
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2b1f      	cmp	r3, #31
 80033ae:	d9df      	bls.n	8003370 <DP83848_Init+0x36>
       }
     }

     if(pObj->DevAddr > DP83848_MAX_DEV_ADDR)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b1f      	cmp	r3, #31
 80033b6:	d902      	bls.n	80033be <DP83848_Init+0x84>
     {
       status = DP83848_STATUS_ADDRESS_ERROR;
 80033b8:	f06f 0302 	mvn.w	r3, #2
 80033bc:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == DP83848_STATUS_OK)
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d102      	bne.n	80033ca <DP83848_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80033ca:	693b      	ldr	r3, [r7, #16]
 }
 80033cc:	4618      	mov	r0, r3
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <DP83848_GetLinkState>:
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  */
int32_t DP83848_GetLinkState(dp83848_Object_t *pObj)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	695b      	ldr	r3, [r3, #20]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6810      	ldr	r0, [r2, #0]
 80033e8:	f107 020c 	add.w	r2, r7, #12
 80033ec:	2101      	movs	r1, #1
 80033ee:	4798      	blx	r3
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	da02      	bge.n	80033fc <DP83848_GetLinkState+0x28>
  {
    return DP83848_STATUS_READ_ERROR;
 80033f6:	f06f 0304 	mvn.w	r3, #4
 80033fa:	e06e      	b.n	80034da <DP83848_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6810      	ldr	r0, [r2, #0]
 8003404:	f107 020c 	add.w	r2, r7, #12
 8003408:	2101      	movs	r1, #1
 800340a:	4798      	blx	r3
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	da02      	bge.n	8003418 <DP83848_GetLinkState+0x44>
  {
    return DP83848_STATUS_READ_ERROR;
 8003412:	f06f 0304 	mvn.w	r3, #4
 8003416:	e060      	b.n	80034da <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BSR_LINK_STATUS) == 0)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <DP83848_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return DP83848_STATUS_LINK_DOWN;
 8003422:	2301      	movs	r3, #1
 8003424:	e059      	b.n	80034da <DP83848_GetLinkState+0x106>
  }

  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &readval) < 0)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6810      	ldr	r0, [r2, #0]
 800342e:	f107 020c 	add.w	r2, r7, #12
 8003432:	2100      	movs	r1, #0
 8003434:	4798      	blx	r3
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	da02      	bge.n	8003442 <DP83848_GetLinkState+0x6e>
  {
    return DP83848_STATUS_READ_ERROR;
 800343c:	f06f 0304 	mvn.w	r3, #4
 8003440:	e04b      	b.n	80034da <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BCR_AUTONEGO_EN) != DP83848_BCR_AUTONEGO_EN)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d11b      	bne.n	8003484 <DP83848_GetLinkState+0xb0>
  {
    if(((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT) && ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d006      	beq.n	8003464 <DP83848_GetLinkState+0x90>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <DP83848_GetLinkState+0x90>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 8003460:	2302      	movs	r3, #2
 8003462:	e03a      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <DP83848_GetLinkState+0x9e>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 800346e:	2303      	movs	r3, #3
 8003470:	e033      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <DP83848_GetLinkState+0xac>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 800347c:	2304      	movs	r3, #4
 800347e:	e02c      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 8003480:	2305      	movs	r3, #5
 8003482:	e02a      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_PHYSCSR, &readval) < 0)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6810      	ldr	r0, [r2, #0]
 800348c:	f107 020c 	add.w	r2, r7, #12
 8003490:	2110      	movs	r1, #16
 8003492:	4798      	blx	r3
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	da02      	bge.n	80034a0 <DP83848_GetLinkState+0xcc>
    {
      return DP83848_STATUS_READ_ERROR;
 800349a:	f06f 0304 	mvn.w	r3, #4
 800349e:	e01c      	b.n	80034da <DP83848_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & DP83848_PHYSCSR_AUTONEGO_DONE) == 0)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0310 	and.w	r3, r3, #16
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <DP83848_GetLinkState+0xda>
    {
      return DP83848_STATUS_AUTONEGO_NOTDONE;
 80034aa:	2306      	movs	r3, #6
 80034ac:	e015      	b.n	80034da <DP83848_GetLinkState+0x106>
    }

    if((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_FD)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f003 0306 	and.w	r3, r3, #6
 80034b4:	2b04      	cmp	r3, #4
 80034b6:	d101      	bne.n	80034bc <DP83848_GetLinkState+0xe8>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 80034b8:	2302      	movs	r3, #2
 80034ba:	e00e      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_HD)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f003 0306 	and.w	r3, r3, #6
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <DP83848_GetLinkState+0xf6>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e007      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_10BT_FD)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f003 0306 	and.w	r3, r3, #6
 80034d0:	2b06      	cmp	r3, #6
 80034d2:	d101      	bne.n	80034d8 <DP83848_GetLinkState+0x104>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 80034d4:	2304      	movs	r3, #4
 80034d6:	e000      	b.n	80034da <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 80034d8:	2305      	movs	r3, #5
    }
  }
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003524 <HAL_Init+0x40>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003524 <HAL_Init+0x40>)
 80034ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <HAL_Init+0x40>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003524 <HAL_Init+0x40>)
 80034fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003500:	4b08      	ldr	r3, [pc, #32]	@ (8003524 <HAL_Init+0x40>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a07      	ldr	r2, [pc, #28]	@ (8003524 <HAL_Init+0x40>)
 8003506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800350a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800350c:	2003      	movs	r0, #3
 800350e:	f000 fd12 	bl	8003f36 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003512:	200f      	movs	r0, #15
 8003514:	f7ff fb76 	bl	8002c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003518:	f7ff fb48 	bl	8002bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023c00 	.word	0x40023c00

08003528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800352c:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <HAL_IncTick+0x20>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	4b06      	ldr	r3, [pc, #24]	@ (800354c <HAL_IncTick+0x24>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4413      	add	r3, r2
 8003538:	4a04      	ldr	r2, [pc, #16]	@ (800354c <HAL_IncTick+0x24>)
 800353a:	6013      	str	r3, [r2, #0]
}
 800353c:	bf00      	nop
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	20000010 	.word	0x20000010
 800354c:	200014c8 	.word	0x200014c8

08003550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return uwTick;
 8003554:	4b03      	ldr	r3, [pc, #12]	@ (8003564 <HAL_GetTick+0x14>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	200014c8 	.word	0x200014c8

08003568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003570:	f7ff ffee 	bl	8003550 <HAL_GetTick>
 8003574:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003580:	d005      	beq.n	800358e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003582:	4b0a      	ldr	r3, [pc, #40]	@ (80035ac <HAL_Delay+0x44>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4413      	add	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800358e:	bf00      	nop
 8003590:	f7ff ffde 	bl	8003550 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	429a      	cmp	r2, r3
 800359e:	d8f7      	bhi.n	8003590 <HAL_Delay+0x28>
  {
  }
}
 80035a0:	bf00      	nop
 80035a2:	bf00      	nop
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20000010 	.word	0x20000010

080035b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e033      	b.n	800362e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d109      	bne.n	80035e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fe fa78 	bl	8001ac4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d118      	bne.n	8003620 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80035f6:	f023 0302 	bic.w	r3, r3, #2
 80035fa:	f043 0202 	orr.w	r2, r3, #2
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 fa6c 	bl	8003ae0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	f023 0303 	bic.w	r3, r3, #3
 8003616:	f043 0201 	orr.w	r2, r3, #1
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	641a      	str	r2, [r3, #64]	@ 0x40
 800361e:	e001      	b.n	8003624 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800362c:	7bfb      	ldrb	r3, [r7, #15]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b088      	sub	sp, #32
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003648:	2300      	movs	r3, #0
 800364a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_ADC_Start_DMA+0x22>
 8003656:	2302      	movs	r3, #2
 8003658:	e0eb      	b.n	8003832 <HAL_ADC_Start_DMA+0x1fa>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d018      	beq.n	80036a2 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
 800367e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003680:	4b6e      	ldr	r3, [pc, #440]	@ (800383c <HAL_ADC_Start_DMA+0x204>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a6e      	ldr	r2, [pc, #440]	@ (8003840 <HAL_ADC_Start_DMA+0x208>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	0c9a      	lsrs	r2, r3, #18
 800368c:	4613      	mov	r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4413      	add	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003694:	e002      	b.n	800369c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	3b01      	subs	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f9      	bne.n	8003696 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036b0:	d107      	bne.n	80036c2 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036c0:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	f040 80a3 	bne.w	8003818 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80036da:	f023 0301 	bic.w	r3, r3, #1
 80036de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036fc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800370c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003710:	d106      	bne.n	8003720 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003716:	f023 0206 	bic.w	r2, r3, #6
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	645a      	str	r2, [r3, #68]	@ 0x44
 800371e:	e002      	b.n	8003726 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800372e:	4b45      	ldr	r3, [pc, #276]	@ (8003844 <HAL_ADC_Start_DMA+0x20c>)
 8003730:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003736:	4a44      	ldr	r2, [pc, #272]	@ (8003848 <HAL_ADC_Start_DMA+0x210>)
 8003738:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800373e:	4a43      	ldr	r2, [pc, #268]	@ (800384c <HAL_ADC_Start_DMA+0x214>)
 8003740:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003746:	4a42      	ldr	r2, [pc, #264]	@ (8003850 <HAL_ADC_Start_DMA+0x218>)
 8003748:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003752:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003762:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003772:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	334c      	adds	r3, #76	@ 0x4c
 800377e:	4619      	mov	r1, r3
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f000 fcba 	bl	80040fc <HAL_DMA_Start_IT>
 8003788:	4603      	mov	r3, r0
 800378a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f003 031f 	and.w	r3, r3, #31
 8003794:	2b00      	cmp	r3, #0
 8003796:	d12a      	bne.n	80037ee <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a2d      	ldr	r2, [pc, #180]	@ (8003854 <HAL_ADC_Start_DMA+0x21c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d015      	beq.n	80037ce <HAL_ADC_Start_DMA+0x196>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003858 <HAL_ADC_Start_DMA+0x220>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d105      	bne.n	80037b8 <HAL_ADC_Start_DMA+0x180>
 80037ac:	4b25      	ldr	r3, [pc, #148]	@ (8003844 <HAL_ADC_Start_DMA+0x20c>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 031f 	and.w	r3, r3, #31
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00a      	beq.n	80037ce <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a27      	ldr	r2, [pc, #156]	@ (800385c <HAL_ADC_Start_DMA+0x224>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d136      	bne.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
 80037c2:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <HAL_ADC_Start_DMA+0x20c>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d130      	bne.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d129      	bne.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	e020      	b.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a18      	ldr	r2, [pc, #96]	@ (8003854 <HAL_ADC_Start_DMA+0x21c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d11b      	bne.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d114      	bne.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003814:	609a      	str	r2, [r3, #8]
 8003816:	e00b      	b.n	8003830 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381c:	f043 0210 	orr.w	r2, r3, #16
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003828:	f043 0201 	orr.w	r2, r3, #1
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003830:	7ffb      	ldrb	r3, [r7, #31]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3720      	adds	r7, #32
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000008 	.word	0x20000008
 8003840:	431bde83 	.word	0x431bde83
 8003844:	40012300 	.word	0x40012300
 8003848:	08003cd9 	.word	0x08003cd9
 800384c:	08003d93 	.word	0x08003d93
 8003850:	08003daf 	.word	0x08003daf
 8003854:	40012000 	.word	0x40012000
 8003858:	40012100 	.word	0x40012100
 800385c:	40012200 	.word	0x40012200

08003860 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d101      	bne.n	80038b8 <HAL_ADC_ConfigChannel+0x1c>
 80038b4:	2302      	movs	r3, #2
 80038b6:	e105      	b.n	8003ac4 <HAL_ADC_ConfigChannel+0x228>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b09      	cmp	r3, #9
 80038c6:	d925      	bls.n	8003914 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68d9      	ldr	r1, [r3, #12]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	461a      	mov	r2, r3
 80038d6:	4613      	mov	r3, r2
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	4413      	add	r3, r2
 80038dc:	3b1e      	subs	r3, #30
 80038de:	2207      	movs	r2, #7
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	43da      	mvns	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	400a      	ands	r2, r1
 80038ec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68d9      	ldr	r1, [r3, #12]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	4618      	mov	r0, r3
 8003900:	4603      	mov	r3, r0
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	4403      	add	r3, r0
 8003906:	3b1e      	subs	r3, #30
 8003908:	409a      	lsls	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	60da      	str	r2, [r3, #12]
 8003912:	e022      	b.n	800395a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6919      	ldr	r1, [r3, #16]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	b29b      	uxth	r3, r3
 8003920:	461a      	mov	r2, r3
 8003922:	4613      	mov	r3, r2
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	4413      	add	r3, r2
 8003928:	2207      	movs	r2, #7
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43da      	mvns	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	400a      	ands	r2, r1
 8003936:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6919      	ldr	r1, [r3, #16]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	689a      	ldr	r2, [r3, #8]
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	b29b      	uxth	r3, r3
 8003948:	4618      	mov	r0, r3
 800394a:	4603      	mov	r3, r0
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	4403      	add	r3, r0
 8003950:	409a      	lsls	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	430a      	orrs	r2, r1
 8003958:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2b06      	cmp	r3, #6
 8003960:	d824      	bhi.n	80039ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	4613      	mov	r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	4413      	add	r3, r2
 8003972:	3b05      	subs	r3, #5
 8003974:	221f      	movs	r2, #31
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	43da      	mvns	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	400a      	ands	r2, r1
 8003982:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	b29b      	uxth	r3, r3
 8003990:	4618      	mov	r0, r3
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	4413      	add	r3, r2
 800399c:	3b05      	subs	r3, #5
 800399e:	fa00 f203 	lsl.w	r2, r0, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80039aa:	e04c      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b0c      	cmp	r3, #12
 80039b2:	d824      	bhi.n	80039fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	3b23      	subs	r3, #35	@ 0x23
 80039c6:	221f      	movs	r2, #31
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43da      	mvns	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	400a      	ands	r2, r1
 80039d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	4618      	mov	r0, r3
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	4613      	mov	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	3b23      	subs	r3, #35	@ 0x23
 80039f0:	fa00 f203 	lsl.w	r2, r0, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80039fc:	e023      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	3b41      	subs	r3, #65	@ 0x41
 8003a10:	221f      	movs	r2, #31
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	43da      	mvns	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	400a      	ands	r2, r1
 8003a1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	4413      	add	r3, r2
 8003a38:	3b41      	subs	r3, #65	@ 0x41
 8003a3a:	fa00 f203 	lsl.w	r2, r0, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a46:	4b22      	ldr	r3, [pc, #136]	@ (8003ad0 <HAL_ADC_ConfigChannel+0x234>)
 8003a48:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a21      	ldr	r2, [pc, #132]	@ (8003ad4 <HAL_ADC_ConfigChannel+0x238>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d109      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x1cc>
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b12      	cmp	r3, #18
 8003a5a:	d105      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a19      	ldr	r2, [pc, #100]	@ (8003ad4 <HAL_ADC_ConfigChannel+0x238>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d123      	bne.n	8003aba <HAL_ADC_ConfigChannel+0x21e>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2b10      	cmp	r3, #16
 8003a78:	d003      	beq.n	8003a82 <HAL_ADC_ConfigChannel+0x1e6>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2b11      	cmp	r3, #17
 8003a80:	d11b      	bne.n	8003aba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b10      	cmp	r3, #16
 8003a94:	d111      	bne.n	8003aba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a96:	4b10      	ldr	r3, [pc, #64]	@ (8003ad8 <HAL_ADC_ConfigChannel+0x23c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a10      	ldr	r2, [pc, #64]	@ (8003adc <HAL_ADC_ConfigChannel+0x240>)
 8003a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa0:	0c9a      	lsrs	r2, r3, #18
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4413      	add	r3, r2
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003aac:	e002      	b.n	8003ab4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1f9      	bne.n	8003aae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	40012300 	.word	0x40012300
 8003ad4:	40012000 	.word	0x40012000
 8003ad8:	20000008 	.word	0x20000008
 8003adc:	431bde83 	.word	0x431bde83

08003ae0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ae8:	4b79      	ldr	r3, [pc, #484]	@ (8003cd0 <ADC_Init+0x1f0>)
 8003aea:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	431a      	orrs	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6859      	ldr	r1, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	021a      	lsls	r2, r3, #8
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003b38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6859      	ldr	r1, [r3, #4]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6899      	ldr	r1, [r3, #8]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68da      	ldr	r2, [r3, #12]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b72:	4a58      	ldr	r2, [pc, #352]	@ (8003cd4 <ADC_Init+0x1f4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d022      	beq.n	8003bbe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6899      	ldr	r1, [r3, #8]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689a      	ldr	r2, [r3, #8]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003ba8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6899      	ldr	r1, [r3, #8]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	609a      	str	r2, [r3, #8]
 8003bbc:	e00f      	b.n	8003bde <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bcc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003bdc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0202 	bic.w	r2, r2, #2
 8003bec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6899      	ldr	r1, [r3, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	7e1b      	ldrb	r3, [r3, #24]
 8003bf8:	005a      	lsls	r2, r3, #1
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d01b      	beq.n	8003c44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c1a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003c2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6859      	ldr	r1, [r3, #4]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c36:	3b01      	subs	r3, #1
 8003c38:	035a      	lsls	r2, r3, #13
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	605a      	str	r2, [r3, #4]
 8003c42:	e007      	b.n	8003c54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c52:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003c62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	051a      	lsls	r2, r3, #20
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003c88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6899      	ldr	r1, [r3, #8]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003c96:	025a      	lsls	r2, r3, #9
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6899      	ldr	r1, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	029a      	lsls	r2, r3, #10
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	609a      	str	r2, [r3, #8]
}
 8003cc4:	bf00      	nop
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	40012300 	.word	0x40012300
 8003cd4:	0f000001 	.word	0x0f000001

08003cd8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d13c      	bne.n	8003d6c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d12b      	bne.n	8003d64 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d127      	bne.n	8003d64 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d006      	beq.n	8003d30 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d119      	bne.n	8003d64 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0220 	bic.w	r2, r2, #32
 8003d3e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d105      	bne.n	8003d64 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5c:	f043 0201 	orr.w	r2, r3, #1
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f7ff fd7b 	bl	8003860 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d6a:	e00e      	b.n	8003d8a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d70:	f003 0310 	and.w	r3, r3, #16
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7ff fd85 	bl	8003888 <HAL_ADC_ErrorCallback>
}
 8003d7e:	e004      	b.n	8003d8a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	4798      	blx	r3
}
 8003d8a:	bf00      	nop
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b084      	sub	sp, #16
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f7ff fd67 	bl	8003874 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003da6:	bf00      	nop
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dba:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2240      	movs	r2, #64	@ 0x40
 8003dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc6:	f043 0204 	orr.w	r2, r3, #4
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f7ff fd5a 	bl	8003888 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f003 0307 	and.w	r3, r3, #7
 8003dea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dec:	4b0c      	ldr	r3, [pc, #48]	@ (8003e20 <__NVIC_SetPriorityGrouping+0x44>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e0e:	4a04      	ldr	r2, [pc, #16]	@ (8003e20 <__NVIC_SetPriorityGrouping+0x44>)
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	60d3      	str	r3, [r2, #12]
}
 8003e14:	bf00      	nop
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	e000ed00 	.word	0xe000ed00

08003e24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e28:	4b04      	ldr	r3, [pc, #16]	@ (8003e3c <__NVIC_GetPriorityGrouping+0x18>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	0a1b      	lsrs	r3, r3, #8
 8003e2e:	f003 0307 	and.w	r3, r3, #7
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	db0b      	blt.n	8003e6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	f003 021f 	and.w	r2, r3, #31
 8003e58:	4907      	ldr	r1, [pc, #28]	@ (8003e78 <__NVIC_EnableIRQ+0x38>)
 8003e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5e:	095b      	lsrs	r3, r3, #5
 8003e60:	2001      	movs	r0, #1
 8003e62:	fa00 f202 	lsl.w	r2, r0, r2
 8003e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	e000e100 	.word	0xe000e100

08003e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	6039      	str	r1, [r7, #0]
 8003e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	db0a      	blt.n	8003ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	490c      	ldr	r1, [pc, #48]	@ (8003ec8 <__NVIC_SetPriority+0x4c>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	0112      	lsls	r2, r2, #4
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ea4:	e00a      	b.n	8003ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	4908      	ldr	r1, [pc, #32]	@ (8003ecc <__NVIC_SetPriority+0x50>)
 8003eac:	79fb      	ldrb	r3, [r7, #7]
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	3b04      	subs	r3, #4
 8003eb4:	0112      	lsls	r2, r2, #4
 8003eb6:	b2d2      	uxtb	r2, r2
 8003eb8:	440b      	add	r3, r1
 8003eba:	761a      	strb	r2, [r3, #24]
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	e000e100 	.word	0xe000e100
 8003ecc:	e000ed00 	.word	0xe000ed00

08003ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b089      	sub	sp, #36	@ 0x24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f1c3 0307 	rsb	r3, r3, #7
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	bf28      	it	cs
 8003eee:	2304      	movcs	r3, #4
 8003ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	2b06      	cmp	r3, #6
 8003ef8:	d902      	bls.n	8003f00 <NVIC_EncodePriority+0x30>
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	3b03      	subs	r3, #3
 8003efe:	e000      	b.n	8003f02 <NVIC_EncodePriority+0x32>
 8003f00:	2300      	movs	r3, #0
 8003f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f04:	f04f 32ff 	mov.w	r2, #4294967295
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43da      	mvns	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	401a      	ands	r2, r3
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f18:	f04f 31ff 	mov.w	r1, #4294967295
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f22:	43d9      	mvns	r1, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f28:	4313      	orrs	r3, r2
         );
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3724      	adds	r7, #36	@ 0x24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b082      	sub	sp, #8
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff ff4c 	bl	8003ddc <__NVIC_SetPriorityGrouping>
}
 8003f44:	bf00      	nop
 8003f46:	3708      	adds	r7, #8
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b086      	sub	sp, #24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	4603      	mov	r3, r0
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
 8003f58:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f5e:	f7ff ff61 	bl	8003e24 <__NVIC_GetPriorityGrouping>
 8003f62:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	6978      	ldr	r0, [r7, #20]
 8003f6a:	f7ff ffb1 	bl	8003ed0 <NVIC_EncodePriority>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f74:	4611      	mov	r1, r2
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7ff ff80 	bl	8003e7c <__NVIC_SetPriority>
}
 8003f7c:	bf00      	nop
 8003f7e:	3718      	adds	r7, #24
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff ff54 	bl	8003e40 <__NVIC_EnableIRQ>
}
 8003f98:	bf00      	nop
 8003f9a:	3708      	adds	r7, #8
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fac:	f7ff fad0 	bl	8003550 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e099      	b.n	80040f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f022 0201 	bic.w	r2, r2, #1
 8003fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fdc:	e00f      	b.n	8003ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fde:	f7ff fab7 	bl	8003550 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b05      	cmp	r3, #5
 8003fea:	d908      	bls.n	8003ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2203      	movs	r2, #3
 8003ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e078      	b.n	80040f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1e8      	bne.n	8003fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	4b38      	ldr	r3, [pc, #224]	@ (80040f8 <HAL_DMA_Init+0x158>)
 8004018:	4013      	ands	r3, r2
 800401a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800402a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a1b      	ldr	r3, [r3, #32]
 8004048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	4313      	orrs	r3, r2
 800404e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	2b04      	cmp	r3, #4
 8004056:	d107      	bne.n	8004068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004060:	4313      	orrs	r3, r2
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	f023 0307 	bic.w	r3, r3, #7
 800407e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	4313      	orrs	r3, r2
 8004088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408e:	2b04      	cmp	r3, #4
 8004090:	d117      	bne.n	80040c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	4313      	orrs	r3, r2
 800409a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00e      	beq.n	80040c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 fb0d 	bl	80046c4 <DMA_CheckFifoParam>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d008      	beq.n	80040c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2240      	movs	r2, #64	@ 0x40
 80040b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80040be:	2301      	movs	r3, #1
 80040c0:	e016      	b.n	80040f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 fac4 	bl	8004658 <DMA_CalcBaseAndBitshift>
 80040d0:	4603      	mov	r3, r0
 80040d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d8:	223f      	movs	r2, #63	@ 0x3f
 80040da:	409a      	lsls	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3718      	adds	r7, #24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	f010803f 	.word	0xf010803f

080040fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
 8004108:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004112:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800411a:	2b01      	cmp	r3, #1
 800411c:	d101      	bne.n	8004122 <HAL_DMA_Start_IT+0x26>
 800411e:	2302      	movs	r3, #2
 8004120:	e040      	b.n	80041a4 <HAL_DMA_Start_IT+0xa8>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d12f      	bne.n	8004196 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2202      	movs	r2, #2
 800413a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	68b9      	ldr	r1, [r7, #8]
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 fa56 	bl	80045fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004154:	223f      	movs	r2, #63	@ 0x3f
 8004156:	409a      	lsls	r2, r3
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0216 	orr.w	r2, r2, #22
 800416a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004170:	2b00      	cmp	r3, #0
 8004172:	d007      	beq.n	8004184 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0208 	orr.w	r2, r2, #8
 8004182:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f042 0201 	orr.w	r2, r2, #1
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	e005      	b.n	80041a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800419e:	2302      	movs	r3, #2
 80041a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041ba:	f7ff f9c9 	bl	8003550 <HAL_GetTick>
 80041be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d008      	beq.n	80041de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2280      	movs	r2, #128	@ 0x80
 80041d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e052      	b.n	8004284 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0216 	bic.w	r2, r2, #22
 80041ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004202:	2b00      	cmp	r3, #0
 8004204:	d103      	bne.n	800420e <HAL_DMA_Abort+0x62>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800420a:	2b00      	cmp	r3, #0
 800420c:	d007      	beq.n	800421e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0208 	bic.w	r2, r2, #8
 800421c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800422e:	e013      	b.n	8004258 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004230:	f7ff f98e 	bl	8003550 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b05      	cmp	r3, #5
 800423c:	d90c      	bls.n	8004258 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2220      	movs	r2, #32
 8004242:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2203      	movs	r2, #3
 8004248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e015      	b.n	8004284 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1e4      	bne.n	8004230 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426a:	223f      	movs	r2, #63	@ 0x3f
 800426c:	409a      	lsls	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d004      	beq.n	80042aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2280      	movs	r2, #128	@ 0x80
 80042a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e00c      	b.n	80042c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2205      	movs	r2, #5
 80042ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 0201 	bic.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042dc:	4b8e      	ldr	r3, [pc, #568]	@ (8004518 <HAL_DMA_IRQHandler+0x248>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a8e      	ldr	r2, [pc, #568]	@ (800451c <HAL_DMA_IRQHandler+0x24c>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	0a9b      	lsrs	r3, r3, #10
 80042e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fa:	2208      	movs	r2, #8
 80042fc:	409a      	lsls	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	4013      	ands	r3, r2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d01a      	beq.n	800433c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b00      	cmp	r3, #0
 8004312:	d013      	beq.n	800433c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0204 	bic.w	r2, r2, #4
 8004322:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004328:	2208      	movs	r2, #8
 800432a:	409a      	lsls	r2, r3
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004334:	f043 0201 	orr.w	r2, r3, #1
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004340:	2201      	movs	r2, #1
 8004342:	409a      	lsls	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4013      	ands	r3, r2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d012      	beq.n	8004372 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00b      	beq.n	8004372 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800435e:	2201      	movs	r2, #1
 8004360:	409a      	lsls	r2, r3
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436a:	f043 0202 	orr.w	r2, r3, #2
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004376:	2204      	movs	r2, #4
 8004378:	409a      	lsls	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4013      	ands	r3, r2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d012      	beq.n	80043a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00b      	beq.n	80043a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004394:	2204      	movs	r2, #4
 8004396:	409a      	lsls	r2, r3
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a0:	f043 0204 	orr.w	r2, r3, #4
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ac:	2210      	movs	r2, #16
 80043ae:	409a      	lsls	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	4013      	ands	r3, r2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d043      	beq.n	8004440 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d03c      	beq.n	8004440 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ca:	2210      	movs	r2, #16
 80043cc:	409a      	lsls	r2, r3
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d018      	beq.n	8004412 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d108      	bne.n	8004400 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d024      	beq.n	8004440 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	4798      	blx	r3
 80043fe:	e01f      	b.n	8004440 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01b      	beq.n	8004440 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	4798      	blx	r3
 8004410:	e016      	b.n	8004440 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800441c:	2b00      	cmp	r3, #0
 800441e:	d107      	bne.n	8004430 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0208 	bic.w	r2, r2, #8
 800442e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004444:	2220      	movs	r2, #32
 8004446:	409a      	lsls	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4013      	ands	r3, r2
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 808f 	beq.w	8004570 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0310 	and.w	r3, r3, #16
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 8087 	beq.w	8004570 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004466:	2220      	movs	r2, #32
 8004468:	409a      	lsls	r2, r3
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b05      	cmp	r3, #5
 8004478:	d136      	bne.n	80044e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f022 0216 	bic.w	r2, r2, #22
 8004488:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	695a      	ldr	r2, [r3, #20]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004498:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d103      	bne.n	80044aa <HAL_DMA_IRQHandler+0x1da>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d007      	beq.n	80044ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0208 	bic.w	r2, r2, #8
 80044b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044be:	223f      	movs	r2, #63	@ 0x3f
 80044c0:	409a      	lsls	r2, r3
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d07e      	beq.n	80045dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	4798      	blx	r3
        }
        return;
 80044e6:	e079      	b.n	80045dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d01d      	beq.n	8004532 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10d      	bne.n	8004520 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004508:	2b00      	cmp	r3, #0
 800450a:	d031      	beq.n	8004570 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	4798      	blx	r3
 8004514:	e02c      	b.n	8004570 <HAL_DMA_IRQHandler+0x2a0>
 8004516:	bf00      	nop
 8004518:	20000008 	.word	0x20000008
 800451c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004524:	2b00      	cmp	r3, #0
 8004526:	d023      	beq.n	8004570 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	4798      	blx	r3
 8004530:	e01e      	b.n	8004570 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10f      	bne.n	8004560 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0210 	bic.w	r2, r2, #16
 800454e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004564:	2b00      	cmp	r3, #0
 8004566:	d003      	beq.n	8004570 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004574:	2b00      	cmp	r3, #0
 8004576:	d032      	beq.n	80045de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d022      	beq.n	80045ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2205      	movs	r2, #5
 8004588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0201 	bic.w	r2, r2, #1
 800459a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	3301      	adds	r3, #1
 80045a0:	60bb      	str	r3, [r7, #8]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d307      	bcc.n	80045b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1f2      	bne.n	800459c <HAL_DMA_IRQHandler+0x2cc>
 80045b6:	e000      	b.n	80045ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d005      	beq.n	80045de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	4798      	blx	r3
 80045da:	e000      	b.n	80045de <HAL_DMA_IRQHandler+0x30e>
        return;
 80045dc:	bf00      	nop
    }
  }
}
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
 8004608:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004618:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b40      	cmp	r3, #64	@ 0x40
 8004628:	d108      	bne.n	800463c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800463a:	e007      	b.n	800464c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	60da      	str	r2, [r3, #12]
}
 800464c:	bf00      	nop
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	3b10      	subs	r3, #16
 8004668:	4a14      	ldr	r2, [pc, #80]	@ (80046bc <DMA_CalcBaseAndBitshift+0x64>)
 800466a:	fba2 2303 	umull	r2, r3, r2, r3
 800466e:	091b      	lsrs	r3, r3, #4
 8004670:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004672:	4a13      	ldr	r2, [pc, #76]	@ (80046c0 <DMA_CalcBaseAndBitshift+0x68>)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4413      	add	r3, r2
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	461a      	mov	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2b03      	cmp	r3, #3
 8004684:	d909      	bls.n	800469a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800468e:	f023 0303 	bic.w	r3, r3, #3
 8004692:	1d1a      	adds	r2, r3, #4
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	659a      	str	r2, [r3, #88]	@ 0x58
 8004698:	e007      	b.n	80046aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80046a2:	f023 0303 	bic.w	r3, r3, #3
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	aaaaaaab 	.word	0xaaaaaaab
 80046c0:	0802246c 	.word	0x0802246c

080046c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046cc:	2300      	movs	r3, #0
 80046ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d11f      	bne.n	800471e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	d856      	bhi.n	8004792 <DMA_CheckFifoParam+0xce>
 80046e4:	a201      	add	r2, pc, #4	@ (adr r2, 80046ec <DMA_CheckFifoParam+0x28>)
 80046e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ea:	bf00      	nop
 80046ec:	080046fd 	.word	0x080046fd
 80046f0:	0800470f 	.word	0x0800470f
 80046f4:	080046fd 	.word	0x080046fd
 80046f8:	08004793 	.word	0x08004793
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004700:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d046      	beq.n	8004796 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800470c:	e043      	b.n	8004796 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004716:	d140      	bne.n	800479a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800471c:	e03d      	b.n	800479a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004726:	d121      	bne.n	800476c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	2b03      	cmp	r3, #3
 800472c:	d837      	bhi.n	800479e <DMA_CheckFifoParam+0xda>
 800472e:	a201      	add	r2, pc, #4	@ (adr r2, 8004734 <DMA_CheckFifoParam+0x70>)
 8004730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004734:	08004745 	.word	0x08004745
 8004738:	0800474b 	.word	0x0800474b
 800473c:	08004745 	.word	0x08004745
 8004740:	0800475d 	.word	0x0800475d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	73fb      	strb	r3, [r7, #15]
      break;
 8004748:	e030      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d025      	beq.n	80047a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800475a:	e022      	b.n	80047a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004760:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004764:	d11f      	bne.n	80047a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800476a:	e01c      	b.n	80047a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2b02      	cmp	r3, #2
 8004770:	d903      	bls.n	800477a <DMA_CheckFifoParam+0xb6>
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	2b03      	cmp	r3, #3
 8004776:	d003      	beq.n	8004780 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004778:	e018      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	73fb      	strb	r3, [r7, #15]
      break;
 800477e:	e015      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00e      	beq.n	80047aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]
      break;
 8004790:	e00b      	b.n	80047aa <DMA_CheckFifoParam+0xe6>
      break;
 8004792:	bf00      	nop
 8004794:	e00a      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      break;
 8004796:	bf00      	nop
 8004798:	e008      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      break;
 800479a:	bf00      	nop
 800479c:	e006      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      break;
 800479e:	bf00      	nop
 80047a0:	e004      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      break;
 80047a2:	bf00      	nop
 80047a4:	e002      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      break;   
 80047a6:	bf00      	nop
 80047a8:	e000      	b.n	80047ac <DMA_CheckFifoParam+0xe8>
      break;
 80047aa:	bf00      	nop
    }
  } 
  
  return status; 
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop

080047bc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e08a      	b.n	80048e4 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d106      	bne.n	80047e6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f006 fec5 	bl	800b570 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	4b40      	ldr	r3, [pc, #256]	@ (80048ec <HAL_ETH_Init+0x130>)
 80047ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ee:	4a3f      	ldr	r2, [pc, #252]	@ (80048ec <HAL_ETH_Init+0x130>)
 80047f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80047f6:	4b3d      	ldr	r3, [pc, #244]	@ (80048ec <HAL_ETH_Init+0x130>)
 80047f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004802:	4b3b      	ldr	r3, [pc, #236]	@ (80048f0 <HAL_ETH_Init+0x134>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	4a3a      	ldr	r2, [pc, #232]	@ (80048f0 <HAL_ETH_Init+0x134>)
 8004808:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800480c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800480e:	4b38      	ldr	r3, [pc, #224]	@ (80048f0 <HAL_ETH_Init+0x134>)
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	4936      	ldr	r1, [pc, #216]	@ (80048f0 <HAL_ETH_Init+0x134>)
 8004818:	4313      	orrs	r3, r2
 800481a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800481c:	4b34      	ldr	r3, [pc, #208]	@ (80048f0 <HAL_ETH_Init+0x134>)
 800481e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	f043 0301 	orr.w	r3, r3, #1
 8004832:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004836:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004838:	f7fe fe8a 	bl	8003550 <HAL_GetTick>
 800483c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800483e:	e011      	b.n	8004864 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004840:	f7fe fe86 	bl	8003550 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800484e:	d909      	bls.n	8004864 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2204      	movs	r2, #4
 8004854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	22e0      	movs	r2, #224	@ 0xe0
 800485c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e03f      	b.n	80048e4 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1e4      	bne.n	8004840 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 ff5a 	bl	8005730 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f001 f805 	bl	800588c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f001 f85b 	bl	800593e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	461a      	mov	r2, r3
 800488e:	2100      	movs	r1, #0
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 ffc3 	bl	800581c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80048a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6812      	ldr	r2, [r2, #0]
 80048b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048b6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80048ba:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80048ce:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2210      	movs	r2, #16
 80048de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40023800 	.word	0x40023800
 80048f0:	40013800 	.word	0x40013800

080048f4 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004902:	2b10      	cmp	r3, #16
 8004904:	d161      	bne.n	80049ca <HAL_ETH_Start_IT+0xd6>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2220      	movs	r2, #32
 800490a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2204      	movs	r2, #4
 8004918:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f9f4 	bl	8004d08 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004928:	2001      	movs	r0, #1
 800492a:	f7fe fe1d 	bl	8003568 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004948:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800494c:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	6812      	ldr	r2, [r2, #0]
 800495c:	f043 0302 	orr.w	r3, r3, #2
 8004960:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004964:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 fd7e 	bl	8005468 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f042 0208 	orr.w	r2, r2, #8
 800497a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004984:	2001      	movs	r0, #1
 8004986:	f7fe fdef 	bl	8003568 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0204 	orr.w	r2, r2, #4
 80049a0:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 80049b4:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 80049b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049bc:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2240      	movs	r2, #64	@ 0x40
 80049c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	e000      	b.n	80049cc <HAL_ETH_Start_IT+0xd8>
  }
  else
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
  }
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049e2:	2b40      	cmp	r3, #64	@ 0x40
 80049e4:	d170      	bne.n	8004ac8 <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2220      	movs	r2, #32
 80049ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6812      	ldr	r2, [r2, #0]
 80049fc:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 8004a00:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 8004a04:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a08:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6812      	ldr	r2, [r2, #0]
 8004a18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a1c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a20:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	f023 0302 	bic.w	r3, r3, #2
 8004a34:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a38:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 0204 	bic.w	r2, r2, #4
 8004a48:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a52:	2001      	movs	r0, #1
 8004a54:	f7fe fd88 	bl	8003568 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 fd01 	bl	8005468 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0208 	bic.w	r2, r2, #8
 8004a74:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a7e:	2001      	movs	r0, #1
 8004a80:	f7fe fd72 	bl	8003568 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	e00e      	b.n	8004ab0 <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	3212      	adds	r2, #18
 8004a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a9c:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	3301      	adds	r3, #1
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2b03      	cmp	r3, #3
 8004ab4:	d9ed      	bls.n	8004a92 <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2210      	movs	r2, #16
 8004ac0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	e000      	b.n	8004aca <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
  }
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b082      	sub	sp, #8
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d109      	bne.n	8004af6 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae8:	f043 0201 	orr.w	r2, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e045      	b.n	8004b82 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004afc:	2b40      	cmp	r3, #64	@ 0x40
 8004afe:	d13f      	bne.n	8004b80 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	6839      	ldr	r1, [r7, #0]
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 ff85 	bl	8005a1c <ETH_Prepare_Tx_Descriptors>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d009      	beq.n	8004b2c <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1e:	f043 0202 	orr.w	r2, r3, #2
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e02a      	b.n	8004b82 <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 8004b2c:	f3bf 8f4f 	dsb	sy
}
 8004b30:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b36:	1c5a      	adds	r2, r3, #1
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d904      	bls.n	8004b4e <HAL_ETH_Transmit_IT+0x7c>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b48:	1f1a      	subs	r2, r3, #4
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	f003 0304 	and.w	r3, r3, #4
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00d      	beq.n	8004b7c <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b68:	461a      	mov	r2, r3
 8004b6a:	2304      	movs	r3, #4
 8004b6c:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b76:	461a      	mov	r2, r3
 8004b78:	2300      	movs	r3, #0
 8004b7a:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	e000      	b.n	8004b82 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
  }
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b088      	sub	sp, #32
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
 8004b92:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d109      	bne.n	8004bb6 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba8:	f043 0201 	orr.w	r2, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e0a4      	b.n	8004d00 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bbc:	2b40      	cmp	r3, #64	@ 0x40
 8004bbe:	d001      	beq.n	8004bc4 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e09d      	b.n	8004d00 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	3212      	adds	r2, #18
 8004bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bd4:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bda:	f1c3 0304 	rsb	r3, r3, #4
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004be0:	e066      	b.n	8004cb0 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d007      	beq.n	8004bfe <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	69da      	ldr	r2, [r3, #28]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d103      	bne.n	8004c12 <HAL_ETH_ReadData+0x88>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d03c      	beq.n	8004c8c <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d005      	beq.n	8004c2a <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	0c1b      	lsrs	r3, r3, #16
 8004c30:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004c34:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d005      	beq.n	8004c4e <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	689a      	ldr	r2, [r3, #8]
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c66:	461a      	mov	r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	f006 fe32 	bl	800b8d4 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	441a      	add	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	61fb      	str	r3, [r7, #28]
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	2b03      	cmp	r3, #3
 8004c96:	d902      	bls.n	8004c9e <HAL_ETH_ReadData+0x114>
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	3b04      	subs	r3, #4
 8004c9c:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69fa      	ldr	r2, [r7, #28]
 8004ca2:	3212      	adds	r2, #18
 8004ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ca8:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	3301      	adds	r3, #1
 8004cae:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	db06      	blt.n	8004cc6 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d202      	bcs.n	8004cc6 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004cc0:	7cfb      	ldrb	r3, [r7, #19]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d08d      	beq.n	8004be2 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	441a      	add	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f814 	bl	8004d08 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004ce6:	7cfb      	ldrb	r3, [r7, #19]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d108      	bne.n	8004cfe <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e000      	b.n	8004d00 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3720      	adds	r7, #32
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b088      	sub	sp, #32
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004d10:	2300      	movs	r3, #0
 8004d12:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004d14:	2301      	movs	r3, #1
 8004d16:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d1c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69fa      	ldr	r2, [r7, #28]
 8004d22:	3212      	adds	r2, #18
 8004d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d28:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d2e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004d30:	e044      	b.n	8004dbc <ETH_UpdateDescriptor+0xb4>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d112      	bne.n	8004d60 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004d3a:	f107 0308 	add.w	r3, r7, #8
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f006 fd98 	bl	800b874 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d102      	bne.n	8004d50 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	74fb      	strb	r3, [r7, #19]
 8004d4e:	e007      	b.n	8004d60 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	461a      	mov	r2, r3
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004d60:	7cfb      	ldrb	r3, [r7, #19]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d02a      	beq.n	8004dbc <ETH_UpdateDescriptor+0xb4>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d108      	bne.n	8004d80 <ETH_UpdateDescriptor+0x78>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	6053      	str	r3, [r2, #4]
 8004d7e:	e005      	b.n	8004d8c <ETH_UpdateDescriptor+0x84>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	61fb      	str	r3, [r7, #28]
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	2b03      	cmp	r3, #3
 8004da2:	d902      	bls.n	8004daa <ETH_UpdateDescriptor+0xa2>
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	3b04      	subs	r3, #4
 8004da8:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69fa      	ldr	r2, [r7, #28]
 8004dae:	3212      	adds	r2, #18
 8004db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004db4:	617b      	str	r3, [r7, #20]
      desccount--;
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	3b01      	subs	r3, #1
 8004dba:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <ETH_UpdateDescriptor+0xc0>
 8004dc2:	7cfb      	ldrb	r3, [r7, #19]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1b4      	bne.n	8004d32 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d01a      	beq.n	8004e08 <ETH_UpdateDescriptor+0x100>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	3303      	adds	r3, #3
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004ddc:	f3bf 8f5f 	dmb	sy
}
 8004de0:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6919      	ldr	r1, [r3, #16]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	4613      	mov	r3, r2
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	4413      	add	r3, r2
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	18ca      	adds	r2, r1, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dfa:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	69fa      	ldr	r2, [r7, #28]
 8004e00:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004e08:	bf00      	nop
 8004e0a:	3720      	adds	r7, #32
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3318      	adds	r3, #24
 8004e1c:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e22:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e28:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004e2e:	e047      	b.n	8004ec0 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004e30:	2301      	movs	r3, #1
 8004e32:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10a      	bne.n	8004e60 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	2b03      	cmp	r3, #3
 8004e54:	d902      	bls.n	8004e5c <HAL_ETH_ReleaseTxPacket+0x4c>
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	3b04      	subs	r3, #4
 8004e5a:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004e60:	7bbb      	ldrb	r3, [r7, #14]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d02c      	beq.n	8004ec0 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68d9      	ldr	r1, [r3, #12]
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	4413      	add	r3, r2
 8004e72:	00db      	lsls	r3, r3, #3
 8004e74:	440b      	add	r3, r1
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	db1f      	blt.n	8004ebc <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	3304      	adds	r3, #4
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f006 fd63 	bl	800b954 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	3304      	adds	r3, #4
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4413      	add	r3, r2
 8004e98:	2200      	movs	r2, #0
 8004e9a:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	613b      	str	r3, [r7, #16]
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	2b03      	cmp	r3, #3
 8004ea6:	d902      	bls.n	8004eae <HAL_ETH_ReleaseTxPacket+0x9e>
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	3b04      	subs	r3, #4
 8004eac:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004eba:	e001      	b.n	8004ec0 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <HAL_ETH_ReleaseTxPacket+0xbc>
 8004ec6:	7bfb      	ldrb	r3, [r7, #15]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1b1      	bne.n	8004e30 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
	...

08004ed8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee6:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004efc:	69db      	ldr	r3, [r3, #28]
 8004efe:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004f00:	4b4b      	ldr	r3, [pc, #300]	@ (8005030 <HAL_ETH_IRQHandler+0x158>)
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00e      	beq.n	8004f2e <HAL_ETH_IRQHandler+0x56>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d009      	beq.n	8004f2e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f22:	461a      	mov	r2, r3
 8004f24:	4b43      	ldr	r3, [pc, #268]	@ (8005034 <HAL_ETH_IRQHandler+0x15c>)
 8004f26:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f006 f861 	bl	800aff0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00f      	beq.n	8004f58 <HAL_ETH_IRQHandler+0x80>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004f50:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f006 f85c 	bl	800b010 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d042      	beq.n	8004fe8 <HAL_ETH_IRQHandler+0x110>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d03d      	beq.n	8004fe8 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f72:	f043 0208 	orr.w	r2, r3, #8
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d01a      	beq.n	8004fbc <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f8e:	695a      	ldr	r2, [r3, #20]
 8004f90:	4b29      	ldr	r3, [pc, #164]	@ (8005038 <HAL_ETH_IRQHandler+0x160>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fa2:	69db      	ldr	r3, [r3, #28]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6812      	ldr	r2, [r2, #0]
 8004fa8:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004fac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004fb0:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	22e0      	movs	r2, #224	@ 0xe0
 8004fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004fba:	e012      	b.n	8004fe2 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fc4:	695a      	ldr	r2, [r3, #20]
 8004fc6:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004fca:	4013      	ands	r3, r2
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fda:	461a      	mov	r2, r3
 8004fdc:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004fe0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f006 f824 	bl	800b030 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00e      	beq.n	8005010 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f81a 	bl	800503c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d006      	beq.n	8005028 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800501a:	4b05      	ldr	r3, [pc, #20]	@ (8005030 <HAL_ETH_IRQHandler+0x158>)
 800501c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005020:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f814 	bl	8005050 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8005028:	bf00      	nop
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40013c00 	.word	0x40013c00
 8005034:	00010040 	.word	0x00010040
 8005038:	007e2000 	.word	0x007e2000

0800503c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
 8005070:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f003 031c 	and.w	r3, r3, #28
 8005080:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	02db      	lsls	r3, r3, #11
 8005086:	b29b      	uxth	r3, r3
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	4313      	orrs	r3, r2
 800508c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	019b      	lsls	r3, r3, #6
 8005092:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f023 0302 	bic.w	r3, r3, #2
 80050a2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f043 0301 	orr.w	r3, r3, #1
 80050aa:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80050b4:	f7fe fa4c 	bl	8003550 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050ba:	e00d      	b.n	80050d8 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80050bc:	f7fe fa48 	bl	8003550 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ca:	d301      	bcc.n	80050d0 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e010      	b.n	80050f2 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1ec      	bne.n	80050bc <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	461a      	mov	r2, r3
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b086      	sub	sp, #24
 80050fe:	af00      	add	r7, sp, #0
 8005100:	60f8      	str	r0, [r7, #12]
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	607a      	str	r2, [r7, #4]
 8005106:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f003 031c 	and.w	r3, r3, #28
 8005116:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	02db      	lsls	r3, r3, #11
 800511c:	b29b      	uxth	r3, r3
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	4313      	orrs	r3, r2
 8005122:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	019b      	lsls	r3, r3, #6
 8005128:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	f043 0302 	orr.w	r3, r3, #2
 8005138:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f043 0301 	orr.w	r3, r3, #1
 8005140:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005154:	f7fe f9fc 	bl	8003550 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800515a:	e00d      	b.n	8005178 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800515c:	f7fe f9f8 	bl	8003550 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800516a:	d301      	bcc.n	8005170 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e009      	b.n	8005184 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1ec      	bne.n	800515c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3718      	adds	r7, #24
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0e6      	b.n	800536e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0310 	and.w	r3, r3, #16
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	bf14      	ite	ne
 80051ae:	2301      	movne	r3, #1
 80051b0:	2300      	moveq	r3, #0
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	461a      	mov	r2, r3
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	bf0c      	ite	eq
 80051d8:	2301      	moveq	r3, #1
 80051da:	2300      	movne	r3, #0
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	461a      	mov	r2, r3
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bf14      	ite	ne
 80051f4:	2301      	movne	r3, #1
 80051f6:	2300      	moveq	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800520a:	2b00      	cmp	r3, #0
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005224:	2b00      	cmp	r3, #0
 8005226:	bf14      	ite	ne
 8005228:	2301      	movne	r3, #1
 800522a:	2300      	moveq	r3, #0
 800522c:	b2db      	uxtb	r3, r3
 800522e:	461a      	mov	r2, r3
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800525a:	2b00      	cmp	r3, #0
 800525c:	bf0c      	ite	eq
 800525e:	2301      	moveq	r3, #1
 8005260:	2300      	movne	r3, #0
 8005262:	b2db      	uxtb	r3, r3
 8005264:	461a      	mov	r2, r3
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005274:	2b00      	cmp	r3, #0
 8005276:	bf0c      	ite	eq
 8005278:	2301      	moveq	r3, #1
 800527a:	2300      	movne	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	461a      	mov	r2, r3
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2db      	uxtb	r3, r3
 8005298:	461a      	mov	r2, r3
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	bf14      	ite	ne
 80052ba:	2301      	movne	r3, #1
 80052bc:	2300      	moveq	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	461a      	mov	r2, r3
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	bf14      	ite	ne
 80052d4:	2301      	movne	r3, #1
 80052d6:	2300      	moveq	r3, #0
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	461a      	mov	r2, r3
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	bf14      	ite	ne
 80052ee:	2301      	movne	r3, #1
 80052f0:	2300      	moveq	r3, #0
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	461a      	mov	r2, r3
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005306:	2b00      	cmp	r3, #0
 8005308:	bf0c      	ite	eq
 800530a:	2301      	moveq	r3, #1
 800530c:	2300      	movne	r3, #0
 800530e:	b2db      	uxtb	r3, r3
 8005310:	461a      	mov	r2, r3
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	0c1b      	lsrs	r3, r3, #16
 800532e:	b29a      	uxth	r2, r3
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	bf14      	ite	ne
 8005342:	2301      	movne	r3, #1
 8005344:	2300      	moveq	r3, #0
 8005346:	b2db      	uxtb	r3, r3
 8005348:	461a      	mov	r2, r3
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800535a:	2b00      	cmp	r3, #0
 800535c:	bf14      	ite	ne
 800535e:	2301      	movne	r3, #1
 8005360:	2300      	moveq	r3, #0
 8005362:	b2db      	uxtb	r3, r3
 8005364:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b082      	sub	sp, #8
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
 8005382:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e00b      	b.n	80053a6 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005394:	2b10      	cmp	r3, #16
 8005396:	d105      	bne.n	80053a4 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8005398:	6839      	ldr	r1, [r7, #0]
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f88a 	bl	80054b4 <ETH_SetMACConfig>

    return HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	e000      	b.n	80053a6 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
  }
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3708      	adds	r7, #8
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
	...

080053b0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 031c 	bic.w	r3, r3, #28
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80053c8:	f001 fad4 	bl	8006974 <HAL_RCC_GetHCLKFreq>
 80053cc:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	4a14      	ldr	r2, [pc, #80]	@ (8005424 <HAL_ETH_SetMDIOClockRange+0x74>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d804      	bhi.n	80053e0 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f043 0308 	orr.w	r3, r3, #8
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	e019      	b.n	8005414 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	4a11      	ldr	r2, [pc, #68]	@ (8005428 <HAL_ETH_SetMDIOClockRange+0x78>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d204      	bcs.n	80053f2 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f043 030c 	orr.w	r3, r3, #12
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	e010      	b.n	8005414 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	4a0d      	ldr	r2, [pc, #52]	@ (800542c <HAL_ETH_SetMDIOClockRange+0x7c>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d90c      	bls.n	8005414 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	4a0c      	ldr	r2, [pc, #48]	@ (8005430 <HAL_ETH_SetMDIOClockRange+0x80>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d804      	bhi.n	800540c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f043 0304 	orr.w	r3, r3, #4
 8005408:	60fb      	str	r3, [r7, #12]
 800540a:	e003      	b.n	8005414 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f043 0310 	orr.w	r3, r3, #16
 8005412:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	611a      	str	r2, [r3, #16]
}
 800541c:	bf00      	nop
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	02160ebf 	.word	0x02160ebf
 8005428:	03938700 	.word	0x03938700
 800542c:	05f5e0ff 	.word	0x05f5e0ff
 8005430:	08f0d17f 	.word	0x08f0d17f

08005434 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8005442:	4618      	mov	r0, r3
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr

0800544e <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 800545c:	4618      	mov	r0, r3
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005470:	2300      	movs	r3, #0
 8005472:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	6812      	ldr	r2, [r2, #0]
 8005482:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005486:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800548a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005498:	2001      	movs	r0, #1
 800549a:	f7fe f865 	bl	8003568 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054a8:	6193      	str	r3, [r2, #24]
}
 80054aa:	bf00      	nop
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
	...

080054b4 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4b53      	ldr	r3, [pc, #332]	@ (8005618 <ETH_SetMACConfig+0x164>)
 80054ca:	4013      	ands	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	7b9b      	ldrb	r3, [r3, #14]
 80054d2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	7c12      	ldrb	r2, [r2, #16]
 80054d8:	2a00      	cmp	r2, #0
 80054da:	d102      	bne.n	80054e2 <ETH_SetMACConfig+0x2e>
 80054dc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80054e0:	e000      	b.n	80054e4 <ETH_SetMACConfig+0x30>
 80054e2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80054e4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80054e6:	683a      	ldr	r2, [r7, #0]
 80054e8:	7c52      	ldrb	r2, [r2, #17]
 80054ea:	2a00      	cmp	r2, #0
 80054ec:	d102      	bne.n	80054f4 <ETH_SetMACConfig+0x40>
 80054ee:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80054f2:	e000      	b.n	80054f6 <ETH_SetMACConfig+0x42>
 80054f4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80054f6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80054fc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	7fdb      	ldrb	r3, [r3, #31]
 8005502:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005504:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800550a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800550c:	683a      	ldr	r2, [r7, #0]
 800550e:	7f92      	ldrb	r2, [r2, #30]
 8005510:	2a00      	cmp	r2, #0
 8005512:	d102      	bne.n	800551a <ETH_SetMACConfig+0x66>
 8005514:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005518:	e000      	b.n	800551c <ETH_SetMACConfig+0x68>
 800551a:	2200      	movs	r2, #0
                        macconf->Speed |
 800551c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	7f1b      	ldrb	r3, [r3, #28]
 8005522:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005524:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800552a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	791b      	ldrb	r3, [r3, #4]
 8005530:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005532:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005534:	683a      	ldr	r2, [r7, #0]
 8005536:	f892 2020 	ldrb.w	r2, [r2, #32]
 800553a:	2a00      	cmp	r2, #0
 800553c:	d102      	bne.n	8005544 <ETH_SetMACConfig+0x90>
 800553e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005542:	e000      	b.n	8005546 <ETH_SetMACConfig+0x92>
 8005544:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005546:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	7bdb      	ldrb	r3, [r3, #15]
 800554c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800554e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005554:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800555c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800555e:	4313      	orrs	r3, r2
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005576:	2001      	movs	r0, #1
 8005578:	f7fd fff6 	bl	8003568 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8005592:	4013      	ands	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800559a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80055a2:	2a00      	cmp	r2, #0
 80055a4:	d101      	bne.n	80055aa <ETH_SetMACConfig+0xf6>
 80055a6:	2280      	movs	r2, #128	@ 0x80
 80055a8:	e000      	b.n	80055ac <ETH_SetMACConfig+0xf8>
 80055aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055ac:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80055b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80055b4:	683a      	ldr	r2, [r7, #0]
 80055b6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80055ba:	2a01      	cmp	r2, #1
 80055bc:	d101      	bne.n	80055c2 <ETH_SetMACConfig+0x10e>
 80055be:	2208      	movs	r2, #8
 80055c0:	e000      	b.n	80055c4 <ETH_SetMACConfig+0x110>
 80055c2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80055c4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80055c6:	683a      	ldr	r2, [r7, #0]
 80055c8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80055cc:	2a01      	cmp	r2, #1
 80055ce:	d101      	bne.n	80055d4 <ETH_SetMACConfig+0x120>
 80055d0:	2204      	movs	r2, #4
 80055d2:	e000      	b.n	80055d6 <ETH_SetMACConfig+0x122>
 80055d4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80055d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80055de:	2a01      	cmp	r2, #1
 80055e0:	d101      	bne.n	80055e6 <ETH_SetMACConfig+0x132>
 80055e2:	2202      	movs	r2, #2
 80055e4:	e000      	b.n	80055e8 <ETH_SetMACConfig+0x134>
 80055e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055e8:	4313      	orrs	r3, r2
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005600:	2001      	movs	r0, #1
 8005602:	f7fd ffb1 	bl	8003568 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	619a      	str	r2, [r3, #24]
}
 800560e:	bf00      	nop
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	fd20810f 	.word	0xfd20810f

0800561c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	4b3d      	ldr	r3, [pc, #244]	@ (800572c <ETH_SetDMAConfig+0x110>)
 8005636:	4013      	ands	r3, r2
 8005638:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	7b1b      	ldrb	r3, [r3, #12]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d102      	bne.n	8005648 <ETH_SetDMAConfig+0x2c>
 8005642:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005646:	e000      	b.n	800564a <ETH_SetDMAConfig+0x2e>
 8005648:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	7b5b      	ldrb	r3, [r3, #13]
 800564e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005650:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	7f52      	ldrb	r2, [r2, #29]
 8005656:	2a00      	cmp	r2, #0
 8005658:	d102      	bne.n	8005660 <ETH_SetDMAConfig+0x44>
 800565a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800565e:	e000      	b.n	8005662 <ETH_SetDMAConfig+0x46>
 8005660:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005662:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	7b9b      	ldrb	r3, [r3, #14]
 8005668:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800566a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005670:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	7f1b      	ldrb	r3, [r3, #28]
 8005676:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005678:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	7f9b      	ldrb	r3, [r3, #30]
 800567e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005680:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005686:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800568e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005690:	4313      	orrs	r3, r2
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	4313      	orrs	r3, r2
 8005696:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056a0:	461a      	mov	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056ae:	699b      	ldr	r3, [r3, #24]
 80056b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80056b2:	2001      	movs	r0, #1
 80056b4:	f7fd ff58 	bl	8003568 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056c0:	461a      	mov	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	791b      	ldrb	r3, [r3, #4]
 80056ca:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056d0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80056d6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80056dc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80056e4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80056e6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ec:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80056ee:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80056f4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	6812      	ldr	r2, [r2, #0]
 80056fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005702:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005710:	2001      	movs	r0, #1
 8005712:	f7fd ff29 	bl	8003568 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800571e:	461a      	mov	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6013      	str	r3, [r2, #0]
}
 8005724:	bf00      	nop
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	f8de3f23 	.word	0xf8de3f23

08005730 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b0a6      	sub	sp, #152	@ 0x98
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005738:	2301      	movs	r3, #1
 800573a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800573e:	2301      	movs	r3, #1
 8005740:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005744:	2300      	movs	r3, #0
 8005746:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005748:	2300      	movs	r3, #0
 800574a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800574e:	2301      	movs	r3, #1
 8005750:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005754:	2300      	movs	r3, #0
 8005756:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800575a:	2301      	movs	r3, #1
 800575c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005760:	2301      	movs	r3, #1
 8005762:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005766:	2300      	movs	r3, #0
 8005768:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800576c:	2300      	movs	r3, #0
 800576e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005772:	2300      	movs	r3, #0
 8005774:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005776:	2300      	movs	r3, #0
 8005778:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800577c:	2300      	movs	r3, #0
 800577e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005780:	2300      	movs	r3, #0
 8005782:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005786:	2300      	movs	r3, #0
 8005788:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800578c:	2300      	movs	r3, #0
 800578e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005792:	2300      	movs	r3, #0
 8005794:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005798:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800579c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800579e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80057a4:	2300      	movs	r3, #0
 80057a6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80057aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80057ae:	4619      	mov	r1, r3
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7ff fe7f 	bl	80054b4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80057b6:	2301      	movs	r3, #1
 80057b8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80057ba:	2301      	movs	r3, #1
 80057bc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80057c4:	2301      	movs	r3, #1
 80057c6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80057c8:	2300      	movs	r3, #0
 80057ca:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80057cc:	2300      	movs	r3, #0
 80057ce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80057d2:	2300      	movs	r3, #0
 80057d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80057d8:	2300      	movs	r3, #0
 80057da:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80057dc:	2301      	movs	r3, #1
 80057de:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80057e2:	2301      	movs	r3, #1
 80057e4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80057e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80057ea:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80057ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80057f0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80057f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80057f6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80057fe:	2300      	movs	r3, #0
 8005800:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005806:	f107 0308 	add.w	r3, r7, #8
 800580a:	4619      	mov	r1, r3
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7ff ff05 	bl	800561c <ETH_SetDMAConfig>
}
 8005812:	bf00      	nop
 8005814:	3798      	adds	r7, #152	@ 0x98
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3305      	adds	r3, #5
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	3204      	adds	r2, #4
 8005834:	7812      	ldrb	r2, [r2, #0]
 8005836:	4313      	orrs	r3, r2
 8005838:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	4b11      	ldr	r3, [pc, #68]	@ (8005884 <ETH_MACAddressConfig+0x68>)
 800583e:	4413      	add	r3, r2
 8005840:	461a      	mov	r2, r3
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	3303      	adds	r3, #3
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	061a      	lsls	r2, r3, #24
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3302      	adds	r3, #2
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	041b      	lsls	r3, r3, #16
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	3301      	adds	r3, #1
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	021b      	lsls	r3, r3, #8
 8005860:	4313      	orrs	r3, r2
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	7812      	ldrb	r2, [r2, #0]
 8005866:	4313      	orrs	r3, r2
 8005868:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	4b06      	ldr	r3, [pc, #24]	@ (8005888 <ETH_MACAddressConfig+0x6c>)
 800586e:	4413      	add	r3, r2
 8005870:	461a      	mov	r2, r3
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	6013      	str	r3, [r2, #0]
}
 8005876:	bf00      	nop
 8005878:	371c      	adds	r7, #28
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	40028040 	.word	0x40028040
 8005888:	40028044 	.word	0x40028044

0800588c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005894:	2300      	movs	r3, #0
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	e03e      	b.n	8005918 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68d9      	ldr	r1, [r3, #12]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	4613      	mov	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	00db      	lsls	r3, r3, #3
 80058a8:	440b      	add	r3, r1
 80058aa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	2200      	movs	r2, #0
 80058b0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	2200      	movs	r2, #0
 80058b6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	2200      	movs	r2, #0
 80058bc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2200      	movs	r2, #0
 80058c2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80058c4:	68b9      	ldr	r1, [r7, #8]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	3206      	adds	r2, #6
 80058cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d80c      	bhi.n	80058fc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	68d9      	ldr	r1, [r3, #12]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	1c5a      	adds	r2, r3, #1
 80058ea:	4613      	mov	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4413      	add	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	440b      	add	r3, r1
 80058f4:	461a      	mov	r2, r3
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	60da      	str	r2, [r3, #12]
 80058fa:	e004      	b.n	8005906 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	461a      	mov	r2, r3
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3301      	adds	r3, #1
 8005916:	60fb      	str	r3, [r7, #12]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2b03      	cmp	r3, #3
 800591c:	d9bd      	bls.n	800589a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005930:	611a      	str	r2, [r3, #16]
}
 8005932:	bf00      	nop
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800593e:	b480      	push	{r7}
 8005940:	b085      	sub	sp, #20
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
 800594a:	e048      	b.n	80059de <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6919      	ldr	r1, [r3, #16]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	4613      	mov	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	440b      	add	r3, r1
 800595c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2200      	movs	r2, #0
 8005968:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2200      	movs	r2, #0
 800596e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2200      	movs	r2, #0
 8005974:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2200      	movs	r2, #0
 800597a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2200      	movs	r2, #0
 8005980:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005988:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80059a2:	68b9      	ldr	r1, [r7, #8]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	3212      	adds	r2, #18
 80059aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d80c      	bhi.n	80059ce <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6919      	ldr	r1, [r3, #16]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	1c5a      	adds	r2, r3, #1
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	00db      	lsls	r3, r3, #3
 80059c4:	440b      	add	r3, r1
 80059c6:	461a      	mov	r2, r3
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	60da      	str	r2, [r3, #12]
 80059cc:	e004      	b.n	80059d8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	461a      	mov	r2, r3
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	3301      	adds	r3, #1
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b03      	cmp	r3, #3
 80059e2:	d9b3      	bls.n	800594c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	691a      	ldr	r2, [r3, #16]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a0e:	60da      	str	r2, [r3, #12]
}
 8005a10:	bf00      	nop
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b091      	sub	sp, #68	@ 0x44
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	3318      	adds	r3, #24
 8005a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a46:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a5e:	d007      	beq.n	8005a70 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005a60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a64:	3304      	adds	r3, #4
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4413      	add	r3, r2
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d001      	beq.n	8005a74 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005a70:	2302      	movs	r3, #2
 8005a72:	e115      	b.n	8005ca0 <ETH_Prepare_Tx_Descriptors+0x284>
  }


  descnbr += 1U;
 8005a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a76:	3301      	adds	r3, #1
 8005a78:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	461a      	mov	r2, r3
 8005a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a82:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8005a8c:	f023 031f 	bic.w	r3, r3, #31
 8005a90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a92:	6852      	ldr	r2, [r2, #4]
 8005a94:	431a      	orrs	r2, r3
 8005a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a98:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d008      	beq.n	8005ab8 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8005aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab6:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 0320 	and.w	r3, r3, #32
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d008      	beq.n	8005ad6 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8005ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad4:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0304 	and.w	r3, r3, #4
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d005      	beq.n	8005aee <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aec:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005afa:	e084      	b.n	8005c06 <ETH_Prepare_Tx_Descriptors+0x1ea>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b06:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d006      	beq.n	8005b1c <ETH_Prepare_Tx_Descriptors+0x100>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	e005      	b.n	8005b28 <ETH_Prepare_Tx_Descriptors+0x10c>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b26:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b30:	2b03      	cmp	r3, #3
 8005b32:	d902      	bls.n	8005b3a <ETH_Prepare_Tx_Descriptors+0x11e>
 8005b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b36:	3b04      	subs	r3, #4
 8005b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b42:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b50:	d007      	beq.n	8005b62 <ETH_Prepare_Tx_Descriptors+0x146>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b56:	3304      	adds	r3, #4
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d029      	beq.n	8005bb6 <ETH_Prepare_Tx_Descriptors+0x19a>
    {
      descidx = firstdescidx;
 8005b62:	6a3b      	ldr	r3, [r7, #32]
 8005b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b6e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005b70:	2300      	movs	r3, #0
 8005b72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b74:	e019      	b.n	8005baa <ETH_Prepare_Tx_Descriptors+0x18e>
  __ASM volatile ("dmb 0xF":::"memory");
 8005b76:	f3bf 8f5f 	dmb	sy
}
 8005b7a:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b86:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b90:	2b03      	cmp	r3, #3
 8005b92:	d902      	bls.n	8005b9a <ETH_Prepare_Tx_Descriptors+0x17e>
 8005b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b96:	3b04      	subs	r3, #4
 8005b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ba2:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005baa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d3e1      	bcc.n	8005b76 <ETH_Prepare_Tx_Descriptors+0x15a>
      }

      return HAL_ETH_ERROR_BUSY;
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	e074      	b.n	8005ca0 <ETH_Prepare_Tx_Descriptors+0x284>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc0:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8005bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd6:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8005be0:	f023 031f 	bic.w	r3, r3, #31
 8005be4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be6:	6852      	ldr	r2, [r2, #4]
 8005be8:	431a      	orrs	r2, r3
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005bf4:	f3bf 8f5f 	dmb	sy
}
 8005bf8:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c04:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f47f af76 	bne.w	8005afc <ETH_Prepare_Tx_Descriptors+0xe0>
  }

  if (ItMode != ((uint32_t)RESET))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d006      	beq.n	8005c24 <ETH_Prepare_Tx_Descriptors+0x208>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c20:	601a      	str	r2, [r3, #0]
 8005c22:	e005      	b.n	8005c30 <ETH_Prepare_Tx_Descriptors+0x214>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2e:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3e:	6a3a      	ldr	r2, [r7, #32]
 8005c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c44:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8005c46:	f3bf 8f5f 	dmb	sy
}
 8005c4a:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c60:	3304      	adds	r3, #4
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	440b      	add	r3, r1
 8005c66:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c6c:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005c6e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c72:	613b      	str	r3, [r7, #16]
  return(result);
 8005c74:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005c76:	61fb      	str	r3, [r7, #28]
 8005c78:	2301      	movs	r3, #1
 8005c7a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f383 8810 	msr	PRIMASK, r3
}
 8005c82:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8a:	4413      	add	r3, r2
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f383 8810 	msr	PRIMASK, r3
}
 8005c9c:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3744      	adds	r7, #68	@ 0x44
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b089      	sub	sp, #36	@ 0x24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	61fb      	str	r3, [r7, #28]
 8005cc6:	e16b      	b.n	8005fa0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005cc8:	2201      	movs	r2, #1
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	697a      	ldr	r2, [r7, #20]
 8005cd8:	4013      	ands	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	f040 815a 	bne.w	8005f9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d005      	beq.n	8005cfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d130      	bne.n	8005d60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	2203      	movs	r2, #3
 8005d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0e:	43db      	mvns	r3, r3
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	4013      	ands	r3, r2
 8005d14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	005b      	lsls	r3, r3, #1
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d34:	2201      	movs	r2, #1
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3c:	43db      	mvns	r3, r3
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	4013      	ands	r3, r2
 8005d42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	091b      	lsrs	r3, r3, #4
 8005d4a:	f003 0201 	and.w	r2, r3, #1
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	69ba      	ldr	r2, [r7, #24]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	69ba      	ldr	r2, [r7, #24]
 8005d5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f003 0303 	and.w	r3, r3, #3
 8005d68:	2b03      	cmp	r3, #3
 8005d6a:	d017      	beq.n	8005d9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	2203      	movs	r2, #3
 8005d78:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7c:	43db      	mvns	r3, r3
 8005d7e:	69ba      	ldr	r2, [r7, #24]
 8005d80:	4013      	ands	r3, r2
 8005d82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	689a      	ldr	r2, [r3, #8]
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	005b      	lsls	r3, r3, #1
 8005d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d90:	69ba      	ldr	r2, [r7, #24]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f003 0303 	and.w	r3, r3, #3
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d123      	bne.n	8005df0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	08da      	lsrs	r2, r3, #3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	3208      	adds	r2, #8
 8005db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	f003 0307 	and.w	r3, r3, #7
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	220f      	movs	r2, #15
 8005dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc4:	43db      	mvns	r3, r3
 8005dc6:	69ba      	ldr	r2, [r7, #24]
 8005dc8:	4013      	ands	r3, r2
 8005dca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	691a      	ldr	r2, [r3, #16]
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ddc:	69ba      	ldr	r2, [r7, #24]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	08da      	lsrs	r2, r3, #3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	3208      	adds	r2, #8
 8005dea:	69b9      	ldr	r1, [r7, #24]
 8005dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	43db      	mvns	r3, r3
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	4013      	ands	r3, r2
 8005e06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f003 0203 	and.w	r2, r3, #3
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	005b      	lsls	r3, r3, #1
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	69ba      	ldr	r2, [r7, #24]
 8005e22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 80b4 	beq.w	8005f9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e32:	2300      	movs	r3, #0
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	4b60      	ldr	r3, [pc, #384]	@ (8005fb8 <HAL_GPIO_Init+0x30c>)
 8005e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3a:	4a5f      	ldr	r2, [pc, #380]	@ (8005fb8 <HAL_GPIO_Init+0x30c>)
 8005e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e42:	4b5d      	ldr	r3, [pc, #372]	@ (8005fb8 <HAL_GPIO_Init+0x30c>)
 8005e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e4a:	60fb      	str	r3, [r7, #12]
 8005e4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e4e:	4a5b      	ldr	r2, [pc, #364]	@ (8005fbc <HAL_GPIO_Init+0x310>)
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	089b      	lsrs	r3, r3, #2
 8005e54:	3302      	adds	r3, #2
 8005e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	220f      	movs	r2, #15
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	43db      	mvns	r3, r3
 8005e6c:	69ba      	ldr	r2, [r7, #24]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a52      	ldr	r2, [pc, #328]	@ (8005fc0 <HAL_GPIO_Init+0x314>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d02b      	beq.n	8005ed2 <HAL_GPIO_Init+0x226>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a51      	ldr	r2, [pc, #324]	@ (8005fc4 <HAL_GPIO_Init+0x318>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d025      	beq.n	8005ece <HAL_GPIO_Init+0x222>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a50      	ldr	r2, [pc, #320]	@ (8005fc8 <HAL_GPIO_Init+0x31c>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d01f      	beq.n	8005eca <HAL_GPIO_Init+0x21e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a4f      	ldr	r2, [pc, #316]	@ (8005fcc <HAL_GPIO_Init+0x320>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d019      	beq.n	8005ec6 <HAL_GPIO_Init+0x21a>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a4e      	ldr	r2, [pc, #312]	@ (8005fd0 <HAL_GPIO_Init+0x324>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d013      	beq.n	8005ec2 <HAL_GPIO_Init+0x216>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a4d      	ldr	r2, [pc, #308]	@ (8005fd4 <HAL_GPIO_Init+0x328>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d00d      	beq.n	8005ebe <HAL_GPIO_Init+0x212>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a4c      	ldr	r2, [pc, #304]	@ (8005fd8 <HAL_GPIO_Init+0x32c>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d007      	beq.n	8005eba <HAL_GPIO_Init+0x20e>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a4b      	ldr	r2, [pc, #300]	@ (8005fdc <HAL_GPIO_Init+0x330>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d101      	bne.n	8005eb6 <HAL_GPIO_Init+0x20a>
 8005eb2:	2307      	movs	r3, #7
 8005eb4:	e00e      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005eb6:	2308      	movs	r3, #8
 8005eb8:	e00c      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005eba:	2306      	movs	r3, #6
 8005ebc:	e00a      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005ebe:	2305      	movs	r3, #5
 8005ec0:	e008      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005ec2:	2304      	movs	r3, #4
 8005ec4:	e006      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e004      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005eca:	2302      	movs	r3, #2
 8005ecc:	e002      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <HAL_GPIO_Init+0x228>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	69fa      	ldr	r2, [r7, #28]
 8005ed6:	f002 0203 	and.w	r2, r2, #3
 8005eda:	0092      	lsls	r2, r2, #2
 8005edc:	4093      	lsls	r3, r2
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ee4:	4935      	ldr	r1, [pc, #212]	@ (8005fbc <HAL_GPIO_Init+0x310>)
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	089b      	lsrs	r3, r3, #2
 8005eea:	3302      	adds	r3, #2
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	43db      	mvns	r3, r3
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	4013      	ands	r3, r2
 8005f00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f16:	4a32      	ldr	r2, [pc, #200]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f1c:	4b30      	ldr	r3, [pc, #192]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	43db      	mvns	r3, r3
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	4013      	ands	r3, r2
 8005f2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d003      	beq.n	8005f40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f40:	4a27      	ldr	r2, [pc, #156]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f46:	4b26      	ldr	r3, [pc, #152]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	43db      	mvns	r3, r3
 8005f50:	69ba      	ldr	r2, [r7, #24]
 8005f52:	4013      	ands	r3, r2
 8005f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f70:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	43db      	mvns	r3, r3
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005f8c:	69ba      	ldr	r2, [r7, #24]
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005f94:	4a12      	ldr	r2, [pc, #72]	@ (8005fe0 <HAL_GPIO_Init+0x334>)
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	61fb      	str	r3, [r7, #28]
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	2b0f      	cmp	r3, #15
 8005fa4:	f67f ae90 	bls.w	8005cc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	3724      	adds	r7, #36	@ 0x24
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40023800 	.word	0x40023800
 8005fbc:	40013800 	.word	0x40013800
 8005fc0:	40020000 	.word	0x40020000
 8005fc4:	40020400 	.word	0x40020400
 8005fc8:	40020800 	.word	0x40020800
 8005fcc:	40020c00 	.word	0x40020c00
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	40021400 	.word	0x40021400
 8005fd8:	40021800 	.word	0x40021800
 8005fdc:	40021c00 	.word	0x40021c00
 8005fe0:	40013c00 	.word	0x40013c00

08005fe4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691a      	ldr	r2, [r3, #16]
 8005ff4:	887b      	ldrh	r3, [r7, #2]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	73fb      	strb	r3, [r7, #15]
 8006000:	e001      	b.n	8006006 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006002:	2300      	movs	r3, #0
 8006004:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006006:	7bfb      	ldrb	r3, [r7, #15]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3714      	adds	r7, #20
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	460b      	mov	r3, r1
 800601e:	807b      	strh	r3, [r7, #2]
 8006020:	4613      	mov	r3, r2
 8006022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006024:	787b      	ldrb	r3, [r7, #1]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800602a:	887a      	ldrh	r2, [r7, #2]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006030:	e003      	b.n	800603a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006032:	887b      	ldrh	r3, [r7, #2]
 8006034:	041a      	lsls	r2, r3, #16
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	619a      	str	r2, [r3, #24]
}
 800603a:	bf00      	nop
 800603c:	370c      	adds	r7, #12
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006046:	b480      	push	{r7}
 8006048:	b085      	sub	sp, #20
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
 800604e:	460b      	mov	r3, r1
 8006050:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006058:	887a      	ldrh	r2, [r7, #2]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4013      	ands	r3, r2
 800605e:	041a      	lsls	r2, r3, #16
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	43d9      	mvns	r1, r3
 8006064:	887b      	ldrh	r3, [r7, #2]
 8006066:	400b      	ands	r3, r1
 8006068:	431a      	orrs	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	619a      	str	r2, [r3, #24]
}
 800606e:	bf00      	nop
 8006070:	3714      	adds	r7, #20
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
	...

0800607c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	4603      	mov	r3, r0
 8006084:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006086:	4b08      	ldr	r3, [pc, #32]	@ (80060a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006088:	695a      	ldr	r2, [r3, #20]
 800608a:	88fb      	ldrh	r3, [r7, #6]
 800608c:	4013      	ands	r3, r2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d006      	beq.n	80060a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006092:	4a05      	ldr	r2, [pc, #20]	@ (80060a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006094:	88fb      	ldrh	r3, [r7, #6]
 8006096:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006098:	88fb      	ldrh	r3, [r7, #6]
 800609a:	4618      	mov	r0, r3
 800609c:	f7fc fbb0 	bl	8002800 <HAL_GPIO_EXTI_Callback>
  }
}
 80060a0:	bf00      	nop
 80060a2:	3708      	adds	r7, #8
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	40013c00 	.word	0x40013c00

080060ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b086      	sub	sp, #24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e267      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d075      	beq.n	80061b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060ca:	4b88      	ldr	r3, [pc, #544]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 030c 	and.w	r3, r3, #12
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	d00c      	beq.n	80060f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060d6:	4b85      	ldr	r3, [pc, #532]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d112      	bne.n	8006108 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060e2:	4b82      	ldr	r3, [pc, #520]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060ee:	d10b      	bne.n	8006108 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060f0:	4b7e      	ldr	r3, [pc, #504]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d05b      	beq.n	80061b4 <HAL_RCC_OscConfig+0x108>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d157      	bne.n	80061b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e242      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006110:	d106      	bne.n	8006120 <HAL_RCC_OscConfig+0x74>
 8006112:	4b76      	ldr	r3, [pc, #472]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a75      	ldr	r2, [pc, #468]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800611c:	6013      	str	r3, [r2, #0]
 800611e:	e01d      	b.n	800615c <HAL_RCC_OscConfig+0xb0>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006128:	d10c      	bne.n	8006144 <HAL_RCC_OscConfig+0x98>
 800612a:	4b70      	ldr	r3, [pc, #448]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a6f      	ldr	r2, [pc, #444]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	4b6d      	ldr	r3, [pc, #436]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a6c      	ldr	r2, [pc, #432]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800613c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006140:	6013      	str	r3, [r2, #0]
 8006142:	e00b      	b.n	800615c <HAL_RCC_OscConfig+0xb0>
 8006144:	4b69      	ldr	r3, [pc, #420]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a68      	ldr	r2, [pc, #416]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800614a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800614e:	6013      	str	r3, [r2, #0]
 8006150:	4b66      	ldr	r3, [pc, #408]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a65      	ldr	r2, [pc, #404]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800615a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d013      	beq.n	800618c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006164:	f7fd f9f4 	bl	8003550 <HAL_GetTick>
 8006168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800616a:	e008      	b.n	800617e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800616c:	f7fd f9f0 	bl	8003550 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b64      	cmp	r3, #100	@ 0x64
 8006178:	d901      	bls.n	800617e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e207      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800617e:	4b5b      	ldr	r3, [pc, #364]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d0f0      	beq.n	800616c <HAL_RCC_OscConfig+0xc0>
 800618a:	e014      	b.n	80061b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800618c:	f7fd f9e0 	bl	8003550 <HAL_GetTick>
 8006190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006194:	f7fd f9dc 	bl	8003550 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b64      	cmp	r3, #100	@ 0x64
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e1f3      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061a6:	4b51      	ldr	r3, [pc, #324]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f0      	bne.n	8006194 <HAL_RCC_OscConfig+0xe8>
 80061b2:	e000      	b.n	80061b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d063      	beq.n	800628a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061c2:	4b4a      	ldr	r3, [pc, #296]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f003 030c 	and.w	r3, r3, #12
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00b      	beq.n	80061e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061ce:	4b47      	ldr	r3, [pc, #284]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	d11c      	bne.n	8006214 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061da:	4b44      	ldr	r3, [pc, #272]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d116      	bne.n	8006214 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061e6:	4b41      	ldr	r3, [pc, #260]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d005      	beq.n	80061fe <HAL_RCC_OscConfig+0x152>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d001      	beq.n	80061fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e1c7      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061fe:	4b3b      	ldr	r3, [pc, #236]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	4937      	ldr	r1, [pc, #220]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800620e:	4313      	orrs	r3, r2
 8006210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006212:	e03a      	b.n	800628a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d020      	beq.n	800625e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800621c:	4b34      	ldr	r3, [pc, #208]	@ (80062f0 <HAL_RCC_OscConfig+0x244>)
 800621e:	2201      	movs	r2, #1
 8006220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006222:	f7fd f995 	bl	8003550 <HAL_GetTick>
 8006226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006228:	e008      	b.n	800623c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800622a:	f7fd f991 	bl	8003550 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b02      	cmp	r3, #2
 8006236:	d901      	bls.n	800623c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e1a8      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800623c:	4b2b      	ldr	r3, [pc, #172]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0f0      	beq.n	800622a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006248:	4b28      	ldr	r3, [pc, #160]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	00db      	lsls	r3, r3, #3
 8006256:	4925      	ldr	r1, [pc, #148]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006258:	4313      	orrs	r3, r2
 800625a:	600b      	str	r3, [r1, #0]
 800625c:	e015      	b.n	800628a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800625e:	4b24      	ldr	r3, [pc, #144]	@ (80062f0 <HAL_RCC_OscConfig+0x244>)
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006264:	f7fd f974 	bl	8003550 <HAL_GetTick>
 8006268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800626a:	e008      	b.n	800627e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800626c:	f7fd f970 	bl	8003550 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	2b02      	cmp	r3, #2
 8006278:	d901      	bls.n	800627e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e187      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800627e:	4b1b      	ldr	r3, [pc, #108]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1f0      	bne.n	800626c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d036      	beq.n	8006304 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d016      	beq.n	80062cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800629e:	4b15      	ldr	r3, [pc, #84]	@ (80062f4 <HAL_RCC_OscConfig+0x248>)
 80062a0:	2201      	movs	r2, #1
 80062a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a4:	f7fd f954 	bl	8003550 <HAL_GetTick>
 80062a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062aa:	e008      	b.n	80062be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ac:	f7fd f950 	bl	8003550 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d901      	bls.n	80062be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e167      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062be:	4b0b      	ldr	r3, [pc, #44]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80062c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d0f0      	beq.n	80062ac <HAL_RCC_OscConfig+0x200>
 80062ca:	e01b      	b.n	8006304 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062cc:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <HAL_RCC_OscConfig+0x248>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062d2:	f7fd f93d 	bl	8003550 <HAL_GetTick>
 80062d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062d8:	e00e      	b.n	80062f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062da:	f7fd f939 	bl	8003550 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d907      	bls.n	80062f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e150      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
 80062ec:	40023800 	.word	0x40023800
 80062f0:	42470000 	.word	0x42470000
 80062f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062f8:	4b88      	ldr	r3, [pc, #544]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80062fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1ea      	bne.n	80062da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8097 	beq.w	8006440 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006312:	2300      	movs	r3, #0
 8006314:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006316:	4b81      	ldr	r3, [pc, #516]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10f      	bne.n	8006342 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006322:	2300      	movs	r3, #0
 8006324:	60bb      	str	r3, [r7, #8]
 8006326:	4b7d      	ldr	r3, [pc, #500]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632a:	4a7c      	ldr	r2, [pc, #496]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800632c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006330:	6413      	str	r3, [r2, #64]	@ 0x40
 8006332:	4b7a      	ldr	r3, [pc, #488]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800633a:	60bb      	str	r3, [r7, #8]
 800633c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800633e:	2301      	movs	r3, #1
 8006340:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006342:	4b77      	ldr	r3, [pc, #476]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800634a:	2b00      	cmp	r3, #0
 800634c:	d118      	bne.n	8006380 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800634e:	4b74      	ldr	r3, [pc, #464]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a73      	ldr	r2, [pc, #460]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006358:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800635a:	f7fd f8f9 	bl	8003550 <HAL_GetTick>
 800635e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006360:	e008      	b.n	8006374 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006362:	f7fd f8f5 	bl	8003550 <HAL_GetTick>
 8006366:	4602      	mov	r2, r0
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b02      	cmp	r3, #2
 800636e:	d901      	bls.n	8006374 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e10c      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006374:	4b6a      	ldr	r3, [pc, #424]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0f0      	beq.n	8006362 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d106      	bne.n	8006396 <HAL_RCC_OscConfig+0x2ea>
 8006388:	4b64      	ldr	r3, [pc, #400]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800638a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800638c:	4a63      	ldr	r2, [pc, #396]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800638e:	f043 0301 	orr.w	r3, r3, #1
 8006392:	6713      	str	r3, [r2, #112]	@ 0x70
 8006394:	e01c      	b.n	80063d0 <HAL_RCC_OscConfig+0x324>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	2b05      	cmp	r3, #5
 800639c:	d10c      	bne.n	80063b8 <HAL_RCC_OscConfig+0x30c>
 800639e:	4b5f      	ldr	r3, [pc, #380]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a2:	4a5e      	ldr	r2, [pc, #376]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063a4:	f043 0304 	orr.w	r3, r3, #4
 80063a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80063aa:	4b5c      	ldr	r3, [pc, #368]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ae:	4a5b      	ldr	r2, [pc, #364]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063b0:	f043 0301 	orr.w	r3, r3, #1
 80063b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80063b6:	e00b      	b.n	80063d0 <HAL_RCC_OscConfig+0x324>
 80063b8:	4b58      	ldr	r3, [pc, #352]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063bc:	4a57      	ldr	r2, [pc, #348]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80063c4:	4b55      	ldr	r3, [pc, #340]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c8:	4a54      	ldr	r2, [pc, #336]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063ca:	f023 0304 	bic.w	r3, r3, #4
 80063ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d015      	beq.n	8006404 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063d8:	f7fd f8ba 	bl	8003550 <HAL_GetTick>
 80063dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063de:	e00a      	b.n	80063f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e0:	f7fd f8b6 	bl	8003550 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e0cb      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063f6:	4b49      	ldr	r3, [pc, #292]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d0ee      	beq.n	80063e0 <HAL_RCC_OscConfig+0x334>
 8006402:	e014      	b.n	800642e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006404:	f7fd f8a4 	bl	8003550 <HAL_GetTick>
 8006408:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800640a:	e00a      	b.n	8006422 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800640c:	f7fd f8a0 	bl	8003550 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800641a:	4293      	cmp	r3, r2
 800641c:	d901      	bls.n	8006422 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e0b5      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006422:	4b3e      	ldr	r3, [pc, #248]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1ee      	bne.n	800640c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800642e:	7dfb      	ldrb	r3, [r7, #23]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d105      	bne.n	8006440 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006434:	4b39      	ldr	r3, [pc, #228]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006438:	4a38      	ldr	r2, [pc, #224]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800643a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800643e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	f000 80a1 	beq.w	800658c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800644a:	4b34      	ldr	r3, [pc, #208]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f003 030c 	and.w	r3, r3, #12
 8006452:	2b08      	cmp	r3, #8
 8006454:	d05c      	beq.n	8006510 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	2b02      	cmp	r3, #2
 800645c:	d141      	bne.n	80064e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800645e:	4b31      	ldr	r3, [pc, #196]	@ (8006524 <HAL_RCC_OscConfig+0x478>)
 8006460:	2200      	movs	r2, #0
 8006462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006464:	f7fd f874 	bl	8003550 <HAL_GetTick>
 8006468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800646a:	e008      	b.n	800647e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800646c:	f7fd f870 	bl	8003550 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d901      	bls.n	800647e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e087      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800647e:	4b27      	ldr	r3, [pc, #156]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1f0      	bne.n	800646c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	69da      	ldr	r2, [r3, #28]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	431a      	orrs	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006498:	019b      	lsls	r3, r3, #6
 800649a:	431a      	orrs	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a0:	085b      	lsrs	r3, r3, #1
 80064a2:	3b01      	subs	r3, #1
 80064a4:	041b      	lsls	r3, r3, #16
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ac:	061b      	lsls	r3, r3, #24
 80064ae:	491b      	ldr	r1, [pc, #108]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006524 <HAL_RCC_OscConfig+0x478>)
 80064b6:	2201      	movs	r2, #1
 80064b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ba:	f7fd f849 	bl	8003550 <HAL_GetTick>
 80064be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064c0:	e008      	b.n	80064d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064c2:	f7fd f845 	bl	8003550 <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d901      	bls.n	80064d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e05c      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064d4:	4b11      	ldr	r3, [pc, #68]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d0f0      	beq.n	80064c2 <HAL_RCC_OscConfig+0x416>
 80064e0:	e054      	b.n	800658c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064e2:	4b10      	ldr	r3, [pc, #64]	@ (8006524 <HAL_RCC_OscConfig+0x478>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064e8:	f7fd f832 	bl	8003550 <HAL_GetTick>
 80064ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ee:	e008      	b.n	8006502 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064f0:	f7fd f82e 	bl	8003550 <HAL_GetTick>
 80064f4:	4602      	mov	r2, r0
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d901      	bls.n	8006502 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e045      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006502:	4b06      	ldr	r3, [pc, #24]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d1f0      	bne.n	80064f0 <HAL_RCC_OscConfig+0x444>
 800650e:	e03d      	b.n	800658c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d107      	bne.n	8006528 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e038      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
 800651c:	40023800 	.word	0x40023800
 8006520:	40007000 	.word	0x40007000
 8006524:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006528:	4b1b      	ldr	r3, [pc, #108]	@ (8006598 <HAL_RCC_OscConfig+0x4ec>)
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d028      	beq.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006540:	429a      	cmp	r2, r3
 8006542:	d121      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800654e:	429a      	cmp	r2, r3
 8006550:	d11a      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006558:	4013      	ands	r3, r2
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800655e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006560:	4293      	cmp	r3, r2
 8006562:	d111      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	085b      	lsrs	r3, r3, #1
 8006570:	3b01      	subs	r3, #1
 8006572:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006574:	429a      	cmp	r2, r3
 8006576:	d107      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006582:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006584:	429a      	cmp	r2, r3
 8006586:	d001      	beq.n	800658c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e000      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	40023800 	.word	0x40023800

0800659c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d101      	bne.n	80065b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e0cc      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065b0:	4b68      	ldr	r3, [pc, #416]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0307 	and.w	r3, r3, #7
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d90c      	bls.n	80065d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065be:	4b65      	ldr	r3, [pc, #404]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	b2d2      	uxtb	r2, r2
 80065c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065c6:	4b63      	ldr	r3, [pc, #396]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d001      	beq.n	80065d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e0b8      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d020      	beq.n	8006626 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d005      	beq.n	80065fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065f0:	4b59      	ldr	r3, [pc, #356]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	4a58      	ldr	r2, [pc, #352]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80065f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80065fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0308 	and.w	r3, r3, #8
 8006604:	2b00      	cmp	r3, #0
 8006606:	d005      	beq.n	8006614 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006608:	4b53      	ldr	r3, [pc, #332]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	4a52      	ldr	r2, [pc, #328]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800660e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006612:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006614:	4b50      	ldr	r3, [pc, #320]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	494d      	ldr	r1, [pc, #308]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006622:	4313      	orrs	r3, r2
 8006624:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	d044      	beq.n	80066bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d107      	bne.n	800664a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800663a:	4b47      	ldr	r3, [pc, #284]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006642:	2b00      	cmp	r3, #0
 8006644:	d119      	bne.n	800667a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e07f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b02      	cmp	r3, #2
 8006650:	d003      	beq.n	800665a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006656:	2b03      	cmp	r3, #3
 8006658:	d107      	bne.n	800666a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800665a:	4b3f      	ldr	r3, [pc, #252]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d109      	bne.n	800667a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e06f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800666a:	4b3b      	ldr	r3, [pc, #236]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e067      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800667a:	4b37      	ldr	r3, [pc, #220]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f023 0203 	bic.w	r2, r3, #3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	4934      	ldr	r1, [pc, #208]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006688:	4313      	orrs	r3, r2
 800668a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800668c:	f7fc ff60 	bl	8003550 <HAL_GetTick>
 8006690:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006692:	e00a      	b.n	80066aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006694:	f7fc ff5c 	bl	8003550 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e04f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f003 020c 	and.w	r2, r3, #12
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d1eb      	bne.n	8006694 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066bc:	4b25      	ldr	r3, [pc, #148]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0307 	and.w	r3, r3, #7
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d20c      	bcs.n	80066e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ca:	4b22      	ldr	r3, [pc, #136]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066d2:	4b20      	ldr	r3, [pc, #128]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0307 	and.w	r3, r3, #7
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d001      	beq.n	80066e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e032      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0304 	and.w	r3, r3, #4
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d008      	beq.n	8006702 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066f0:	4b19      	ldr	r3, [pc, #100]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	4916      	ldr	r1, [pc, #88]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0308 	and.w	r3, r3, #8
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800670e:	4b12      	ldr	r3, [pc, #72]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	00db      	lsls	r3, r3, #3
 800671c:	490e      	ldr	r1, [pc, #56]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800671e:	4313      	orrs	r3, r2
 8006720:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006722:	f000 f821 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 8006726:	4602      	mov	r2, r0
 8006728:	4b0b      	ldr	r3, [pc, #44]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	091b      	lsrs	r3, r3, #4
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	490a      	ldr	r1, [pc, #40]	@ (800675c <HAL_RCC_ClockConfig+0x1c0>)
 8006734:	5ccb      	ldrb	r3, [r1, r3]
 8006736:	fa22 f303 	lsr.w	r3, r2, r3
 800673a:	4a09      	ldr	r2, [pc, #36]	@ (8006760 <HAL_RCC_ClockConfig+0x1c4>)
 800673c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800673e:	4b09      	ldr	r3, [pc, #36]	@ (8006764 <HAL_RCC_ClockConfig+0x1c8>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f7fc fa5e 	bl	8002c04 <HAL_InitTick>

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	40023c00 	.word	0x40023c00
 8006758:	40023800 	.word	0x40023800
 800675c:	08022454 	.word	0x08022454
 8006760:	20000008 	.word	0x20000008
 8006764:	2000000c 	.word	0x2000000c

08006768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800676c:	b094      	sub	sp, #80	@ 0x50
 800676e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006770:	2300      	movs	r3, #0
 8006772:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800677c:	2300      	movs	r3, #0
 800677e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006780:	4b79      	ldr	r3, [pc, #484]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f003 030c 	and.w	r3, r3, #12
 8006788:	2b08      	cmp	r3, #8
 800678a:	d00d      	beq.n	80067a8 <HAL_RCC_GetSysClockFreq+0x40>
 800678c:	2b08      	cmp	r3, #8
 800678e:	f200 80e1 	bhi.w	8006954 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <HAL_RCC_GetSysClockFreq+0x34>
 8006796:	2b04      	cmp	r3, #4
 8006798:	d003      	beq.n	80067a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800679a:	e0db      	b.n	8006954 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800679c:	4b73      	ldr	r3, [pc, #460]	@ (800696c <HAL_RCC_GetSysClockFreq+0x204>)
 800679e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067a0:	e0db      	b.n	800695a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067a2:	4b73      	ldr	r3, [pc, #460]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x208>)
 80067a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067a6:	e0d8      	b.n	800695a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067b2:	4b6d      	ldr	r3, [pc, #436]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d063      	beq.n	8006886 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067be:	4b6a      	ldr	r3, [pc, #424]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	099b      	lsrs	r3, r3, #6
 80067c4:	2200      	movs	r2, #0
 80067c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80067ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80067d2:	2300      	movs	r3, #0
 80067d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80067d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80067da:	4622      	mov	r2, r4
 80067dc:	462b      	mov	r3, r5
 80067de:	f04f 0000 	mov.w	r0, #0
 80067e2:	f04f 0100 	mov.w	r1, #0
 80067e6:	0159      	lsls	r1, r3, #5
 80067e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067ec:	0150      	lsls	r0, r2, #5
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	4621      	mov	r1, r4
 80067f4:	1a51      	subs	r1, r2, r1
 80067f6:	6139      	str	r1, [r7, #16]
 80067f8:	4629      	mov	r1, r5
 80067fa:	eb63 0301 	sbc.w	r3, r3, r1
 80067fe:	617b      	str	r3, [r7, #20]
 8006800:	f04f 0200 	mov.w	r2, #0
 8006804:	f04f 0300 	mov.w	r3, #0
 8006808:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800680c:	4659      	mov	r1, fp
 800680e:	018b      	lsls	r3, r1, #6
 8006810:	4651      	mov	r1, sl
 8006812:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006816:	4651      	mov	r1, sl
 8006818:	018a      	lsls	r2, r1, #6
 800681a:	4651      	mov	r1, sl
 800681c:	ebb2 0801 	subs.w	r8, r2, r1
 8006820:	4659      	mov	r1, fp
 8006822:	eb63 0901 	sbc.w	r9, r3, r1
 8006826:	f04f 0200 	mov.w	r2, #0
 800682a:	f04f 0300 	mov.w	r3, #0
 800682e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006832:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006836:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800683a:	4690      	mov	r8, r2
 800683c:	4699      	mov	r9, r3
 800683e:	4623      	mov	r3, r4
 8006840:	eb18 0303 	adds.w	r3, r8, r3
 8006844:	60bb      	str	r3, [r7, #8]
 8006846:	462b      	mov	r3, r5
 8006848:	eb49 0303 	adc.w	r3, r9, r3
 800684c:	60fb      	str	r3, [r7, #12]
 800684e:	f04f 0200 	mov.w	r2, #0
 8006852:	f04f 0300 	mov.w	r3, #0
 8006856:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800685a:	4629      	mov	r1, r5
 800685c:	024b      	lsls	r3, r1, #9
 800685e:	4621      	mov	r1, r4
 8006860:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006864:	4621      	mov	r1, r4
 8006866:	024a      	lsls	r2, r1, #9
 8006868:	4610      	mov	r0, r2
 800686a:	4619      	mov	r1, r3
 800686c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800686e:	2200      	movs	r2, #0
 8006870:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006872:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006874:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006878:	f7f9 fd4a 	bl	8000310 <__aeabi_uldivmod>
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4613      	mov	r3, r2
 8006882:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006884:	e058      	b.n	8006938 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006886:	4b38      	ldr	r3, [pc, #224]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	099b      	lsrs	r3, r3, #6
 800688c:	2200      	movs	r2, #0
 800688e:	4618      	mov	r0, r3
 8006890:	4611      	mov	r1, r2
 8006892:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006896:	623b      	str	r3, [r7, #32]
 8006898:	2300      	movs	r3, #0
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
 800689c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80068a0:	4642      	mov	r2, r8
 80068a2:	464b      	mov	r3, r9
 80068a4:	f04f 0000 	mov.w	r0, #0
 80068a8:	f04f 0100 	mov.w	r1, #0
 80068ac:	0159      	lsls	r1, r3, #5
 80068ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068b2:	0150      	lsls	r0, r2, #5
 80068b4:	4602      	mov	r2, r0
 80068b6:	460b      	mov	r3, r1
 80068b8:	4641      	mov	r1, r8
 80068ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80068be:	4649      	mov	r1, r9
 80068c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	f04f 0300 	mov.w	r3, #0
 80068cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80068d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80068d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80068d8:	ebb2 040a 	subs.w	r4, r2, sl
 80068dc:	eb63 050b 	sbc.w	r5, r3, fp
 80068e0:	f04f 0200 	mov.w	r2, #0
 80068e4:	f04f 0300 	mov.w	r3, #0
 80068e8:	00eb      	lsls	r3, r5, #3
 80068ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068ee:	00e2      	lsls	r2, r4, #3
 80068f0:	4614      	mov	r4, r2
 80068f2:	461d      	mov	r5, r3
 80068f4:	4643      	mov	r3, r8
 80068f6:	18e3      	adds	r3, r4, r3
 80068f8:	603b      	str	r3, [r7, #0]
 80068fa:	464b      	mov	r3, r9
 80068fc:	eb45 0303 	adc.w	r3, r5, r3
 8006900:	607b      	str	r3, [r7, #4]
 8006902:	f04f 0200 	mov.w	r2, #0
 8006906:	f04f 0300 	mov.w	r3, #0
 800690a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800690e:	4629      	mov	r1, r5
 8006910:	028b      	lsls	r3, r1, #10
 8006912:	4621      	mov	r1, r4
 8006914:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006918:	4621      	mov	r1, r4
 800691a:	028a      	lsls	r2, r1, #10
 800691c:	4610      	mov	r0, r2
 800691e:	4619      	mov	r1, r3
 8006920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006922:	2200      	movs	r2, #0
 8006924:	61bb      	str	r3, [r7, #24]
 8006926:	61fa      	str	r2, [r7, #28]
 8006928:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800692c:	f7f9 fcf0 	bl	8000310 <__aeabi_uldivmod>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4613      	mov	r3, r2
 8006936:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006938:	4b0b      	ldr	r3, [pc, #44]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	0c1b      	lsrs	r3, r3, #16
 800693e:	f003 0303 	and.w	r3, r3, #3
 8006942:	3301      	adds	r3, #1
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006948:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800694a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800694c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006950:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006952:	e002      	b.n	800695a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006954:	4b05      	ldr	r3, [pc, #20]	@ (800696c <HAL_RCC_GetSysClockFreq+0x204>)
 8006956:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006958:	bf00      	nop
    }
  }
  return sysclockfreq;
 800695a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800695c:	4618      	mov	r0, r3
 800695e:	3750      	adds	r7, #80	@ 0x50
 8006960:	46bd      	mov	sp, r7
 8006962:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006966:	bf00      	nop
 8006968:	40023800 	.word	0x40023800
 800696c:	00f42400 	.word	0x00f42400
 8006970:	007a1200 	.word	0x007a1200

08006974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006974:	b480      	push	{r7}
 8006976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006978:	4b03      	ldr	r3, [pc, #12]	@ (8006988 <HAL_RCC_GetHCLKFreq+0x14>)
 800697a:	681b      	ldr	r3, [r3, #0]
}
 800697c:	4618      	mov	r0, r3
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	20000008 	.word	0x20000008

0800698c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006990:	f7ff fff0 	bl	8006974 <HAL_RCC_GetHCLKFreq>
 8006994:	4602      	mov	r2, r0
 8006996:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	0a9b      	lsrs	r3, r3, #10
 800699c:	f003 0307 	and.w	r3, r3, #7
 80069a0:	4903      	ldr	r1, [pc, #12]	@ (80069b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069a2:	5ccb      	ldrb	r3, [r1, r3]
 80069a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	40023800 	.word	0x40023800
 80069b0:	08022464 	.word	0x08022464

080069b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069b8:	f7ff ffdc 	bl	8006974 <HAL_RCC_GetHCLKFreq>
 80069bc:	4602      	mov	r2, r0
 80069be:	4b05      	ldr	r3, [pc, #20]	@ (80069d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	0b5b      	lsrs	r3, r3, #13
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	4903      	ldr	r1, [pc, #12]	@ (80069d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069ca:	5ccb      	ldrb	r3, [r1, r3]
 80069cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40023800 	.word	0x40023800
 80069d8:	08022464 	.word	0x08022464

080069dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	220f      	movs	r2, #15
 80069ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069ec:	4b12      	ldr	r3, [pc, #72]	@ (8006a38 <HAL_RCC_GetClockConfig+0x5c>)
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f003 0203 	and.w	r2, r3, #3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80069f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006a38 <HAL_RCC_GetClockConfig+0x5c>)
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006a04:	4b0c      	ldr	r3, [pc, #48]	@ (8006a38 <HAL_RCC_GetClockConfig+0x5c>)
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006a10:	4b09      	ldr	r3, [pc, #36]	@ (8006a38 <HAL_RCC_GetClockConfig+0x5c>)
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	08db      	lsrs	r3, r3, #3
 8006a16:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a1e:	4b07      	ldr	r3, [pc, #28]	@ (8006a3c <HAL_RCC_GetClockConfig+0x60>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0207 	and.w	r2, r3, #7
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	601a      	str	r2, [r3, #0]
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	40023800 	.word	0x40023800
 8006a3c:	40023c00 	.word	0x40023c00

08006a40 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e022      	b.n	8006a98 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d105      	bne.n	8006a6a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f7fb ff33 	bl	80028d0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2203      	movs	r2, #3
 8006a6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f814 	bl	8006aa0 <HAL_SD_InitCard>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d001      	beq.n	8006a82 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e00a      	b.n	8006a98 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3708      	adds	r7, #8
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006aa0:	b5b0      	push	{r4, r5, r7, lr}
 8006aa2:	b08e      	sub	sp, #56	@ 0x38
 8006aa4:	af04      	add	r7, sp, #16
 8006aa6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006aac:	2300      	movs	r3, #0
 8006aae:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006abc:	2376      	movs	r3, #118	@ 0x76
 8006abe:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681d      	ldr	r5, [r3, #0]
 8006ac4:	466c      	mov	r4, sp
 8006ac6:	f107 0318 	add.w	r3, r7, #24
 8006aca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ace:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ad2:	f107 030c 	add.w	r3, r7, #12
 8006ad6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ad8:	4628      	mov	r0, r5
 8006ada:	f003 f96b 	bl	8009db4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006ade:	4b2a      	ldr	r3, [pc, #168]	@ (8006b88 <HAL_SD_InitCard+0xe8>)
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f003 f9ac 	bl	8009e46 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006aee:	4b26      	ldr	r3, [pc, #152]	@ (8006b88 <HAL_SD_InitCard+0xe8>)
 8006af0:	2201      	movs	r2, #1
 8006af2:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006af4:	2002      	movs	r0, #2
 8006af6:	f7fc fd37 	bl	8003568 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f001 f806 	bl	8007b0c <SD_PowerON>
 8006b00:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00b      	beq.n	8006b20 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	431a      	orrs	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e02e      	b.n	8006b7e <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 ff25 	bl	8007970 <SD_InitCard>
 8006b26:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00b      	beq.n	8006b46 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	431a      	orrs	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e01b      	b.n	8006b7e <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f003 fa0b 	bl	8009f6a <SDMMC_CmdBlockLength>
 8006b54:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00f      	beq.n	8006b7c <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a0a      	ldr	r2, [pc, #40]	@ (8006b8c <HAL_SD_InitCard+0xec>)
 8006b62:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6a:	431a      	orrs	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e000      	b.n	8006b7e <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3728      	adds	r7, #40	@ 0x28
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bdb0      	pop	{r4, r5, r7, pc}
 8006b86:	bf00      	nop
 8006b88:	422580a0 	.word	0x422580a0
 8006b8c:	004005ff 	.word	0x004005ff

08006b90 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b08c      	sub	sp, #48	@ 0x30
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d107      	bne.n	8006bb8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bac:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e0c0      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	f040 80b9 	bne.w	8006d38 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006bcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	441a      	add	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d907      	bls.n	8006bea <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bde:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e0a7      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2203      	movs	r2, #3
 8006bee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	6812      	ldr	r2, [r2, #0]
 8006c04:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8006c08:	f043 0302 	orr.w	r3, r3, #2
 8006c0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c12:	4a4c      	ldr	r2, [pc, #304]	@ (8006d44 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006c14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1a:	4a4b      	ldr	r2, [pc, #300]	@ (8006d48 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006c1c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	2200      	movs	r2, #0
 8006c24:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3380      	adds	r3, #128	@ 0x80
 8006c54:	4619      	mov	r1, r3
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	025b      	lsls	r3, r3, #9
 8006c5c:	089b      	lsrs	r3, r3, #2
 8006c5e:	f7fd fa4d 	bl	80040fc <HAL_DMA_Start_IT>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d017      	beq.n	8006c98 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006c76:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a33      	ldr	r2, [pc, #204]	@ (8006d4c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006c7e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c84:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e050      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006c98:	4b2d      	ldr	r3, [pc, #180]	@ (8006d50 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d002      	beq.n	8006cac <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	025b      	lsls	r3, r3, #9
 8006caa:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006cac:	f04f 33ff 	mov.w	r3, #4294967295
 8006cb0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	025b      	lsls	r3, r3, #9
 8006cb6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006cb8:	2390      	movs	r3, #144	@ 0x90
 8006cba:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f107 0210 	add.w	r2, r7, #16
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f003 f91d 	bl	8009f12 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d90a      	bls.n	8006cf4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2282      	movs	r2, #130	@ 0x82
 8006ce2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cea:	4618      	mov	r0, r3
 8006cec:	f003 f981 	bl	8009ff2 <SDMMC_CmdReadMultiBlock>
 8006cf0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006cf2:	e009      	b.n	8006d08 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2281      	movs	r2, #129	@ 0x81
 8006cf8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d00:	4618      	mov	r0, r3
 8006d02:	f003 f954 	bl	8009fae <SDMMC_CmdReadSingleBlock>
 8006d06:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d012      	beq.n	8006d34 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a0e      	ldr	r2, [pc, #56]	@ (8006d4c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006d14:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e002      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006d34:	2300      	movs	r3, #0
 8006d36:	e000      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006d38:	2302      	movs	r3, #2
  }
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3730      	adds	r7, #48	@ 0x30
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	0800777f 	.word	0x0800777f
 8006d48:	080077f1 	.word	0x080077f1
 8006d4c:	004005ff 	.word	0x004005ff
 8006d50:	4225858c 	.word	0x4225858c

08006d54 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08c      	sub	sp, #48	@ 0x30
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
 8006d60:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d107      	bne.n	8006d7c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d70:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e0c5      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	f040 80be 	bne.w	8006f06 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	441a      	add	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d907      	bls.n	8006dae <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e0ac      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2203      	movs	r2, #3
 8006db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	6812      	ldr	r2, [r2, #0]
 8006dc8:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006dcc:	f043 0302 	orr.w	r3, r3, #2
 8006dd0:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd6:	4a4e      	ldr	r2, [pc, #312]	@ (8006f10 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006dd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dde:	4a4d      	ldr	r2, [pc, #308]	@ (8006f14 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006de0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de6:	2200      	movs	r2, #0
 8006de8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d002      	beq.n	8006df8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df4:	025b      	lsls	r3, r3, #9
 8006df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d90a      	bls.n	8006e14 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	22a0      	movs	r2, #160	@ 0xa0
 8006e02:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f003 f935 	bl	800a07a <SDMMC_CmdWriteMultiBlock>
 8006e10:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006e12:	e009      	b.n	8006e28 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2290      	movs	r2, #144	@ 0x90
 8006e18:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e20:	4618      	mov	r0, r3
 8006e22:	f003 f908 	bl	800a036 <SDMMC_CmdWriteSingleBlock>
 8006e26:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d012      	beq.n	8006e54 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a39      	ldr	r2, [pc, #228]	@ (8006f18 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006e34:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e059      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006e54:	4b31      	ldr	r3, [pc, #196]	@ (8006f1c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006e56:	2201      	movs	r2, #1
 8006e58:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5e:	2240      	movs	r2, #64	@ 0x40
 8006e60:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e72:	689a      	ldr	r2, [r3, #8]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006e82:	68b9      	ldr	r1, [r7, #8]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3380      	adds	r3, #128	@ 0x80
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	025b      	lsls	r3, r3, #9
 8006e90:	089b      	lsrs	r3, r3, #2
 8006e92:	f7fd f933 	bl	80040fc <HAL_DMA_Start_IT>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01c      	beq.n	8006ed6 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	6812      	ldr	r2, [r2, #0]
 8006ea6:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8006eaa:	f023 0302 	bic.w	r3, r3, #2
 8006eae:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a18      	ldr	r2, [pc, #96]	@ (8006f18 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006eb6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e018      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eda:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	025b      	lsls	r3, r3, #9
 8006ee0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006ee2:	2390      	movs	r3, #144	@ 0x90
 8006ee4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f107 0210 	add.w	r2, r7, #16
 8006efa:	4611      	mov	r1, r2
 8006efc:	4618      	mov	r0, r3
 8006efe:	f003 f808 	bl	8009f12 <SDIO_ConfigData>

      return HAL_OK;
 8006f02:	2300      	movs	r3, #0
 8006f04:	e000      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006f06:	2302      	movs	r3, #2
  }
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3730      	adds	r7, #48	@ 0x30
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	08007755 	.word	0x08007755
 8006f14:	080077f1 	.word	0x080077f1
 8006f18:	004005ff 	.word	0x004005ff
 8006f1c:	4225858c 	.word	0x4225858c

08006f20 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d008      	beq.n	8006f4e <HAL_SD_IRQHandler+0x2e>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f003 0308 	and.w	r3, r3, #8
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d003      	beq.n	8006f4e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f001 f806 	bl	8007f58 <SD_Read_IT>
 8006f4c:	e165      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 808f 	beq.w	800707c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f66:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	6812      	ldr	r2, [r2, #0]
 8006f72:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8006f76:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006f7a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f022 0201 	bic.w	r2, r2, #1
 8006f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f003 0308 	and.w	r3, r3, #8
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d039      	beq.n	800700a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d104      	bne.n	8006faa <HAL_SD_IRQHandler+0x8a>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f003 0320 	and.w	r3, r3, #32
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d011      	beq.n	8006fce <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f003 f886 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 8006fb4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d008      	beq.n	8006fce <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 f92f 	bl	800722c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006fd6:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d104      	bne.n	8006ffa <HAL_SD_IRQHandler+0xda>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f003 0302 	and.w	r3, r3, #2
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f003 fcf4 	bl	800a9e8 <HAL_SD_RxCpltCallback>
 8007000:	e10b      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f003 fce6 	bl	800a9d4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007008:	e107      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007010:	2b00      	cmp	r3, #0
 8007012:	f000 8102 	beq.w	800721a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f003 0320 	and.w	r3, r3, #32
 800701c:	2b00      	cmp	r3, #0
 800701e:	d011      	beq.n	8007044 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4618      	mov	r0, r3
 8007026:	f003 f84b 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 800702a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d008      	beq.n	8007044 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	431a      	orrs	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f8f4 	bl	800722c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b00      	cmp	r3, #0
 800704c:	f040 80e5 	bne.w	800721a <HAL_SD_IRQHandler+0x2fa>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b00      	cmp	r3, #0
 8007058:	f040 80df 	bne.w	800721a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f022 0208 	bic.w	r2, r2, #8
 800706a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f003 fcad 	bl	800a9d4 <HAL_SD_TxCpltCallback>
}
 800707a:	e0ce      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d008      	beq.n	800709c <HAL_SD_IRQHandler+0x17c>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f003 0308 	and.w	r3, r3, #8
 8007090:	2b00      	cmp	r3, #0
 8007092:	d003      	beq.n	800709c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 ffb0 	bl	8007ffa <SD_Write_IT>
 800709a:	e0be      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070a2:	f240 233a 	movw	r3, #570	@ 0x23a
 80070a6:	4013      	ands	r3, r2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f000 80b6 	beq.w	800721a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d005      	beq.n	80070c8 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c0:	f043 0202 	orr.w	r2, r3, #2
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ce:	f003 0308 	and.w	r3, r3, #8
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d005      	beq.n	80070e2 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070da:	f043 0208 	orr.w	r2, r3, #8
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070e8:	f003 0320 	and.w	r3, r3, #32
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d005      	beq.n	80070fc <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f4:	f043 0220 	orr.w	r2, r3, #32
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007102:	f003 0310 	and.w	r3, r3, #16
 8007106:	2b00      	cmp	r3, #0
 8007108:	d005      	beq.n	8007116 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710e:	f043 0210 	orr.w	r2, r3, #16
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800711c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007120:	2b00      	cmp	r3, #0
 8007122:	d005      	beq.n	8007130 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007128:	f043 0208 	orr.w	r2, r3, #8
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f240 723a 	movw	r2, #1850	@ 0x73a
 8007138:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	6812      	ldr	r2, [r2, #0]
 8007144:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8007148:	f023 0302 	bic.w	r3, r3, #2
 800714c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4618      	mov	r0, r3
 8007154:	f002 ffb4 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 8007158:	4602      	mov	r2, r0
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f003 0308 	and.w	r3, r3, #8
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00a      	beq.n	8007184 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f855 	bl	800722c <HAL_SD_ErrorCallback>
}
 8007182:	e04a      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718a:	2b00      	cmp	r3, #0
 800718c:	d045      	beq.n	800721a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f003 0310 	and.w	r3, r3, #16
 8007194:	2b00      	cmp	r3, #0
 8007196:	d104      	bne.n	80071a2 <HAL_SD_IRQHandler+0x282>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f003 0320 	and.w	r3, r3, #32
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d011      	beq.n	80071c6 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007224 <HAL_SD_IRQHandler+0x304>)
 80071a8:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7fd f86c 	bl	800428c <HAL_DMA_Abort_IT>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d02f      	beq.n	800721a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fb68 	bl	8007894 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80071c4:	e029      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d104      	bne.n	80071da <HAL_SD_IRQHandler+0x2ba>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f003 0302 	and.w	r3, r3, #2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d011      	beq.n	80071fe <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	4a12      	ldr	r2, [pc, #72]	@ (8007228 <HAL_SD_IRQHandler+0x308>)
 80071e0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fd f850 	bl	800428c <HAL_DMA_Abort_IT>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d013      	beq.n	800721a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 fb83 	bl	8007902 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80071fc:	e00d      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f003 fbd4 	bl	800a9c0 <HAL_SD_AbortCallback>
}
 8007218:	e7ff      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
 800721a:	bf00      	nop
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	08007895 	.word	0x08007895
 8007228:	08007903 	.word	0x08007903

0800722c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800724e:	0f9b      	lsrs	r3, r3, #30
 8007250:	b2da      	uxtb	r2, r3
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800725a:	0e9b      	lsrs	r3, r3, #26
 800725c:	b2db      	uxtb	r3, r3
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	b2da      	uxtb	r2, r3
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800726c:	0e1b      	lsrs	r3, r3, #24
 800726e:	b2db      	uxtb	r3, r3
 8007270:	f003 0303 	and.w	r3, r3, #3
 8007274:	b2da      	uxtb	r2, r3
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800727e:	0c1b      	lsrs	r3, r3, #16
 8007280:	b2da      	uxtb	r2, r3
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800728a:	0a1b      	lsrs	r3, r3, #8
 800728c:	b2da      	uxtb	r2, r3
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007296:	b2da      	uxtb	r2, r3
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072a0:	0d1b      	lsrs	r3, r3, #20
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072ac:	0c1b      	lsrs	r3, r3, #16
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	f003 030f 	and.w	r3, r3, #15
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072be:	0bdb      	lsrs	r3, r3, #15
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	b2da      	uxtb	r2, r3
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072d0:	0b9b      	lsrs	r3, r3, #14
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	f003 0301 	and.w	r3, r3, #1
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072e2:	0b5b      	lsrs	r3, r3, #13
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072f4:	0b1b      	lsrs	r3, r3, #12
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	b2da      	uxtb	r2, r3
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2200      	movs	r2, #0
 8007306:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730c:	2b00      	cmp	r3, #0
 800730e:	d163      	bne.n	80073d8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007314:	009a      	lsls	r2, r3, #2
 8007316:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800731a:	4013      	ands	r3, r2
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007320:	0f92      	lsrs	r2, r2, #30
 8007322:	431a      	orrs	r2, r3
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800732c:	0edb      	lsrs	r3, r3, #27
 800732e:	b2db      	uxtb	r3, r3
 8007330:	f003 0307 	and.w	r3, r3, #7
 8007334:	b2da      	uxtb	r2, r3
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800733e:	0e1b      	lsrs	r3, r3, #24
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f003 0307 	and.w	r3, r3, #7
 8007346:	b2da      	uxtb	r2, r3
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007350:	0d5b      	lsrs	r3, r3, #21
 8007352:	b2db      	uxtb	r3, r3
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	b2da      	uxtb	r2, r3
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007362:	0c9b      	lsrs	r3, r3, #18
 8007364:	b2db      	uxtb	r3, r3
 8007366:	f003 0307 	and.w	r3, r3, #7
 800736a:	b2da      	uxtb	r2, r3
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007374:	0bdb      	lsrs	r3, r3, #15
 8007376:	b2db      	uxtb	r3, r3
 8007378:	f003 0307 	and.w	r3, r3, #7
 800737c:	b2da      	uxtb	r2, r3
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	1c5a      	adds	r2, r3, #1
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	7e1b      	ldrb	r3, [r3, #24]
 8007390:	b2db      	uxtb	r3, r3
 8007392:	f003 0307 	and.w	r3, r3, #7
 8007396:	3302      	adds	r3, #2
 8007398:	2201      	movs	r2, #1
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80073a2:	fb03 f202 	mul.w	r2, r3, r2
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	7a1b      	ldrb	r3, [r3, #8]
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	f003 030f 	and.w	r3, r3, #15
 80073b4:	2201      	movs	r2, #1
 80073b6:	409a      	lsls	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80073c4:	0a52      	lsrs	r2, r2, #9
 80073c6:	fb03 f202 	mul.w	r2, r3, r2
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073d4:	661a      	str	r2, [r3, #96]	@ 0x60
 80073d6:	e031      	b.n	800743c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d11d      	bne.n	800741c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073e4:	041b      	lsls	r3, r3, #16
 80073e6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073ee:	0c1b      	lsrs	r3, r3, #16
 80073f0:	431a      	orrs	r2, r3
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	3301      	adds	r3, #1
 80073fc:	029a      	lsls	r2, r3, #10
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007410:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	661a      	str	r2, [r3, #96]	@ 0x60
 800741a:	e00f      	b.n	800743c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a58      	ldr	r2, [pc, #352]	@ (8007584 <HAL_SD_GetCardCSD+0x344>)
 8007422:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007428:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e09d      	b.n	8007578 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007440:	0b9b      	lsrs	r3, r3, #14
 8007442:	b2db      	uxtb	r3, r3
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	b2da      	uxtb	r2, r3
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007452:	09db      	lsrs	r3, r3, #7
 8007454:	b2db      	uxtb	r3, r3
 8007456:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800745a:	b2da      	uxtb	r2, r3
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007464:	b2db      	uxtb	r3, r3
 8007466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800746a:	b2da      	uxtb	r2, r3
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007474:	0fdb      	lsrs	r3, r3, #31
 8007476:	b2da      	uxtb	r2, r3
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007480:	0f5b      	lsrs	r3, r3, #29
 8007482:	b2db      	uxtb	r3, r3
 8007484:	f003 0303 	and.w	r3, r3, #3
 8007488:	b2da      	uxtb	r2, r3
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007492:	0e9b      	lsrs	r3, r3, #26
 8007494:	b2db      	uxtb	r3, r3
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	b2da      	uxtb	r2, r3
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074a4:	0d9b      	lsrs	r3, r3, #22
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	f003 030f 	and.w	r3, r3, #15
 80074ac:	b2da      	uxtb	r2, r3
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074b6:	0d5b      	lsrs	r3, r3, #21
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	f003 0301 	and.w	r3, r3, #1
 80074be:	b2da      	uxtb	r2, r3
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074d2:	0c1b      	lsrs	r3, r3, #16
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e6:	0bdb      	lsrs	r3, r3, #15
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	b2da      	uxtb	r2, r3
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074fa:	0b9b      	lsrs	r3, r3, #14
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	f003 0301 	and.w	r3, r3, #1
 8007502:	b2da      	uxtb	r2, r3
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800750e:	0b5b      	lsrs	r3, r3, #13
 8007510:	b2db      	uxtb	r3, r3
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	b2da      	uxtb	r2, r3
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007522:	0b1b      	lsrs	r3, r3, #12
 8007524:	b2db      	uxtb	r3, r3
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	b2da      	uxtb	r2, r3
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007536:	0a9b      	lsrs	r3, r3, #10
 8007538:	b2db      	uxtb	r3, r3
 800753a:	f003 0303 	and.w	r3, r3, #3
 800753e:	b2da      	uxtb	r2, r3
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754a:	0a1b      	lsrs	r3, r3, #8
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 0303 	and.w	r3, r3, #3
 8007552:	b2da      	uxtb	r2, r3
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755e:	085b      	lsrs	r3, r3, #1
 8007560:	b2db      	uxtb	r3, r3
 8007562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007566:	b2da      	uxtb	r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	004005ff 	.word	0x004005ff

08007588 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80075e0:	b5b0      	push	{r4, r5, r7, lr}
 80075e2:	b08e      	sub	sp, #56	@ 0x38
 80075e4:	af04      	add	r7, sp, #16
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2203      	movs	r2, #3
 80075f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075fc:	2b03      	cmp	r3, #3
 80075fe:	d02e      	beq.n	800765e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007606:	d106      	bne.n	8007616 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800760c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	639a      	str	r2, [r3, #56]	@ 0x38
 8007614:	e029      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800761c:	d10a      	bne.n	8007634 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fb2a 	bl	8007c78 <SD_WideBus_Enable>
 8007624:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	639a      	str	r2, [r3, #56]	@ 0x38
 8007632:	e01a      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10a      	bne.n	8007650 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 fb67 	bl	8007d0e <SD_WideBus_Disable>
 8007640:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	431a      	orrs	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	639a      	str	r2, [r3, #56]	@ 0x38
 800764e:	e00c      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007654:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	639a      	str	r2, [r3, #56]	@ 0x38
 800765c:	e005      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007662:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00b      	beq.n	800768a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a26      	ldr	r2, [pc, #152]	@ (8007710 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007678:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007688:	e01f      	b.n	80076ca <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	695b      	ldr	r3, [r3, #20]
 80076a4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	699b      	ldr	r3, [r3, #24]
 80076aa:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681d      	ldr	r5, [r3, #0]
 80076b0:	466c      	mov	r4, sp
 80076b2:	f107 0314 	add.w	r3, r7, #20
 80076b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80076ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80076be:	f107 0308 	add.w	r3, r7, #8
 80076c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076c4:	4628      	mov	r0, r5
 80076c6:	f002 fb75 	bl	8009db4 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80076d2:	4618      	mov	r0, r3
 80076d4:	f002 fc49 	bl	8009f6a <SDMMC_CmdBlockLength>
 80076d8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00c      	beq.n	80076fa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a0a      	ldr	r2, [pc, #40]	@ (8007710 <HAL_SD_ConfigWideBusOperation+0x130>)
 80076e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ec:	6a3b      	ldr	r3, [r7, #32]
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007702:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007706:	4618      	mov	r0, r3
 8007708:	3728      	adds	r7, #40	@ 0x28
 800770a:	46bd      	mov	sp, r7
 800770c:	bdb0      	pop	{r4, r5, r7, pc}
 800770e:	bf00      	nop
 8007710:	004005ff 	.word	0x004005ff

08007714 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800771c:	2300      	movs	r3, #0
 800771e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007720:	f107 030c 	add.w	r3, r7, #12
 8007724:	4619      	mov	r1, r3
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fa7e 	bl	8007c28 <SD_SendStatus>
 800772c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d005      	beq.n	8007740 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	431a      	orrs	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	0a5b      	lsrs	r3, r3, #9
 8007744:	f003 030f 	and.w	r3, r3, #15
 8007748:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800774a:	693b      	ldr	r3, [r7, #16]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3718      	adds	r7, #24
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007760:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007770:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8007772:	bf00      	nop
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007790:	2b82      	cmp	r3, #130	@ 0x82
 8007792:	d111      	bne.n	80077b8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4618      	mov	r0, r3
 800779a:	f002 fc91 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 800779e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d008      	beq.n	80077b8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	431a      	orrs	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7ff fd3a 	bl	800722c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 0208 	bic.w	r2, r2, #8
 80077c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80077d0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2201      	movs	r2, #1
 80077d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f003 f901 	bl	800a9e8 <HAL_SD_RxCpltCallback>
#endif
}
 80077e6:	bf00      	nop
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
	...

080077f0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fc fef0 	bl	80045e4 <HAL_DMA_GetError>
 8007804:	4603      	mov	r3, r0
 8007806:	2b02      	cmp	r3, #2
 8007808:	d03e      	beq.n	8007888 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800780e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007810:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007818:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d002      	beq.n	8007826 <SD_DMAError+0x36>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2b01      	cmp	r3, #1
 8007824:	d12d      	bne.n	8007882 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a19      	ldr	r2, [pc, #100]	@ (8007890 <SD_DMAError+0xa0>)
 800782c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800783c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007842:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800784a:	6978      	ldr	r0, [r7, #20]
 800784c:	f7ff ff62 	bl	8007714 <HAL_SD_GetCardState>
 8007850:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	2b06      	cmp	r3, #6
 8007856:	d002      	beq.n	800785e <SD_DMAError+0x6e>
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2b05      	cmp	r3, #5
 800785c:	d10a      	bne.n	8007874 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4618      	mov	r0, r3
 8007864:	f002 fc2c 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 8007868:	4602      	mov	r2, r0
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786e:	431a      	orrs	r2, r3
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	2200      	movs	r2, #0
 8007880:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007882:	6978      	ldr	r0, [r7, #20]
 8007884:	f7ff fcd2 	bl	800722c <HAL_SD_ErrorCallback>
#endif
  }
}
 8007888:	bf00      	nop
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	004005ff 	.word	0x004005ff

08007894 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80078aa:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f7ff ff31 	bl	8007714 <HAL_SD_GetCardState>
 80078b2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	2b06      	cmp	r3, #6
 80078c6:	d002      	beq.n	80078ce <SD_DMATxAbort+0x3a>
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2b05      	cmp	r3, #5
 80078cc:	d10a      	bne.n	80078e4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f002 fbf4 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 80078d8:	4602      	mov	r2, r0
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078de:	431a      	orrs	r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d103      	bne.n	80078f4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f003 f867 	bl	800a9c0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80078f2:	e002      	b.n	80078fa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f7ff fc99 	bl	800722c <HAL_SD_ErrorCallback>
}
 80078fa:	bf00      	nop
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b084      	sub	sp, #16
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007918:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800791a:	68f8      	ldr	r0, [r7, #12]
 800791c:	f7ff fefa 	bl	8007714 <HAL_SD_GetCardState>
 8007920:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	2b06      	cmp	r3, #6
 8007934:	d002      	beq.n	800793c <SD_DMARxAbort+0x3a>
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b05      	cmp	r3, #5
 800793a:	d10a      	bne.n	8007952 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4618      	mov	r0, r3
 8007942:	f002 fbbd 	bl	800a0c0 <SDMMC_CmdStopTransfer>
 8007946:	4602      	mov	r2, r0
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794c:	431a      	orrs	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007956:	2b00      	cmp	r3, #0
 8007958:	d103      	bne.n	8007962 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f003 f830 	bl	800a9c0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007960:	e002      	b.n	8007968 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f7ff fc62 	bl	800722c <HAL_SD_ErrorCallback>
}
 8007968:	bf00      	nop
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007970:	b5b0      	push	{r4, r5, r7, lr}
 8007972:	b094      	sub	sp, #80	@ 0x50
 8007974:	af04      	add	r7, sp, #16
 8007976:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007978:	2301      	movs	r3, #1
 800797a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4618      	mov	r0, r3
 8007982:	f002 fa6e 	bl	8009e62 <SDIO_GetPowerState>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d102      	bne.n	8007992 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800798c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007990:	e0b8      	b.n	8007b04 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007996:	2b03      	cmp	r3, #3
 8007998:	d02f      	beq.n	80079fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4618      	mov	r0, r3
 80079a0:	f002 fc98 	bl	800a2d4 <SDMMC_CmdSendCID>
 80079a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80079a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <SD_InitCard+0x40>
    {
      return errorstate;
 80079ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ae:	e0a9      	b.n	8007b04 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2100      	movs	r1, #0
 80079b6:	4618      	mov	r0, r3
 80079b8:	f002 fa98 	bl	8009eec <SDIO_GetResponse>
 80079bc:	4602      	mov	r2, r0
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2104      	movs	r1, #4
 80079c8:	4618      	mov	r0, r3
 80079ca:	f002 fa8f 	bl	8009eec <SDIO_GetResponse>
 80079ce:	4602      	mov	r2, r0
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2108      	movs	r1, #8
 80079da:	4618      	mov	r0, r3
 80079dc:	f002 fa86 	bl	8009eec <SDIO_GetResponse>
 80079e0:	4602      	mov	r2, r0
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	210c      	movs	r1, #12
 80079ec:	4618      	mov	r0, r3
 80079ee:	f002 fa7d 	bl	8009eec <SDIO_GetResponse>
 80079f2:	4602      	mov	r2, r0
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079fe:	2b03      	cmp	r3, #3
 8007a00:	d00d      	beq.n	8007a1e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f107 020e 	add.w	r2, r7, #14
 8007a0a:	4611      	mov	r1, r2
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f002 fc9e 	bl	800a34e <SDMMC_CmdSetRelAdd>
 8007a12:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d001      	beq.n	8007a1e <SD_InitCard+0xae>
    {
      return errorstate;
 8007a1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a1c:	e072      	b.n	8007b04 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a22:	2b03      	cmp	r3, #3
 8007a24:	d036      	beq.n	8007a94 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007a26:	89fb      	ldrh	r3, [r7, #14]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a36:	041b      	lsls	r3, r3, #16
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	f002 fc68 	bl	800a310 <SDMMC_CmdSendCSD>
 8007a40:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a4a:	e05b      	b.n	8007b04 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2100      	movs	r1, #0
 8007a52:	4618      	mov	r0, r3
 8007a54:	f002 fa4a 	bl	8009eec <SDIO_GetResponse>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2104      	movs	r1, #4
 8007a64:	4618      	mov	r0, r3
 8007a66:	f002 fa41 	bl	8009eec <SDIO_GetResponse>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2108      	movs	r1, #8
 8007a76:	4618      	mov	r0, r3
 8007a78:	f002 fa38 	bl	8009eec <SDIO_GetResponse>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	210c      	movs	r1, #12
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f002 fa2f 	bl	8009eec <SDIO_GetResponse>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2104      	movs	r1, #4
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f002 fa26 	bl	8009eec <SDIO_GetResponse>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	0d1a      	lsrs	r2, r3, #20
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007aa8:	f107 0310 	add.w	r3, r7, #16
 8007aac:	4619      	mov	r1, r3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7ff fbc6 	bl	8007240 <HAL_SD_GetCardCSD>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d002      	beq.n	8007ac0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007aba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007abe:	e021      	b.n	8007b04 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6819      	ldr	r1, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ac8:	041b      	lsls	r3, r3, #16
 8007aca:	2200      	movs	r2, #0
 8007acc:	461c      	mov	r4, r3
 8007ace:	4615      	mov	r5, r2
 8007ad0:	4622      	mov	r2, r4
 8007ad2:	462b      	mov	r3, r5
 8007ad4:	4608      	mov	r0, r1
 8007ad6:	f002 fb15 	bl	800a104 <SDMMC_CmdSelDesel>
 8007ada:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d001      	beq.n	8007ae6 <SD_InitCard+0x176>
  {
    return errorstate;
 8007ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae4:	e00e      	b.n	8007b04 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681d      	ldr	r5, [r3, #0]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	466c      	mov	r4, sp
 8007aee:	f103 0210 	add.w	r2, r3, #16
 8007af2:	ca07      	ldmia	r2, {r0, r1, r2}
 8007af4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007af8:	3304      	adds	r3, #4
 8007afa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007afc:	4628      	mov	r0, r5
 8007afe:	f002 f959 	bl	8009db4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007b02:	2300      	movs	r3, #0
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3740      	adds	r7, #64	@ 0x40
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bdb0      	pop	{r4, r5, r7, pc}

08007b0c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	617b      	str	r3, [r7, #20]
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4618      	mov	r0, r3
 8007b26:	f002 fb10 	bl	800a14a <SDMMC_CmdGoIdleState>
 8007b2a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d001      	beq.n	8007b36 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	e072      	b.n	8007c1c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f002 fb23 	bl	800a186 <SDMMC_CmdOperCond>
 8007b40:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00d      	beq.n	8007b64 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f002 faf9 	bl	800a14a <SDMMC_CmdGoIdleState>
 8007b58:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	e05b      	b.n	8007c1c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d137      	bne.n	8007be2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2100      	movs	r1, #0
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f002 fb23 	bl	800a1c4 <SDMMC_CmdAppCommand>
 8007b7e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d02d      	beq.n	8007be2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b86:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007b8a:	e047      	b.n	8007c1c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2100      	movs	r1, #0
 8007b92:	4618      	mov	r0, r3
 8007b94:	f002 fb16 	bl	800a1c4 <SDMMC_CmdAppCommand>
 8007b98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d001      	beq.n	8007ba4 <SD_PowerON+0x98>
    {
      return errorstate;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	e03b      	b.n	8007c1c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	491e      	ldr	r1, [pc, #120]	@ (8007c24 <SD_PowerON+0x118>)
 8007baa:	4618      	mov	r0, r3
 8007bac:	f002 fb2c 	bl	800a208 <SDMMC_CmdAppOperCommand>
 8007bb0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bb8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007bbc:	e02e      	b.n	8007c1c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f002 f991 	bl	8009eec <SDIO_GetResponse>
 8007bca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	0fdb      	lsrs	r3, r3, #31
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d101      	bne.n	8007bd8 <SD_PowerON+0xcc>
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e000      	b.n	8007bda <SD_PowerON+0xce>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	613b      	str	r3, [r7, #16]

    count++;
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	3301      	adds	r3, #1
 8007be0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d802      	bhi.n	8007bf2 <SD_PowerON+0xe6>
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d0cc      	beq.n	8007b8c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d902      	bls.n	8007c02 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007bfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c00:	e00c      	b.n	8007c1c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	645a      	str	r2, [r3, #68]	@ 0x44
 8007c12:	e002      	b.n	8007c1a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	c1100000 	.word	0xc1100000

08007c28 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d102      	bne.n	8007c3e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007c38:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007c3c:	e018      	b.n	8007c70 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c46:	041b      	lsls	r3, r3, #16
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	f002 fba0 	bl	800a390 <SDMMC_CmdSendStatus>
 8007c50:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <SD_SendStatus+0x34>
  {
    return errorstate;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	e009      	b.n	8007c70 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2100      	movs	r1, #0
 8007c62:	4618      	mov	r0, r3
 8007c64:	f002 f942 	bl	8009eec <SDIO_GetResponse>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b086      	sub	sp, #24
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007c80:	2300      	movs	r3, #0
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	2300      	movs	r3, #0
 8007c86:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f002 f92c 	bl	8009eec <SDIO_GetResponse>
 8007c94:	4603      	mov	r3, r0
 8007c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c9e:	d102      	bne.n	8007ca6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007ca0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ca4:	e02f      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007ca6:	f107 030c 	add.w	r3, r7, #12
 8007caa:	4619      	mov	r1, r3
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f879 	bl	8007da4 <SD_FindSCR>
 8007cb2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	e023      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d01c      	beq.n	8007d02 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cd0:	041b      	lsls	r3, r3, #16
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	f002 fa75 	bl	800a1c4 <SDMMC_CmdAppCommand>
 8007cda:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d001      	beq.n	8007ce6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	e00f      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	2102      	movs	r1, #2
 8007cec:	4618      	mov	r0, r3
 8007cee:	f002 faae 	bl	800a24e <SDMMC_CmdBusWidth>
 8007cf2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	e003      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e001      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d02:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b086      	sub	sp, #24
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2100      	movs	r1, #0
 8007d24:	4618      	mov	r0, r3
 8007d26:	f002 f8e1 	bl	8009eec <SDIO_GetResponse>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d34:	d102      	bne.n	8007d3c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007d36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d3a:	e02f      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007d3c:	f107 030c 	add.w	r3, r7, #12
 8007d40:	4619      	mov	r1, r3
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f82e 	bl	8007da4 <SD_FindSCR>
 8007d48:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	e023      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d01c      	beq.n	8007d98 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d66:	041b      	lsls	r3, r3, #16
 8007d68:	4619      	mov	r1, r3
 8007d6a:	4610      	mov	r0, r2
 8007d6c:	f002 fa2a 	bl	800a1c4 <SDMMC_CmdAppCommand>
 8007d70:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d001      	beq.n	8007d7c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	e00f      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2100      	movs	r1, #0
 8007d82:	4618      	mov	r0, r3
 8007d84:	f002 fa63 	bl	800a24e <SDMMC_CmdBusWidth>
 8007d88:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d001      	beq.n	8007d94 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	e003      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007d94:	2300      	movs	r3, #0
 8007d96:	e001      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d98:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3718      	adds	r7, #24
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007da4:	b590      	push	{r4, r7, lr}
 8007da6:	b08f      	sub	sp, #60	@ 0x3c
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007dae:	f7fb fbcf 	bl	8003550 <HAL_GetTick>
 8007db2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007db4:	2300      	movs	r3, #0
 8007db6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007db8:	2300      	movs	r3, #0
 8007dba:	60bb      	str	r3, [r7, #8]
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2108      	movs	r1, #8
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f002 f8cd 	bl	8009f6a <SDMMC_CmdBlockLength>
 8007dd0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d001      	beq.n	8007ddc <SD_FindSCR+0x38>
  {
    return errorstate;
 8007dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dda:	e0b9      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007de4:	041b      	lsls	r3, r3, #16
 8007de6:	4619      	mov	r1, r3
 8007de8:	4610      	mov	r0, r2
 8007dea:	f002 f9eb 	bl	800a1c4 <SDMMC_CmdAppCommand>
 8007dee:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <SD_FindSCR+0x56>
  {
    return errorstate;
 8007df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df8:	e0aa      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8007dfe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007e00:	2308      	movs	r3, #8
 8007e02:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007e04:	2330      	movs	r3, #48	@ 0x30
 8007e06:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007e08:	2302      	movs	r3, #2
 8007e0a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007e10:	2301      	movs	r3, #1
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f107 0210 	add.w	r2, r7, #16
 8007e1c:	4611      	mov	r1, r2
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f002 f877 	bl	8009f12 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f002 fa32 	bl	800a292 <SDMMC_CmdSendSCR>
 8007e2e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d02a      	beq.n	8007e8c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e38:	e08a      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00f      	beq.n	8007e68 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6819      	ldr	r1, [r3, #0]
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	f107 0208 	add.w	r2, r7, #8
 8007e54:	18d4      	adds	r4, r2, r3
 8007e56:	4608      	mov	r0, r1
 8007e58:	f001 ffd7 	bl	8009e0a <SDIO_ReadFIFO>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	6023      	str	r3, [r4, #0]
      index++;
 8007e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e62:	3301      	adds	r3, #1
 8007e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e66:	e006      	b.n	8007e76 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d012      	beq.n	8007e9c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007e76:	f7fb fb6b 	bl	8003550 <HAL_GetTick>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	1ad3      	subs	r3, r2, r3
 8007e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e84:	d102      	bne.n	8007e8c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007e86:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e8a:	e061      	b.n	8007f50 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e92:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0cf      	beq.n	8007e3a <SD_FindSCR+0x96>
 8007e9a:	e000      	b.n	8007e9e <SD_FindSCR+0xfa>
      break;
 8007e9c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea4:	f003 0308 	and.w	r3, r3, #8
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d106      	bne.n	8007eba <SD_FindSCR+0x116>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d005      	beq.n	8007ec6 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007ec2:	2308      	movs	r3, #8
 8007ec4:	e044      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ecc:	f003 0302 	and.w	r3, r3, #2
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d005      	beq.n	8007ee0 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2202      	movs	r2, #2
 8007eda:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007edc:	2302      	movs	r3, #2
 8007ede:	e037      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d005      	beq.n	8007efa <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2220      	movs	r2, #32
 8007ef4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007ef6:	2320      	movs	r3, #32
 8007ef8:	e02a      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007f02:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	061a      	lsls	r2, r3, #24
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	021b      	lsls	r3, r3, #8
 8007f0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f10:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	0a1b      	lsrs	r3, r3, #8
 8007f16:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f1a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	0e1b      	lsrs	r3, r3, #24
 8007f20:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f24:	601a      	str	r2, [r3, #0]
    scr++;
 8007f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f28:	3304      	adds	r3, #4
 8007f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	061a      	lsls	r2, r3, #24
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	021b      	lsls	r3, r3, #8
 8007f34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f38:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	0a1b      	lsrs	r3, r3, #8
 8007f3e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f42:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	0e1b      	lsrs	r3, r3, #24
 8007f48:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	373c      	adds	r7, #60	@ 0x3c
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd90      	pop	{r4, r7, pc}

08007f58 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b086      	sub	sp, #24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f64:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d03f      	beq.n	8007ff2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007f72:	2300      	movs	r3, #0
 8007f74:	617b      	str	r3, [r7, #20]
 8007f76:	e033      	b.n	8007fe0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f001 ff44 	bl	8009e0a <SDIO_ReadFIFO>
 8007f82:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	0a1b      	lsrs	r3, r3, #8
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	3b01      	subs	r3, #1
 8007fac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	0c1b      	lsrs	r3, r3, #16
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	0e1b      	lsrs	r3, r3, #24
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	617b      	str	r3, [r7, #20]
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	2b07      	cmp	r3, #7
 8007fe4:	d9c8      	bls.n	8007f78 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8007ff2:	bf00      	nop
 8007ff4:	3718      	adds	r7, #24
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b086      	sub	sp, #24
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d043      	beq.n	800809c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008014:	2300      	movs	r3, #0
 8008016:	617b      	str	r3, [r7, #20]
 8008018:	e037      	b.n	800808a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	3301      	adds	r3, #1
 8008024:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	3b01      	subs	r3, #1
 800802a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	781b      	ldrb	r3, [r3, #0]
 8008030:	021a      	lsls	r2, r3, #8
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	4313      	orrs	r3, r2
 8008036:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	3301      	adds	r3, #1
 800803c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	3b01      	subs	r3, #1
 8008042:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	041a      	lsls	r2, r3, #16
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	4313      	orrs	r3, r2
 800804e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	3301      	adds	r3, #1
 8008054:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	3b01      	subs	r3, #1
 800805a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	061a      	lsls	r2, r3, #24
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	4313      	orrs	r3, r2
 8008066:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3301      	adds	r3, #1
 800806c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	3b01      	subs	r3, #1
 8008072:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f107 0208 	add.w	r2, r7, #8
 800807c:	4611      	mov	r1, r2
 800807e:	4618      	mov	r0, r3
 8008080:	f001 fed0 	bl	8009e24 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	3301      	adds	r3, #1
 8008088:	617b      	str	r3, [r7, #20]
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2b07      	cmp	r3, #7
 800808e:	d9c4      	bls.n	800801a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800809c:	bf00      	nop
 800809e:	3718      	adds	r7, #24
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e07b      	b.n	80081ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d108      	bne.n	80080d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080c6:	d009      	beq.n	80080dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	61da      	str	r2, [r3, #28]
 80080ce:	e005      	b.n	80080dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d106      	bne.n	80080fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f7fa fd10 	bl	8002b1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2202      	movs	r2, #2
 8008100:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008112:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008124:	431a      	orrs	r2, r3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800812e:	431a      	orrs	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	431a      	orrs	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	431a      	orrs	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800814c:	431a      	orrs	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	69db      	ldr	r3, [r3, #28]
 8008152:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008156:	431a      	orrs	r2, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a1b      	ldr	r3, [r3, #32]
 800815c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008160:	ea42 0103 	orr.w	r1, r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008168:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	0c1b      	lsrs	r3, r3, #16
 800817a:	f003 0104 	and.w	r1, r3, #4
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008182:	f003 0210 	and.w	r2, r3, #16
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	430a      	orrs	r2, r1
 800818c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	69da      	ldr	r2, [r3, #28]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800819c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3708      	adds	r7, #8
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b08a      	sub	sp, #40	@ 0x28
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	60f8      	str	r0, [r7, #12]
 80081be:	60b9      	str	r1, [r7, #8]
 80081c0:	607a      	str	r2, [r7, #4]
 80081c2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80081c4:	2301      	movs	r3, #1
 80081c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081c8:	f7fb f9c2 	bl	8003550 <HAL_GetTick>
 80081cc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80081d4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80081dc:	887b      	ldrh	r3, [r7, #2]
 80081de:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80081e0:	7ffb      	ldrb	r3, [r7, #31]
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d00c      	beq.n	8008200 <HAL_SPI_TransmitReceive+0x4a>
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081ec:	d106      	bne.n	80081fc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d102      	bne.n	80081fc <HAL_SPI_TransmitReceive+0x46>
 80081f6:	7ffb      	ldrb	r3, [r7, #31]
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d001      	beq.n	8008200 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80081fc:	2302      	movs	r3, #2
 80081fe:	e17f      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d005      	beq.n	8008212 <HAL_SPI_TransmitReceive+0x5c>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d002      	beq.n	8008212 <HAL_SPI_TransmitReceive+0x5c>
 800820c:	887b      	ldrh	r3, [r7, #2]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d101      	bne.n	8008216 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e174      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800821c:	2b01      	cmp	r3, #1
 800821e:	d101      	bne.n	8008224 <HAL_SPI_TransmitReceive+0x6e>
 8008220:	2302      	movs	r3, #2
 8008222:	e16d      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008232:	b2db      	uxtb	r3, r3
 8008234:	2b04      	cmp	r3, #4
 8008236:	d003      	beq.n	8008240 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2205      	movs	r2, #5
 800823c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	887a      	ldrh	r2, [r7, #2]
 8008250:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	887a      	ldrh	r2, [r7, #2]
 8008256:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	887a      	ldrh	r2, [r7, #2]
 8008262:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	887a      	ldrh	r2, [r7, #2]
 8008268:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2200      	movs	r2, #0
 800826e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2200      	movs	r2, #0
 8008274:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008280:	2b40      	cmp	r3, #64	@ 0x40
 8008282:	d007      	beq.n	8008294 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008292:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800829c:	d17e      	bne.n	800839c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d002      	beq.n	80082ac <HAL_SPI_TransmitReceive+0xf6>
 80082a6:	8afb      	ldrh	r3, [r7, #22]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d16c      	bne.n	8008386 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b0:	881a      	ldrh	r2, [r3, #0]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082bc:	1c9a      	adds	r2, r3, #2
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	3b01      	subs	r3, #1
 80082ca:	b29a      	uxth	r2, r3
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082d0:	e059      	b.n	8008386 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f003 0302 	and.w	r3, r3, #2
 80082dc:	2b02      	cmp	r3, #2
 80082de:	d11b      	bne.n	8008318 <HAL_SPI_TransmitReceive+0x162>
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d016      	beq.n	8008318 <HAL_SPI_TransmitReceive+0x162>
 80082ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d113      	bne.n	8008318 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f4:	881a      	ldrh	r2, [r3, #0]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008300:	1c9a      	adds	r2, r3, #2
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800830a:	b29b      	uxth	r3, r3
 800830c:	3b01      	subs	r3, #1
 800830e:	b29a      	uxth	r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008314:	2300      	movs	r3, #0
 8008316:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b01      	cmp	r3, #1
 8008324:	d119      	bne.n	800835a <HAL_SPI_TransmitReceive+0x1a4>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800832a:	b29b      	uxth	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	d014      	beq.n	800835a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800833a:	b292      	uxth	r2, r2
 800833c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008342:	1c9a      	adds	r2, r3, #2
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800834c:	b29b      	uxth	r3, r3
 800834e:	3b01      	subs	r3, #1
 8008350:	b29a      	uxth	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008356:	2301      	movs	r3, #1
 8008358:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800835a:	f7fb f8f9 	bl	8003550 <HAL_GetTick>
 800835e:	4602      	mov	r2, r0
 8008360:	6a3b      	ldr	r3, [r7, #32]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008366:	429a      	cmp	r2, r3
 8008368:	d80d      	bhi.n	8008386 <HAL_SPI_TransmitReceive+0x1d0>
 800836a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008370:	d009      	beq.n	8008386 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2201      	movs	r2, #1
 8008376:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008382:	2303      	movs	r3, #3
 8008384:	e0bc      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800838a:	b29b      	uxth	r3, r3
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1a0      	bne.n	80082d2 <HAL_SPI_TransmitReceive+0x11c>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008394:	b29b      	uxth	r3, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	d19b      	bne.n	80082d2 <HAL_SPI_TransmitReceive+0x11c>
 800839a:	e082      	b.n	80084a2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d002      	beq.n	80083aa <HAL_SPI_TransmitReceive+0x1f4>
 80083a4:	8afb      	ldrh	r3, [r7, #22]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d171      	bne.n	800848e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	330c      	adds	r3, #12
 80083b4:	7812      	ldrb	r2, [r2, #0]
 80083b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	3b01      	subs	r3, #1
 80083ca:	b29a      	uxth	r2, r3
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083d0:	e05d      	b.n	800848e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	f003 0302 	and.w	r3, r3, #2
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d11c      	bne.n	800841a <HAL_SPI_TransmitReceive+0x264>
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d017      	beq.n	800841a <HAL_SPI_TransmitReceive+0x264>
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d114      	bne.n	800841a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	330c      	adds	r3, #12
 80083fa:	7812      	ldrb	r2, [r2, #0]
 80083fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008402:	1c5a      	adds	r2, r3, #1
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800840c:	b29b      	uxth	r3, r3
 800840e:	3b01      	subs	r3, #1
 8008410:	b29a      	uxth	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008416:	2300      	movs	r3, #0
 8008418:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	2b01      	cmp	r3, #1
 8008426:	d119      	bne.n	800845c <HAL_SPI_TransmitReceive+0x2a6>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800842c:	b29b      	uxth	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d014      	beq.n	800845c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	68da      	ldr	r2, [r3, #12]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800843c:	b2d2      	uxtb	r2, r2
 800843e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008444:	1c5a      	adds	r2, r3, #1
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800844e:	b29b      	uxth	r3, r3
 8008450:	3b01      	subs	r3, #1
 8008452:	b29a      	uxth	r2, r3
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008458:	2301      	movs	r3, #1
 800845a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800845c:	f7fb f878 	bl	8003550 <HAL_GetTick>
 8008460:	4602      	mov	r2, r0
 8008462:	6a3b      	ldr	r3, [r7, #32]
 8008464:	1ad3      	subs	r3, r2, r3
 8008466:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008468:	429a      	cmp	r2, r3
 800846a:	d803      	bhi.n	8008474 <HAL_SPI_TransmitReceive+0x2be>
 800846c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008472:	d102      	bne.n	800847a <HAL_SPI_TransmitReceive+0x2c4>
 8008474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008476:	2b00      	cmp	r3, #0
 8008478:	d109      	bne.n	800848e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e038      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008492:	b29b      	uxth	r3, r3
 8008494:	2b00      	cmp	r3, #0
 8008496:	d19c      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x21c>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800849c:	b29b      	uxth	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d197      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084a2:	6a3a      	ldr	r2, [r7, #32]
 80084a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f000 f8b6 	bl	8008618 <SPI_EndRxTxTransaction>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d008      	beq.n	80084c4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2220      	movs	r2, #32
 80084b6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e01d      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10a      	bne.n	80084e2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084cc:	2300      	movs	r3, #0
 80084ce:	613b      	str	r3, [r7, #16]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	613b      	str	r3, [r7, #16]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	613b      	str	r3, [r7, #16]
 80084e0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d001      	beq.n	80084fe <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e000      	b.n	8008500 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80084fe:	2300      	movs	r3, #0
  }
}
 8008500:	4618      	mov	r0, r3
 8008502:	3728      	adds	r7, #40	@ 0x28
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b088      	sub	sp, #32
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	603b      	str	r3, [r7, #0]
 8008514:	4613      	mov	r3, r2
 8008516:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008518:	f7fb f81a 	bl	8003550 <HAL_GetTick>
 800851c:	4602      	mov	r2, r0
 800851e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008520:	1a9b      	subs	r3, r3, r2
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	4413      	add	r3, r2
 8008526:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008528:	f7fb f812 	bl	8003550 <HAL_GetTick>
 800852c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800852e:	4b39      	ldr	r3, [pc, #228]	@ (8008614 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	015b      	lsls	r3, r3, #5
 8008534:	0d1b      	lsrs	r3, r3, #20
 8008536:	69fa      	ldr	r2, [r7, #28]
 8008538:	fb02 f303 	mul.w	r3, r2, r3
 800853c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800853e:	e055      	b.n	80085ec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008546:	d051      	beq.n	80085ec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008548:	f7fb f802 	bl	8003550 <HAL_GetTick>
 800854c:	4602      	mov	r2, r0
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	1ad3      	subs	r3, r2, r3
 8008552:	69fa      	ldr	r2, [r7, #28]
 8008554:	429a      	cmp	r2, r3
 8008556:	d902      	bls.n	800855e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d13d      	bne.n	80085da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	685a      	ldr	r2, [r3, #4]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800856c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008576:	d111      	bne.n	800859c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008580:	d004      	beq.n	800858c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800858a:	d107      	bne.n	800859c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800859a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085a4:	d10f      	bne.n	80085c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80085b4:	601a      	str	r2, [r3, #0]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80085d6:	2303      	movs	r3, #3
 80085d8:	e018      	b.n	800860c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d102      	bne.n	80085e6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61fb      	str	r3, [r7, #28]
 80085e4:	e002      	b.n	80085ec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	689a      	ldr	r2, [r3, #8]
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	4013      	ands	r3, r2
 80085f6:	68ba      	ldr	r2, [r7, #8]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	bf0c      	ite	eq
 80085fc:	2301      	moveq	r3, #1
 80085fe:	2300      	movne	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	461a      	mov	r2, r3
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	429a      	cmp	r2, r3
 8008608:	d19a      	bne.n	8008540 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3720      	adds	r7, #32
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	20000008 	.word	0x20000008

08008618 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af02      	add	r7, sp, #8
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	2201      	movs	r2, #1
 800862c:	2102      	movs	r1, #2
 800862e:	68f8      	ldr	r0, [r7, #12]
 8008630:	f7ff ff6a 	bl	8008508 <SPI_WaitFlagStateUntilTimeout>
 8008634:	4603      	mov	r3, r0
 8008636:	2b00      	cmp	r3, #0
 8008638:	d007      	beq.n	800864a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800863e:	f043 0220 	orr.w	r2, r3, #32
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008646:	2303      	movs	r3, #3
 8008648:	e032      	b.n	80086b0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800864a:	4b1b      	ldr	r3, [pc, #108]	@ (80086b8 <SPI_EndRxTxTransaction+0xa0>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a1b      	ldr	r2, [pc, #108]	@ (80086bc <SPI_EndRxTxTransaction+0xa4>)
 8008650:	fba2 2303 	umull	r2, r3, r2, r3
 8008654:	0d5b      	lsrs	r3, r3, #21
 8008656:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800865a:	fb02 f303 	mul.w	r3, r2, r3
 800865e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008668:	d112      	bne.n	8008690 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	2200      	movs	r2, #0
 8008672:	2180      	movs	r1, #128	@ 0x80
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f7ff ff47 	bl	8008508 <SPI_WaitFlagStateUntilTimeout>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d016      	beq.n	80086ae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008684:	f043 0220 	orr.w	r2, r3, #32
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800868c:	2303      	movs	r3, #3
 800868e:	e00f      	b.n	80086b0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00a      	beq.n	80086ac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	3b01      	subs	r3, #1
 800869a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a6:	2b80      	cmp	r3, #128	@ 0x80
 80086a8:	d0f2      	beq.n	8008690 <SPI_EndRxTxTransaction+0x78>
 80086aa:	e000      	b.n	80086ae <SPI_EndRxTxTransaction+0x96>
        break;
 80086ac:	bf00      	nop
  }

  return HAL_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3718      	adds	r7, #24
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	20000008 	.word	0x20000008
 80086bc:	165e9f81 	.word	0x165e9f81

080086c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d101      	bne.n	80086d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e041      	b.n	8008756 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d106      	bne.n	80086ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7fa fc8a 	bl	8003000 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2202      	movs	r2, #2
 80086f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	3304      	adds	r3, #4
 80086fc:	4619      	mov	r1, r3
 80086fe:	4610      	mov	r0, r2
 8008700:	f000 f9b6 	bl	8008a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2201      	movs	r2, #1
 8008740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3708      	adds	r7, #8
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
	...

08008760 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008760:	b480      	push	{r7}
 8008762:	b085      	sub	sp, #20
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b01      	cmp	r3, #1
 8008772:	d001      	beq.n	8008778 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	e04e      	b.n	8008816 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2202      	movs	r2, #2
 800877c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	68da      	ldr	r2, [r3, #12]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f042 0201 	orr.w	r2, r2, #1
 800878e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a23      	ldr	r2, [pc, #140]	@ (8008824 <HAL_TIM_Base_Start_IT+0xc4>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d022      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087a2:	d01d      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008828 <HAL_TIM_Base_Start_IT+0xc8>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d018      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a1e      	ldr	r2, [pc, #120]	@ (800882c <HAL_TIM_Base_Start_IT+0xcc>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d013      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a1c      	ldr	r2, [pc, #112]	@ (8008830 <HAL_TIM_Base_Start_IT+0xd0>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d00e      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008834 <HAL_TIM_Base_Start_IT+0xd4>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d009      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a19      	ldr	r2, [pc, #100]	@ (8008838 <HAL_TIM_Base_Start_IT+0xd8>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d004      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x80>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a18      	ldr	r2, [pc, #96]	@ (800883c <HAL_TIM_Base_Start_IT+0xdc>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d111      	bne.n	8008804 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f003 0307 	and.w	r3, r3, #7
 80087ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2b06      	cmp	r3, #6
 80087f0:	d010      	beq.n	8008814 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0201 	orr.w	r2, r2, #1
 8008800:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008802:	e007      	b.n	8008814 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f042 0201 	orr.w	r2, r2, #1
 8008812:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3714      	adds	r7, #20
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	40010000 	.word	0x40010000
 8008828:	40000400 	.word	0x40000400
 800882c:	40000800 	.word	0x40000800
 8008830:	40000c00 	.word	0x40000c00
 8008834:	40010400 	.word	0x40010400
 8008838:	40014000 	.word	0x40014000
 800883c:	40001800 	.word	0x40001800

08008840 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68db      	ldr	r3, [r3, #12]
 800884e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	f003 0302 	and.w	r3, r3, #2
 800885e:	2b00      	cmp	r3, #0
 8008860:	d020      	beq.n	80088a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f003 0302 	and.w	r3, r3, #2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d01b      	beq.n	80088a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f06f 0202 	mvn.w	r2, #2
 8008874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	f003 0303 	and.w	r3, r3, #3
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f8d2 	bl	8008a34 <HAL_TIM_IC_CaptureCallback>
 8008890:	e005      	b.n	800889e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f8c4 	bl	8008a20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f8d5 	bl	8008a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	f003 0304 	and.w	r3, r3, #4
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d020      	beq.n	80088f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f003 0304 	and.w	r3, r3, #4
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d01b      	beq.n	80088f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f06f 0204 	mvn.w	r2, #4
 80088c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2202      	movs	r2, #2
 80088c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	699b      	ldr	r3, [r3, #24]
 80088ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d003      	beq.n	80088de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f8ac 	bl	8008a34 <HAL_TIM_IC_CaptureCallback>
 80088dc:	e005      	b.n	80088ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f89e 	bl	8008a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 f8af 	bl	8008a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	f003 0308 	and.w	r3, r3, #8
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d020      	beq.n	800893c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f003 0308 	and.w	r3, r3, #8
 8008900:	2b00      	cmp	r3, #0
 8008902:	d01b      	beq.n	800893c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f06f 0208 	mvn.w	r2, #8
 800890c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2204      	movs	r2, #4
 8008912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	69db      	ldr	r3, [r3, #28]
 800891a:	f003 0303 	and.w	r3, r3, #3
 800891e:	2b00      	cmp	r3, #0
 8008920:	d003      	beq.n	800892a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f886 	bl	8008a34 <HAL_TIM_IC_CaptureCallback>
 8008928:	e005      	b.n	8008936 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 f878 	bl	8008a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 f889 	bl	8008a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	f003 0310 	and.w	r3, r3, #16
 8008942:	2b00      	cmp	r3, #0
 8008944:	d020      	beq.n	8008988 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f003 0310 	and.w	r3, r3, #16
 800894c:	2b00      	cmp	r3, #0
 800894e:	d01b      	beq.n	8008988 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f06f 0210 	mvn.w	r2, #16
 8008958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2208      	movs	r2, #8
 800895e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800896a:	2b00      	cmp	r3, #0
 800896c:	d003      	beq.n	8008976 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f860 	bl	8008a34 <HAL_TIM_IC_CaptureCallback>
 8008974:	e005      	b.n	8008982 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 f852 	bl	8008a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f863 	bl	8008a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00c      	beq.n	80089ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f003 0301 	and.w	r3, r3, #1
 8008998:	2b00      	cmp	r3, #0
 800899a:	d007      	beq.n	80089ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f06f 0201 	mvn.w	r2, #1
 80089a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7f9 ff4a 	bl	8002840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00c      	beq.n	80089d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d007      	beq.n	80089d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80089c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 f97c 	bl	8008cc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00c      	beq.n	80089f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d007      	beq.n	80089f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80089ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 f834 	bl	8008a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	f003 0320 	and.w	r3, r3, #32
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00c      	beq.n	8008a18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f003 0320 	and.w	r3, r3, #32
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d007      	beq.n	8008a18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f06f 0220 	mvn.w	r2, #32
 8008a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f94e 	bl	8008cb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a18:	bf00      	nop
 8008a1a:	3710      	adds	r7, #16
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a50:	bf00      	nop
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b085      	sub	sp, #20
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a43      	ldr	r2, [pc, #268]	@ (8008b90 <TIM_Base_SetConfig+0x120>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d013      	beq.n	8008ab0 <TIM_Base_SetConfig+0x40>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a8e:	d00f      	beq.n	8008ab0 <TIM_Base_SetConfig+0x40>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a40      	ldr	r2, [pc, #256]	@ (8008b94 <TIM_Base_SetConfig+0x124>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d00b      	beq.n	8008ab0 <TIM_Base_SetConfig+0x40>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a3f      	ldr	r2, [pc, #252]	@ (8008b98 <TIM_Base_SetConfig+0x128>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d007      	beq.n	8008ab0 <TIM_Base_SetConfig+0x40>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a3e      	ldr	r2, [pc, #248]	@ (8008b9c <TIM_Base_SetConfig+0x12c>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d003      	beq.n	8008ab0 <TIM_Base_SetConfig+0x40>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	4a3d      	ldr	r2, [pc, #244]	@ (8008ba0 <TIM_Base_SetConfig+0x130>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d108      	bne.n	8008ac2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a32      	ldr	r2, [pc, #200]	@ (8008b90 <TIM_Base_SetConfig+0x120>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d02b      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ad0:	d027      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a2f      	ldr	r2, [pc, #188]	@ (8008b94 <TIM_Base_SetConfig+0x124>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d023      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a2e      	ldr	r2, [pc, #184]	@ (8008b98 <TIM_Base_SetConfig+0x128>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d01f      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a2d      	ldr	r2, [pc, #180]	@ (8008b9c <TIM_Base_SetConfig+0x12c>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d01b      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a2c      	ldr	r2, [pc, #176]	@ (8008ba0 <TIM_Base_SetConfig+0x130>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d017      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a2b      	ldr	r2, [pc, #172]	@ (8008ba4 <TIM_Base_SetConfig+0x134>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d013      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4a2a      	ldr	r2, [pc, #168]	@ (8008ba8 <TIM_Base_SetConfig+0x138>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d00f      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a29      	ldr	r2, [pc, #164]	@ (8008bac <TIM_Base_SetConfig+0x13c>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d00b      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a28      	ldr	r2, [pc, #160]	@ (8008bb0 <TIM_Base_SetConfig+0x140>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d007      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a27      	ldr	r2, [pc, #156]	@ (8008bb4 <TIM_Base_SetConfig+0x144>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d003      	beq.n	8008b22 <TIM_Base_SetConfig+0xb2>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a26      	ldr	r2, [pc, #152]	@ (8008bb8 <TIM_Base_SetConfig+0x148>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d108      	bne.n	8008b34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	689a      	ldr	r2, [r3, #8]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	681a      	ldr	r2, [r3, #0]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	4a0e      	ldr	r2, [pc, #56]	@ (8008b90 <TIM_Base_SetConfig+0x120>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d003      	beq.n	8008b62 <TIM_Base_SetConfig+0xf2>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	4a10      	ldr	r2, [pc, #64]	@ (8008ba0 <TIM_Base_SetConfig+0x130>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d103      	bne.n	8008b6a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	691a      	ldr	r2, [r3, #16]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f043 0204 	orr.w	r2, r3, #4
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	601a      	str	r2, [r3, #0]
}
 8008b82:	bf00      	nop
 8008b84:	3714      	adds	r7, #20
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	40010000 	.word	0x40010000
 8008b94:	40000400 	.word	0x40000400
 8008b98:	40000800 	.word	0x40000800
 8008b9c:	40000c00 	.word	0x40000c00
 8008ba0:	40010400 	.word	0x40010400
 8008ba4:	40014000 	.word	0x40014000
 8008ba8:	40014400 	.word	0x40014400
 8008bac:	40014800 	.word	0x40014800
 8008bb0:	40001800 	.word	0x40001800
 8008bb4:	40001c00 	.word	0x40001c00
 8008bb8:	40002000 	.word	0x40002000

08008bbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d101      	bne.n	8008bd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008bd0:	2302      	movs	r3, #2
 8008bd2:	e05a      	b.n	8008c8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2202      	movs	r2, #2
 8008be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	68fa      	ldr	r2, [r7, #12]
 8008c0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a21      	ldr	r2, [pc, #132]	@ (8008c98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d022      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c20:	d01d      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a1d      	ldr	r2, [pc, #116]	@ (8008c9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d018      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a1b      	ldr	r2, [pc, #108]	@ (8008ca0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d013      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8008ca4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d00e      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a18      	ldr	r2, [pc, #96]	@ (8008ca8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d009      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a17      	ldr	r2, [pc, #92]	@ (8008cac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d004      	beq.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a15      	ldr	r2, [pc, #84]	@ (8008cb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d10c      	bne.n	8008c78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68ba      	ldr	r2, [r7, #8]
 8008c76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	40010000 	.word	0x40010000
 8008c9c:	40000400 	.word	0x40000400
 8008ca0:	40000800 	.word	0x40000800
 8008ca4:	40000c00 	.word	0x40000c00
 8008ca8:	40010400 	.word	0x40010400
 8008cac:	40014000 	.word	0x40014000
 8008cb0:	40001800 	.word	0x40001800

08008cb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d101      	bne.n	8008cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	e042      	b.n	8008d74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d106      	bne.n	8008d08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f7fa fa76 	bl	80031f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2224      	movs	r2, #36	@ 0x24
 8008d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68da      	ldr	r2, [r3, #12]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 fdd3 	bl	80098cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	691a      	ldr	r2, [r3, #16]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	695a      	ldr	r2, [r3, #20]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008d44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68da      	ldr	r2, [r3, #12]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008d54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2220      	movs	r2, #32
 8008d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2220      	movs	r2, #32
 8008d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3708      	adds	r7, #8
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b08a      	sub	sp, #40	@ 0x28
 8008d80:	af02      	add	r7, sp, #8
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	603b      	str	r3, [r7, #0]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b20      	cmp	r3, #32
 8008d9a:	d175      	bne.n	8008e88 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d002      	beq.n	8008da8 <HAL_UART_Transmit+0x2c>
 8008da2:	88fb      	ldrh	r3, [r7, #6]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d101      	bne.n	8008dac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e06e      	b.n	8008e8a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2200      	movs	r2, #0
 8008db0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2221      	movs	r2, #33	@ 0x21
 8008db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008dba:	f7fa fbc9 	bl	8003550 <HAL_GetTick>
 8008dbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	88fa      	ldrh	r2, [r7, #6]
 8008dc4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	88fa      	ldrh	r2, [r7, #6]
 8008dca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dd4:	d108      	bne.n	8008de8 <HAL_UART_Transmit+0x6c>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d104      	bne.n	8008de8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008dde:	2300      	movs	r3, #0
 8008de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	61bb      	str	r3, [r7, #24]
 8008de6:	e003      	b.n	8008df0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008dec:	2300      	movs	r3, #0
 8008dee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008df0:	e02e      	b.n	8008e50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	9300      	str	r3, [sp, #0]
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	2180      	movs	r1, #128	@ 0x80
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f000 fb37 	bl	8009470 <UART_WaitOnFlagUntilTimeout>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d005      	beq.n	8008e14 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2220      	movs	r2, #32
 8008e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008e10:	2303      	movs	r3, #3
 8008e12:	e03a      	b.n	8008e8a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10b      	bne.n	8008e32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	881b      	ldrh	r3, [r3, #0]
 8008e1e:	461a      	mov	r2, r3
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	3302      	adds	r3, #2
 8008e2e:	61bb      	str	r3, [r7, #24]
 8008e30:	e007      	b.n	8008e42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	781a      	ldrb	r2, [r3, #0]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	3301      	adds	r3, #1
 8008e40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	3b01      	subs	r3, #1
 8008e4a:	b29a      	uxth	r2, r3
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d1cb      	bne.n	8008df2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	2200      	movs	r2, #0
 8008e62:	2140      	movs	r1, #64	@ 0x40
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	f000 fb03 	bl	8009470 <UART_WaitOnFlagUntilTimeout>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d005      	beq.n	8008e7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2220      	movs	r2, #32
 8008e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e006      	b.n	8008e8a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2220      	movs	r2, #32
 8008e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008e84:	2300      	movs	r3, #0
 8008e86:	e000      	b.n	8008e8a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008e88:	2302      	movs	r3, #2
  }
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3720      	adds	r7, #32
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b084      	sub	sp, #16
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	60f8      	str	r0, [r7, #12]
 8008e9a:	60b9      	str	r1, [r7, #8]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	2b20      	cmp	r3, #32
 8008eaa:	d112      	bne.n	8008ed2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d002      	beq.n	8008eb8 <HAL_UART_Receive_IT+0x26>
 8008eb2:	88fb      	ldrh	r3, [r7, #6]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d101      	bne.n	8008ebc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e00b      	b.n	8008ed4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008ec2:	88fb      	ldrh	r3, [r7, #6]
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	68b9      	ldr	r1, [r7, #8]
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 fb2a 	bl	8009522 <UART_Start_Receive_IT>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	e000      	b.n	8008ed4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008ed2:	2302      	movs	r3, #2
  }
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b0ba      	sub	sp, #232	@ 0xe8
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	695b      	ldr	r3, [r3, #20]
 8008efe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008f02:	2300      	movs	r3, #0
 8008f04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f12:	f003 030f 	and.w	r3, r3, #15
 8008f16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008f1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d10f      	bne.n	8008f42 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f26:	f003 0320 	and.w	r3, r3, #32
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d009      	beq.n	8008f42 <HAL_UART_IRQHandler+0x66>
 8008f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f32:	f003 0320 	and.w	r3, r3, #32
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d003      	beq.n	8008f42 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fc07 	bl	800974e <UART_Receive_IT>
      return;
 8008f40:	e273      	b.n	800942a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008f42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 80de 	beq.w	8009108 <HAL_UART_IRQHandler+0x22c>
 8008f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f50:	f003 0301 	and.w	r3, r3, #1
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d106      	bne.n	8008f66 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f5c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	f000 80d1 	beq.w	8009108 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f6a:	f003 0301 	and.w	r3, r3, #1
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d00b      	beq.n	8008f8a <HAL_UART_IRQHandler+0xae>
 8008f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d005      	beq.n	8008f8a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f82:	f043 0201 	orr.w	r2, r3, #1
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f8e:	f003 0304 	and.w	r3, r3, #4
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d00b      	beq.n	8008fae <HAL_UART_IRQHandler+0xd2>
 8008f96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f9a:	f003 0301 	and.w	r3, r3, #1
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d005      	beq.n	8008fae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fa6:	f043 0202 	orr.w	r2, r3, #2
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fb2:	f003 0302 	and.w	r3, r3, #2
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00b      	beq.n	8008fd2 <HAL_UART_IRQHandler+0xf6>
 8008fba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fbe:	f003 0301 	and.w	r3, r3, #1
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d005      	beq.n	8008fd2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fca:	f043 0204 	orr.w	r2, r3, #4
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fd6:	f003 0308 	and.w	r3, r3, #8
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d011      	beq.n	8009002 <HAL_UART_IRQHandler+0x126>
 8008fde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fe2:	f003 0320 	and.w	r3, r3, #32
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d105      	bne.n	8008ff6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fee:	f003 0301 	and.w	r3, r3, #1
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d005      	beq.n	8009002 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ffa:	f043 0208 	orr.w	r2, r3, #8
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009006:	2b00      	cmp	r3, #0
 8009008:	f000 820a 	beq.w	8009420 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800900c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009010:	f003 0320 	and.w	r3, r3, #32
 8009014:	2b00      	cmp	r3, #0
 8009016:	d008      	beq.n	800902a <HAL_UART_IRQHandler+0x14e>
 8009018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800901c:	f003 0320 	and.w	r3, r3, #32
 8009020:	2b00      	cmp	r3, #0
 8009022:	d002      	beq.n	800902a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 fb92 	bl	800974e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	695b      	ldr	r3, [r3, #20]
 8009030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009034:	2b40      	cmp	r3, #64	@ 0x40
 8009036:	bf0c      	ite	eq
 8009038:	2301      	moveq	r3, #1
 800903a:	2300      	movne	r3, #0
 800903c:	b2db      	uxtb	r3, r3
 800903e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009046:	f003 0308 	and.w	r3, r3, #8
 800904a:	2b00      	cmp	r3, #0
 800904c:	d103      	bne.n	8009056 <HAL_UART_IRQHandler+0x17a>
 800904e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009052:	2b00      	cmp	r3, #0
 8009054:	d04f      	beq.n	80090f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 fa9d 	bl	8009596 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009066:	2b40      	cmp	r3, #64	@ 0x40
 8009068:	d141      	bne.n	80090ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	3314      	adds	r3, #20
 8009070:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009078:	e853 3f00 	ldrex	r3, [r3]
 800907c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009080:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009084:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009088:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	3314      	adds	r3, #20
 8009092:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009096:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800909a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80090a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80090a6:	e841 2300 	strex	r3, r2, [r1]
 80090aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80090ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1d9      	bne.n	800906a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d013      	beq.n	80090e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090c2:	4a8a      	ldr	r2, [pc, #552]	@ (80092ec <HAL_UART_IRQHandler+0x410>)
 80090c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7fb f8de 	bl	800428c <HAL_DMA_Abort_IT>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d016      	beq.n	8009104 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80090e0:	4610      	mov	r0, r2
 80090e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090e4:	e00e      	b.n	8009104 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f9ac 	bl	8009444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090ec:	e00a      	b.n	8009104 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 f9a8 	bl	8009444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090f4:	e006      	b.n	8009104 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f9a4 	bl	8009444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009102:	e18d      	b.n	8009420 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009104:	bf00      	nop
    return;
 8009106:	e18b      	b.n	8009420 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800910c:	2b01      	cmp	r3, #1
 800910e:	f040 8167 	bne.w	80093e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009116:	f003 0310 	and.w	r3, r3, #16
 800911a:	2b00      	cmp	r3, #0
 800911c:	f000 8160 	beq.w	80093e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009124:	f003 0310 	and.w	r3, r3, #16
 8009128:	2b00      	cmp	r3, #0
 800912a:	f000 8159 	beq.w	80093e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800912e:	2300      	movs	r3, #0
 8009130:	60bb      	str	r3, [r7, #8]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	60bb      	str	r3, [r7, #8]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	60bb      	str	r3, [r7, #8]
 8009142:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800914e:	2b40      	cmp	r3, #64	@ 0x40
 8009150:	f040 80ce 	bne.w	80092f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009160:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009164:	2b00      	cmp	r3, #0
 8009166:	f000 80a9 	beq.w	80092bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800916e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009172:	429a      	cmp	r2, r3
 8009174:	f080 80a2 	bcs.w	80092bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800917e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009184:	69db      	ldr	r3, [r3, #28]
 8009186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800918a:	f000 8088 	beq.w	800929e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	330c      	adds	r3, #12
 8009194:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009198:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800919c:	e853 3f00 	ldrex	r3, [r3]
 80091a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80091a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80091a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	330c      	adds	r3, #12
 80091b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80091ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80091be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80091c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80091ca:	e841 2300 	strex	r3, r2, [r1]
 80091ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80091d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1d9      	bne.n	800918e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	3314      	adds	r3, #20
 80091e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80091e4:	e853 3f00 	ldrex	r3, [r3]
 80091e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80091ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80091ec:	f023 0301 	bic.w	r3, r3, #1
 80091f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3314      	adds	r3, #20
 80091fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80091fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009202:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009204:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009206:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800920a:	e841 2300 	strex	r3, r2, [r1]
 800920e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009210:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009212:	2b00      	cmp	r3, #0
 8009214:	d1e1      	bne.n	80091da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3314      	adds	r3, #20
 800921c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009220:	e853 3f00 	ldrex	r3, [r3]
 8009224:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009226:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800922c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	3314      	adds	r3, #20
 8009236:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800923a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800923c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009240:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009242:	e841 2300 	strex	r3, r2, [r1]
 8009246:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009248:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800924a:	2b00      	cmp	r3, #0
 800924c:	d1e3      	bne.n	8009216 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2220      	movs	r2, #32
 8009252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	330c      	adds	r3, #12
 8009262:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009266:	e853 3f00 	ldrex	r3, [r3]
 800926a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800926c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800926e:	f023 0310 	bic.w	r3, r3, #16
 8009272:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	330c      	adds	r3, #12
 800927c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009280:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009282:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009284:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009286:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009288:	e841 2300 	strex	r3, r2, [r1]
 800928c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800928e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1e3      	bne.n	800925c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009298:	4618      	mov	r0, r3
 800929a:	f7fa ff87 	bl	80041ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2202      	movs	r2, #2
 80092a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 f8cf 	bl	8009458 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80092ba:	e0b3      	b.n	8009424 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80092c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092c4:	429a      	cmp	r2, r3
 80092c6:	f040 80ad 	bne.w	8009424 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ce:	69db      	ldr	r3, [r3, #28]
 80092d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092d4:	f040 80a6 	bne.w	8009424 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2202      	movs	r2, #2
 80092dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80092e2:	4619      	mov	r1, r3
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 f8b7 	bl	8009458 <HAL_UARTEx_RxEventCallback>
      return;
 80092ea:	e09b      	b.n	8009424 <HAL_UART_IRQHandler+0x548>
 80092ec:	0800965d 	.word	0x0800965d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	1ad3      	subs	r3, r2, r3
 80092fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009304:	b29b      	uxth	r3, r3
 8009306:	2b00      	cmp	r3, #0
 8009308:	f000 808e 	beq.w	8009428 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800930c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009310:	2b00      	cmp	r3, #0
 8009312:	f000 8089 	beq.w	8009428 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	330c      	adds	r3, #12
 800931c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009320:	e853 3f00 	ldrex	r3, [r3]
 8009324:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800932c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	330c      	adds	r3, #12
 8009336:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800933a:	647a      	str	r2, [r7, #68]	@ 0x44
 800933c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009340:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009342:	e841 2300 	strex	r3, r2, [r1]
 8009346:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1e3      	bne.n	8009316 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	3314      	adds	r3, #20
 8009354:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	e853 3f00 	ldrex	r3, [r3]
 800935c:	623b      	str	r3, [r7, #32]
   return(result);
 800935e:	6a3b      	ldr	r3, [r7, #32]
 8009360:	f023 0301 	bic.w	r3, r3, #1
 8009364:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	3314      	adds	r3, #20
 800936e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009372:	633a      	str	r2, [r7, #48]	@ 0x30
 8009374:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800937a:	e841 2300 	strex	r3, r2, [r1]
 800937e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1e3      	bne.n	800934e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2220      	movs	r2, #32
 800938a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	330c      	adds	r3, #12
 800939a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	e853 3f00 	ldrex	r3, [r3]
 80093a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f023 0310 	bic.w	r3, r3, #16
 80093aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	330c      	adds	r3, #12
 80093b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80093b8:	61fa      	str	r2, [r7, #28]
 80093ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093bc:	69b9      	ldr	r1, [r7, #24]
 80093be:	69fa      	ldr	r2, [r7, #28]
 80093c0:	e841 2300 	strex	r3, r2, [r1]
 80093c4:	617b      	str	r3, [r7, #20]
   return(result);
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d1e3      	bne.n	8009394 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2202      	movs	r2, #2
 80093d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80093d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80093d6:	4619      	mov	r1, r3
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 f83d 	bl	8009458 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80093de:	e023      	b.n	8009428 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80093e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d009      	beq.n	8009400 <HAL_UART_IRQHandler+0x524>
 80093ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d003      	beq.n	8009400 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f000 f940 	bl	800967e <UART_Transmit_IT>
    return;
 80093fe:	e014      	b.n	800942a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009408:	2b00      	cmp	r3, #0
 800940a:	d00e      	beq.n	800942a <HAL_UART_IRQHandler+0x54e>
 800940c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009414:	2b00      	cmp	r3, #0
 8009416:	d008      	beq.n	800942a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 f980 	bl	800971e <UART_EndTransmit_IT>
    return;
 800941e:	e004      	b.n	800942a <HAL_UART_IRQHandler+0x54e>
    return;
 8009420:	bf00      	nop
 8009422:	e002      	b.n	800942a <HAL_UART_IRQHandler+0x54e>
      return;
 8009424:	bf00      	nop
 8009426:	e000      	b.n	800942a <HAL_UART_IRQHandler+0x54e>
      return;
 8009428:	bf00      	nop
  }
}
 800942a:	37e8      	adds	r7, #232	@ 0xe8
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}

08009430 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009438:	bf00      	nop
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr

08009444 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800944c:	bf00      	nop
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	460b      	mov	r3, r1
 8009462:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009464:	bf00      	nop
 8009466:	370c      	adds	r7, #12
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b086      	sub	sp, #24
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	603b      	str	r3, [r7, #0]
 800947c:	4613      	mov	r3, r2
 800947e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009480:	e03b      	b.n	80094fa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009482:	6a3b      	ldr	r3, [r7, #32]
 8009484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009488:	d037      	beq.n	80094fa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800948a:	f7fa f861 	bl	8003550 <HAL_GetTick>
 800948e:	4602      	mov	r2, r0
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	1ad3      	subs	r3, r2, r3
 8009494:	6a3a      	ldr	r2, [r7, #32]
 8009496:	429a      	cmp	r2, r3
 8009498:	d302      	bcc.n	80094a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d101      	bne.n	80094a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80094a0:	2303      	movs	r3, #3
 80094a2:	e03a      	b.n	800951a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	f003 0304 	and.w	r3, r3, #4
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d023      	beq.n	80094fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	2b80      	cmp	r3, #128	@ 0x80
 80094b6:	d020      	beq.n	80094fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2b40      	cmp	r3, #64	@ 0x40
 80094bc:	d01d      	beq.n	80094fa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f003 0308 	and.w	r3, r3, #8
 80094c8:	2b08      	cmp	r3, #8
 80094ca:	d116      	bne.n	80094fa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80094cc:	2300      	movs	r3, #0
 80094ce:	617b      	str	r3, [r7, #20]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	617b      	str	r3, [r7, #20]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	617b      	str	r3, [r7, #20]
 80094e0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094e2:	68f8      	ldr	r0, [r7, #12]
 80094e4:	f000 f857 	bl	8009596 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2208      	movs	r2, #8
 80094ec:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e00f      	b.n	800951a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	681a      	ldr	r2, [r3, #0]
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	4013      	ands	r3, r2
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	429a      	cmp	r2, r3
 8009508:	bf0c      	ite	eq
 800950a:	2301      	moveq	r3, #1
 800950c:	2300      	movne	r3, #0
 800950e:	b2db      	uxtb	r3, r3
 8009510:	461a      	mov	r2, r3
 8009512:	79fb      	ldrb	r3, [r7, #7]
 8009514:	429a      	cmp	r2, r3
 8009516:	d0b4      	beq.n	8009482 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3718      	adds	r7, #24
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}

08009522 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009522:	b480      	push	{r7}
 8009524:	b085      	sub	sp, #20
 8009526:	af00      	add	r7, sp, #0
 8009528:	60f8      	str	r0, [r7, #12]
 800952a:	60b9      	str	r1, [r7, #8]
 800952c:	4613      	mov	r3, r2
 800952e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	88fa      	ldrh	r2, [r7, #6]
 800953a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	88fa      	ldrh	r2, [r7, #6]
 8009540:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2200      	movs	r2, #0
 8009546:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2222      	movs	r2, #34	@ 0x22
 800954c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	691b      	ldr	r3, [r3, #16]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d007      	beq.n	8009568 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009566:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	695a      	ldr	r2, [r3, #20]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f042 0201 	orr.w	r2, r2, #1
 8009576:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	68da      	ldr	r2, [r3, #12]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f042 0220 	orr.w	r2, r2, #32
 8009586:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009588:	2300      	movs	r3, #0
}
 800958a:	4618      	mov	r0, r3
 800958c:	3714      	adds	r7, #20
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr

08009596 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009596:	b480      	push	{r7}
 8009598:	b095      	sub	sp, #84	@ 0x54
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	330c      	adds	r3, #12
 80095a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a8:	e853 3f00 	ldrex	r3, [r3]
 80095ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	330c      	adds	r3, #12
 80095bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095be:	643a      	str	r2, [r7, #64]	@ 0x40
 80095c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095c6:	e841 2300 	strex	r3, r2, [r1]
 80095ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d1e5      	bne.n	800959e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	3314      	adds	r3, #20
 80095d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095da:	6a3b      	ldr	r3, [r7, #32]
 80095dc:	e853 3f00 	ldrex	r3, [r3]
 80095e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	f023 0301 	bic.w	r3, r3, #1
 80095e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3314      	adds	r3, #20
 80095f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095fa:	e841 2300 	strex	r3, r2, [r1]
 80095fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1e5      	bne.n	80095d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800960a:	2b01      	cmp	r3, #1
 800960c:	d119      	bne.n	8009642 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	330c      	adds	r3, #12
 8009614:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	e853 3f00 	ldrex	r3, [r3]
 800961c:	60bb      	str	r3, [r7, #8]
   return(result);
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	f023 0310 	bic.w	r3, r3, #16
 8009624:	647b      	str	r3, [r7, #68]	@ 0x44
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	330c      	adds	r3, #12
 800962c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800962e:	61ba      	str	r2, [r7, #24]
 8009630:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009632:	6979      	ldr	r1, [r7, #20]
 8009634:	69ba      	ldr	r2, [r7, #24]
 8009636:	e841 2300 	strex	r3, r2, [r1]
 800963a:	613b      	str	r3, [r7, #16]
   return(result);
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1e5      	bne.n	800960e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2220      	movs	r2, #32
 8009646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009650:	bf00      	nop
 8009652:	3754      	adds	r7, #84	@ 0x54
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009668:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f7ff fee7 	bl	8009444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009676:	bf00      	nop
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800967e:	b480      	push	{r7}
 8009680:	b085      	sub	sp, #20
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800968c:	b2db      	uxtb	r3, r3
 800968e:	2b21      	cmp	r3, #33	@ 0x21
 8009690:	d13e      	bne.n	8009710 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800969a:	d114      	bne.n	80096c6 <UART_Transmit_IT+0x48>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	691b      	ldr	r3, [r3, #16]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d110      	bne.n	80096c6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6a1b      	ldr	r3, [r3, #32]
 80096a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	881b      	ldrh	r3, [r3, #0]
 80096ae:	461a      	mov	r2, r3
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096b8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a1b      	ldr	r3, [r3, #32]
 80096be:	1c9a      	adds	r2, r3, #2
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	621a      	str	r2, [r3, #32]
 80096c4:	e008      	b.n	80096d8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a1b      	ldr	r3, [r3, #32]
 80096ca:	1c59      	adds	r1, r3, #1
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	6211      	str	r1, [r2, #32]
 80096d0:	781a      	ldrb	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80096dc:	b29b      	uxth	r3, r3
 80096de:	3b01      	subs	r3, #1
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	4619      	mov	r1, r3
 80096e6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10f      	bne.n	800970c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68da      	ldr	r2, [r3, #12]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80096fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	68da      	ldr	r2, [r3, #12]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800970a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	e000      	b.n	8009712 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009710:	2302      	movs	r3, #2
  }
}
 8009712:	4618      	mov	r0, r3
 8009714:	3714      	adds	r7, #20
 8009716:	46bd      	mov	sp, r7
 8009718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971c:	4770      	bx	lr

0800971e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b082      	sub	sp, #8
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	68da      	ldr	r2, [r3, #12]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009734:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2220      	movs	r2, #32
 800973a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f7ff fe76 	bl	8009430 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3708      	adds	r7, #8
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}

0800974e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800974e:	b580      	push	{r7, lr}
 8009750:	b08c      	sub	sp, #48	@ 0x30
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009756:	2300      	movs	r3, #0
 8009758:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800975a:	2300      	movs	r3, #0
 800975c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009764:	b2db      	uxtb	r3, r3
 8009766:	2b22      	cmp	r3, #34	@ 0x22
 8009768:	f040 80aa 	bne.w	80098c0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	689b      	ldr	r3, [r3, #8]
 8009770:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009774:	d115      	bne.n	80097a2 <UART_Receive_IT+0x54>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	691b      	ldr	r3, [r3, #16]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d111      	bne.n	80097a2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009782:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	b29b      	uxth	r3, r3
 800978c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009790:	b29a      	uxth	r2, r3
 8009792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009794:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979a:	1c9a      	adds	r2, r3, #2
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	629a      	str	r2, [r3, #40]	@ 0x28
 80097a0:	e024      	b.n	80097ec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097b0:	d007      	beq.n	80097c2 <UART_Receive_IT+0x74>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d10a      	bne.n	80097d0 <UART_Receive_IT+0x82>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	691b      	ldr	r3, [r3, #16]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d106      	bne.n	80097d0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	b2da      	uxtb	r2, r3
 80097ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097cc:	701a      	strb	r2, [r3, #0]
 80097ce:	e008      	b.n	80097e2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097dc:	b2da      	uxtb	r2, r3
 80097de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e6:	1c5a      	adds	r2, r3, #1
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	3b01      	subs	r3, #1
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	4619      	mov	r1, r3
 80097fa:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d15d      	bne.n	80098bc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68da      	ldr	r2, [r3, #12]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f022 0220 	bic.w	r2, r2, #32
 800980e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68da      	ldr	r2, [r3, #12]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800981e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	695a      	ldr	r2, [r3, #20]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f022 0201 	bic.w	r2, r2, #1
 800982e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2220      	movs	r2, #32
 8009834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2200      	movs	r2, #0
 800983c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009842:	2b01      	cmp	r3, #1
 8009844:	d135      	bne.n	80098b2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	330c      	adds	r3, #12
 8009852:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	e853 3f00 	ldrex	r3, [r3]
 800985a:	613b      	str	r3, [r7, #16]
   return(result);
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	f023 0310 	bic.w	r3, r3, #16
 8009862:	627b      	str	r3, [r7, #36]	@ 0x24
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	330c      	adds	r3, #12
 800986a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800986c:	623a      	str	r2, [r7, #32]
 800986e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009870:	69f9      	ldr	r1, [r7, #28]
 8009872:	6a3a      	ldr	r2, [r7, #32]
 8009874:	e841 2300 	strex	r3, r2, [r1]
 8009878:	61bb      	str	r3, [r7, #24]
   return(result);
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d1e5      	bne.n	800984c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f003 0310 	and.w	r3, r3, #16
 800988a:	2b10      	cmp	r3, #16
 800988c:	d10a      	bne.n	80098a4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800988e:	2300      	movs	r3, #0
 8009890:	60fb      	str	r3, [r7, #12]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	60fb      	str	r3, [r7, #12]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	60fb      	str	r3, [r7, #12]
 80098a2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80098a8:	4619      	mov	r1, r3
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f7ff fdd4 	bl	8009458 <HAL_UARTEx_RxEventCallback>
 80098b0:	e002      	b.n	80098b8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f7f8 ff78 	bl	80027a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	e002      	b.n	80098c2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80098bc:	2300      	movs	r3, #0
 80098be:	e000      	b.n	80098c2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80098c0:	2302      	movs	r3, #2
  }
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3730      	adds	r7, #48	@ 0x30
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
	...

080098cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098d0:	b0c0      	sub	sp, #256	@ 0x100
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	691b      	ldr	r3, [r3, #16]
 80098e0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80098e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098e8:	68d9      	ldr	r1, [r3, #12]
 80098ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	ea40 0301 	orr.w	r3, r0, r1
 80098f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80098f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098fa:	689a      	ldr	r2, [r3, #8]
 80098fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009900:	691b      	ldr	r3, [r3, #16]
 8009902:	431a      	orrs	r2, r3
 8009904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009908:	695b      	ldr	r3, [r3, #20]
 800990a:	431a      	orrs	r2, r3
 800990c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009910:	69db      	ldr	r3, [r3, #28]
 8009912:	4313      	orrs	r3, r2
 8009914:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009924:	f021 010c 	bic.w	r1, r1, #12
 8009928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009932:	430b      	orrs	r3, r1
 8009934:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	695b      	ldr	r3, [r3, #20]
 800993e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009946:	6999      	ldr	r1, [r3, #24]
 8009948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800994c:	681a      	ldr	r2, [r3, #0]
 800994e:	ea40 0301 	orr.w	r3, r0, r1
 8009952:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	4b8f      	ldr	r3, [pc, #572]	@ (8009b98 <UART_SetConfig+0x2cc>)
 800995c:	429a      	cmp	r2, r3
 800995e:	d005      	beq.n	800996c <UART_SetConfig+0xa0>
 8009960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	4b8d      	ldr	r3, [pc, #564]	@ (8009b9c <UART_SetConfig+0x2d0>)
 8009968:	429a      	cmp	r2, r3
 800996a:	d104      	bne.n	8009976 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800996c:	f7fd f822 	bl	80069b4 <HAL_RCC_GetPCLK2Freq>
 8009970:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009974:	e003      	b.n	800997e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009976:	f7fd f809 	bl	800698c <HAL_RCC_GetPCLK1Freq>
 800997a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800997e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009982:	69db      	ldr	r3, [r3, #28]
 8009984:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009988:	f040 810c 	bne.w	8009ba4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800998c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009990:	2200      	movs	r2, #0
 8009992:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009996:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800999a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800999e:	4622      	mov	r2, r4
 80099a0:	462b      	mov	r3, r5
 80099a2:	1891      	adds	r1, r2, r2
 80099a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80099a6:	415b      	adcs	r3, r3
 80099a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80099ae:	4621      	mov	r1, r4
 80099b0:	eb12 0801 	adds.w	r8, r2, r1
 80099b4:	4629      	mov	r1, r5
 80099b6:	eb43 0901 	adc.w	r9, r3, r1
 80099ba:	f04f 0200 	mov.w	r2, #0
 80099be:	f04f 0300 	mov.w	r3, #0
 80099c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80099c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80099ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80099ce:	4690      	mov	r8, r2
 80099d0:	4699      	mov	r9, r3
 80099d2:	4623      	mov	r3, r4
 80099d4:	eb18 0303 	adds.w	r3, r8, r3
 80099d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099dc:	462b      	mov	r3, r5
 80099de:	eb49 0303 	adc.w	r3, r9, r3
 80099e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80099e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80099f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80099f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80099fa:	460b      	mov	r3, r1
 80099fc:	18db      	adds	r3, r3, r3
 80099fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a00:	4613      	mov	r3, r2
 8009a02:	eb42 0303 	adc.w	r3, r2, r3
 8009a06:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009a0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009a10:	f7f6 fc7e 	bl	8000310 <__aeabi_uldivmod>
 8009a14:	4602      	mov	r2, r0
 8009a16:	460b      	mov	r3, r1
 8009a18:	4b61      	ldr	r3, [pc, #388]	@ (8009ba0 <UART_SetConfig+0x2d4>)
 8009a1a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a1e:	095b      	lsrs	r3, r3, #5
 8009a20:	011c      	lsls	r4, r3, #4
 8009a22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a26:	2200      	movs	r2, #0
 8009a28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a2c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009a30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009a34:	4642      	mov	r2, r8
 8009a36:	464b      	mov	r3, r9
 8009a38:	1891      	adds	r1, r2, r2
 8009a3a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009a3c:	415b      	adcs	r3, r3
 8009a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009a44:	4641      	mov	r1, r8
 8009a46:	eb12 0a01 	adds.w	sl, r2, r1
 8009a4a:	4649      	mov	r1, r9
 8009a4c:	eb43 0b01 	adc.w	fp, r3, r1
 8009a50:	f04f 0200 	mov.w	r2, #0
 8009a54:	f04f 0300 	mov.w	r3, #0
 8009a58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a64:	4692      	mov	sl, r2
 8009a66:	469b      	mov	fp, r3
 8009a68:	4643      	mov	r3, r8
 8009a6a:	eb1a 0303 	adds.w	r3, sl, r3
 8009a6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a72:	464b      	mov	r3, r9
 8009a74:	eb4b 0303 	adc.w	r3, fp, r3
 8009a78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a88:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009a8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009a90:	460b      	mov	r3, r1
 8009a92:	18db      	adds	r3, r3, r3
 8009a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a96:	4613      	mov	r3, r2
 8009a98:	eb42 0303 	adc.w	r3, r2, r3
 8009a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009aa2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009aa6:	f7f6 fc33 	bl	8000310 <__aeabi_uldivmod>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	460b      	mov	r3, r1
 8009aae:	4611      	mov	r1, r2
 8009ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8009ba0 <UART_SetConfig+0x2d4>)
 8009ab2:	fba3 2301 	umull	r2, r3, r3, r1
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	2264      	movs	r2, #100	@ 0x64
 8009aba:	fb02 f303 	mul.w	r3, r2, r3
 8009abe:	1acb      	subs	r3, r1, r3
 8009ac0:	00db      	lsls	r3, r3, #3
 8009ac2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009ac6:	4b36      	ldr	r3, [pc, #216]	@ (8009ba0 <UART_SetConfig+0x2d4>)
 8009ac8:	fba3 2302 	umull	r2, r3, r3, r2
 8009acc:	095b      	lsrs	r3, r3, #5
 8009ace:	005b      	lsls	r3, r3, #1
 8009ad0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009ad4:	441c      	add	r4, r3
 8009ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ada:	2200      	movs	r2, #0
 8009adc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ae0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ae4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ae8:	4642      	mov	r2, r8
 8009aea:	464b      	mov	r3, r9
 8009aec:	1891      	adds	r1, r2, r2
 8009aee:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009af0:	415b      	adcs	r3, r3
 8009af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009af4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009af8:	4641      	mov	r1, r8
 8009afa:	1851      	adds	r1, r2, r1
 8009afc:	6339      	str	r1, [r7, #48]	@ 0x30
 8009afe:	4649      	mov	r1, r9
 8009b00:	414b      	adcs	r3, r1
 8009b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b04:	f04f 0200 	mov.w	r2, #0
 8009b08:	f04f 0300 	mov.w	r3, #0
 8009b0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009b10:	4659      	mov	r1, fp
 8009b12:	00cb      	lsls	r3, r1, #3
 8009b14:	4651      	mov	r1, sl
 8009b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b1a:	4651      	mov	r1, sl
 8009b1c:	00ca      	lsls	r2, r1, #3
 8009b1e:	4610      	mov	r0, r2
 8009b20:	4619      	mov	r1, r3
 8009b22:	4603      	mov	r3, r0
 8009b24:	4642      	mov	r2, r8
 8009b26:	189b      	adds	r3, r3, r2
 8009b28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b2c:	464b      	mov	r3, r9
 8009b2e:	460a      	mov	r2, r1
 8009b30:	eb42 0303 	adc.w	r3, r2, r3
 8009b34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b44:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009b48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	18db      	adds	r3, r3, r3
 8009b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b52:	4613      	mov	r3, r2
 8009b54:	eb42 0303 	adc.w	r3, r2, r3
 8009b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009b5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009b62:	f7f6 fbd5 	bl	8000310 <__aeabi_uldivmod>
 8009b66:	4602      	mov	r2, r0
 8009b68:	460b      	mov	r3, r1
 8009b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ba0 <UART_SetConfig+0x2d4>)
 8009b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8009b70:	095b      	lsrs	r3, r3, #5
 8009b72:	2164      	movs	r1, #100	@ 0x64
 8009b74:	fb01 f303 	mul.w	r3, r1, r3
 8009b78:	1ad3      	subs	r3, r2, r3
 8009b7a:	00db      	lsls	r3, r3, #3
 8009b7c:	3332      	adds	r3, #50	@ 0x32
 8009b7e:	4a08      	ldr	r2, [pc, #32]	@ (8009ba0 <UART_SetConfig+0x2d4>)
 8009b80:	fba2 2303 	umull	r2, r3, r2, r3
 8009b84:	095b      	lsrs	r3, r3, #5
 8009b86:	f003 0207 	and.w	r2, r3, #7
 8009b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4422      	add	r2, r4
 8009b92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009b94:	e106      	b.n	8009da4 <UART_SetConfig+0x4d8>
 8009b96:	bf00      	nop
 8009b98:	40011000 	.word	0x40011000
 8009b9c:	40011400 	.word	0x40011400
 8009ba0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009bae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009bb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009bb6:	4642      	mov	r2, r8
 8009bb8:	464b      	mov	r3, r9
 8009bba:	1891      	adds	r1, r2, r2
 8009bbc:	6239      	str	r1, [r7, #32]
 8009bbe:	415b      	adcs	r3, r3
 8009bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009bc6:	4641      	mov	r1, r8
 8009bc8:	1854      	adds	r4, r2, r1
 8009bca:	4649      	mov	r1, r9
 8009bcc:	eb43 0501 	adc.w	r5, r3, r1
 8009bd0:	f04f 0200 	mov.w	r2, #0
 8009bd4:	f04f 0300 	mov.w	r3, #0
 8009bd8:	00eb      	lsls	r3, r5, #3
 8009bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009bde:	00e2      	lsls	r2, r4, #3
 8009be0:	4614      	mov	r4, r2
 8009be2:	461d      	mov	r5, r3
 8009be4:	4643      	mov	r3, r8
 8009be6:	18e3      	adds	r3, r4, r3
 8009be8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009bec:	464b      	mov	r3, r9
 8009bee:	eb45 0303 	adc.w	r3, r5, r3
 8009bf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c06:	f04f 0200 	mov.w	r2, #0
 8009c0a:	f04f 0300 	mov.w	r3, #0
 8009c0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009c12:	4629      	mov	r1, r5
 8009c14:	008b      	lsls	r3, r1, #2
 8009c16:	4621      	mov	r1, r4
 8009c18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c1c:	4621      	mov	r1, r4
 8009c1e:	008a      	lsls	r2, r1, #2
 8009c20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009c24:	f7f6 fb74 	bl	8000310 <__aeabi_uldivmod>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	4b60      	ldr	r3, [pc, #384]	@ (8009db0 <UART_SetConfig+0x4e4>)
 8009c2e:	fba3 2302 	umull	r2, r3, r3, r2
 8009c32:	095b      	lsrs	r3, r3, #5
 8009c34:	011c      	lsls	r4, r3, #4
 8009c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009c40:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009c44:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009c48:	4642      	mov	r2, r8
 8009c4a:	464b      	mov	r3, r9
 8009c4c:	1891      	adds	r1, r2, r2
 8009c4e:	61b9      	str	r1, [r7, #24]
 8009c50:	415b      	adcs	r3, r3
 8009c52:	61fb      	str	r3, [r7, #28]
 8009c54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009c58:	4641      	mov	r1, r8
 8009c5a:	1851      	adds	r1, r2, r1
 8009c5c:	6139      	str	r1, [r7, #16]
 8009c5e:	4649      	mov	r1, r9
 8009c60:	414b      	adcs	r3, r1
 8009c62:	617b      	str	r3, [r7, #20]
 8009c64:	f04f 0200 	mov.w	r2, #0
 8009c68:	f04f 0300 	mov.w	r3, #0
 8009c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c70:	4659      	mov	r1, fp
 8009c72:	00cb      	lsls	r3, r1, #3
 8009c74:	4651      	mov	r1, sl
 8009c76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c7a:	4651      	mov	r1, sl
 8009c7c:	00ca      	lsls	r2, r1, #3
 8009c7e:	4610      	mov	r0, r2
 8009c80:	4619      	mov	r1, r3
 8009c82:	4603      	mov	r3, r0
 8009c84:	4642      	mov	r2, r8
 8009c86:	189b      	adds	r3, r3, r2
 8009c88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c8c:	464b      	mov	r3, r9
 8009c8e:	460a      	mov	r2, r1
 8009c90:	eb42 0303 	adc.w	r3, r2, r3
 8009c94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009ca2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009ca4:	f04f 0200 	mov.w	r2, #0
 8009ca8:	f04f 0300 	mov.w	r3, #0
 8009cac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009cb0:	4649      	mov	r1, r9
 8009cb2:	008b      	lsls	r3, r1, #2
 8009cb4:	4641      	mov	r1, r8
 8009cb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cba:	4641      	mov	r1, r8
 8009cbc:	008a      	lsls	r2, r1, #2
 8009cbe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009cc2:	f7f6 fb25 	bl	8000310 <__aeabi_uldivmod>
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	460b      	mov	r3, r1
 8009cca:	4611      	mov	r1, r2
 8009ccc:	4b38      	ldr	r3, [pc, #224]	@ (8009db0 <UART_SetConfig+0x4e4>)
 8009cce:	fba3 2301 	umull	r2, r3, r3, r1
 8009cd2:	095b      	lsrs	r3, r3, #5
 8009cd4:	2264      	movs	r2, #100	@ 0x64
 8009cd6:	fb02 f303 	mul.w	r3, r2, r3
 8009cda:	1acb      	subs	r3, r1, r3
 8009cdc:	011b      	lsls	r3, r3, #4
 8009cde:	3332      	adds	r3, #50	@ 0x32
 8009ce0:	4a33      	ldr	r2, [pc, #204]	@ (8009db0 <UART_SetConfig+0x4e4>)
 8009ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce6:	095b      	lsrs	r3, r3, #5
 8009ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009cec:	441c      	add	r4, r3
 8009cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cf6:	677a      	str	r2, [r7, #116]	@ 0x74
 8009cf8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009cfc:	4642      	mov	r2, r8
 8009cfe:	464b      	mov	r3, r9
 8009d00:	1891      	adds	r1, r2, r2
 8009d02:	60b9      	str	r1, [r7, #8]
 8009d04:	415b      	adcs	r3, r3
 8009d06:	60fb      	str	r3, [r7, #12]
 8009d08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d0c:	4641      	mov	r1, r8
 8009d0e:	1851      	adds	r1, r2, r1
 8009d10:	6039      	str	r1, [r7, #0]
 8009d12:	4649      	mov	r1, r9
 8009d14:	414b      	adcs	r3, r1
 8009d16:	607b      	str	r3, [r7, #4]
 8009d18:	f04f 0200 	mov.w	r2, #0
 8009d1c:	f04f 0300 	mov.w	r3, #0
 8009d20:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d24:	4659      	mov	r1, fp
 8009d26:	00cb      	lsls	r3, r1, #3
 8009d28:	4651      	mov	r1, sl
 8009d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d2e:	4651      	mov	r1, sl
 8009d30:	00ca      	lsls	r2, r1, #3
 8009d32:	4610      	mov	r0, r2
 8009d34:	4619      	mov	r1, r3
 8009d36:	4603      	mov	r3, r0
 8009d38:	4642      	mov	r2, r8
 8009d3a:	189b      	adds	r3, r3, r2
 8009d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d3e:	464b      	mov	r3, r9
 8009d40:	460a      	mov	r2, r1
 8009d42:	eb42 0303 	adc.w	r3, r2, r3
 8009d46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d52:	667a      	str	r2, [r7, #100]	@ 0x64
 8009d54:	f04f 0200 	mov.w	r2, #0
 8009d58:	f04f 0300 	mov.w	r3, #0
 8009d5c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009d60:	4649      	mov	r1, r9
 8009d62:	008b      	lsls	r3, r1, #2
 8009d64:	4641      	mov	r1, r8
 8009d66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d6a:	4641      	mov	r1, r8
 8009d6c:	008a      	lsls	r2, r1, #2
 8009d6e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009d72:	f7f6 facd 	bl	8000310 <__aeabi_uldivmod>
 8009d76:	4602      	mov	r2, r0
 8009d78:	460b      	mov	r3, r1
 8009d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009db0 <UART_SetConfig+0x4e4>)
 8009d7c:	fba3 1302 	umull	r1, r3, r3, r2
 8009d80:	095b      	lsrs	r3, r3, #5
 8009d82:	2164      	movs	r1, #100	@ 0x64
 8009d84:	fb01 f303 	mul.w	r3, r1, r3
 8009d88:	1ad3      	subs	r3, r2, r3
 8009d8a:	011b      	lsls	r3, r3, #4
 8009d8c:	3332      	adds	r3, #50	@ 0x32
 8009d8e:	4a08      	ldr	r2, [pc, #32]	@ (8009db0 <UART_SetConfig+0x4e4>)
 8009d90:	fba2 2303 	umull	r2, r3, r2, r3
 8009d94:	095b      	lsrs	r3, r3, #5
 8009d96:	f003 020f 	and.w	r2, r3, #15
 8009d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4422      	add	r2, r4
 8009da2:	609a      	str	r2, [r3, #8]
}
 8009da4:	bf00      	nop
 8009da6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009daa:	46bd      	mov	sp, r7
 8009dac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009db0:	51eb851f 	.word	0x51eb851f

08009db4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009db4:	b084      	sub	sp, #16
 8009db6:	b480      	push	{r7}
 8009db8:	b085      	sub	sp, #20
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
 8009dbe:	f107 001c 	add.w	r0, r7, #28
 8009dc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009dca:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009dcc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009dce:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009dd2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009dd6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009dda:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009dde:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	4313      	orrs	r3, r2
 8009de4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009dee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	431a      	orrs	r2, r3
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3714      	adds	r7, #20
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	b004      	add	sp, #16
 8009e08:	4770      	bx	lr

08009e0a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009e0a:	b480      	push	{r7}
 8009e0c:	b083      	sub	sp, #12
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	370c      	adds	r7, #12
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009e24:	b480      	push	{r7}
 8009e26:	b083      	sub	sp, #12
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	370c      	adds	r7, #12
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr

08009e46 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009e46:	b480      	push	{r7}
 8009e48:	b083      	sub	sp, #12
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2203      	movs	r2, #3
 8009e52:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009e54:	2300      	movs	r3, #0
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	370c      	adds	r7, #12
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr

08009e62 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009e62:	b480      	push	{r7}
 8009e64:	b083      	sub	sp, #12
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f003 0303 	and.w	r3, r3, #3
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	370c      	adds	r7, #12
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr

08009e7e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009e7e:	b480      	push	{r7}
 8009e80:	b085      	sub	sp, #20
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
 8009e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	681a      	ldr	r2, [r3, #0]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009e9c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009ea2:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009ea8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009eaa:	68fa      	ldr	r2, [r7, #12]
 8009eac:	4313      	orrs	r3, r2
 8009eae:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	68db      	ldr	r3, [r3, #12]
 8009eb4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009eb8:	f023 030f 	bic.w	r3, r3, #15
 8009ebc:	68fa      	ldr	r2, [r7, #12]
 8009ebe:	431a      	orrs	r2, r3
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3714      	adds	r7, #20
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr

08009ed2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009ed2:	b480      	push	{r7}
 8009ed4:	b083      	sub	sp, #12
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	b2db      	uxtb	r3, r3
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	370c      	adds	r7, #12
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b085      	sub	sp, #20
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	3314      	adds	r3, #20
 8009efa:	461a      	mov	r2, r3
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	4413      	add	r3, r2
 8009f00:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
}  
 8009f06:	4618      	mov	r0, r3
 8009f08:	3714      	adds	r7, #20
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr

08009f12 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009f12:	b480      	push	{r7}
 8009f14:	b085      	sub	sp, #20
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
 8009f1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	685a      	ldr	r2, [r3, #4]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009f38:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009f3e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009f44:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009f46:	68fa      	ldr	r2, [r7, #12]
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f50:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	431a      	orrs	r2, r3
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009f5c:	2300      	movs	r3, #0

}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3714      	adds	r7, #20
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009f6a:	b580      	push	{r7, lr}
 8009f6c:	b088      	sub	sp, #32
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
 8009f72:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009f78:	2310      	movs	r3, #16
 8009f7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f7c:	2340      	movs	r3, #64	@ 0x40
 8009f7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f80:	2300      	movs	r3, #0
 8009f82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f8a:	f107 0308 	add.w	r3, r7, #8
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f7ff ff74 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f9a:	2110      	movs	r1, #16
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fa19 	bl	800a3d4 <SDMMC_GetCmdResp1>
 8009fa2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fa4:	69fb      	ldr	r3, [r7, #28]
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3720      	adds	r7, #32
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b088      	sub	sp, #32
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
 8009fb6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009fbc:	2311      	movs	r3, #17
 8009fbe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fc0:	2340      	movs	r3, #64	@ 0x40
 8009fc2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fcc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fce:	f107 0308 	add.w	r3, r7, #8
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f7ff ff52 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fde:	2111      	movs	r1, #17
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f9f7 	bl	800a3d4 <SDMMC_GetCmdResp1>
 8009fe6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fe8:	69fb      	ldr	r3, [r7, #28]
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3720      	adds	r7, #32
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b088      	sub	sp, #32
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
 8009ffa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a000:	2312      	movs	r3, #18
 800a002:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a004:	2340      	movs	r3, #64	@ 0x40
 800a006:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a008:	2300      	movs	r3, #0
 800a00a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a00c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a010:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a012:	f107 0308 	add.w	r3, r7, #8
 800a016:	4619      	mov	r1, r3
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f7ff ff30 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a01e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a022:	2112      	movs	r1, #18
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 f9d5 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a02a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a02c:	69fb      	ldr	r3, [r7, #28]
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3720      	adds	r7, #32
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}

0800a036 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b088      	sub	sp, #32
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
 800a03e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a044:	2318      	movs	r3, #24
 800a046:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a048:	2340      	movs	r3, #64	@ 0x40
 800a04a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a04c:	2300      	movs	r3, #0
 800a04e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a050:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a054:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a056:	f107 0308 	add.w	r3, r7, #8
 800a05a:	4619      	mov	r1, r3
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f7ff ff0e 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a062:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a066:	2118      	movs	r1, #24
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f9b3 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a06e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a070:	69fb      	ldr	r3, [r7, #28]
}
 800a072:	4618      	mov	r0, r3
 800a074:	3720      	adds	r7, #32
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b088      	sub	sp, #32
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a088:	2319      	movs	r3, #25
 800a08a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a08c:	2340      	movs	r3, #64	@ 0x40
 800a08e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a090:	2300      	movs	r3, #0
 800a092:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a094:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a098:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a09a:	f107 0308 	add.w	r3, r7, #8
 800a09e:	4619      	mov	r1, r3
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f7ff feec 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a0a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0aa:	2119      	movs	r1, #25
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 f991 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a0b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0b4:	69fb      	ldr	r3, [r7, #28]
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3720      	adds	r7, #32
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
	...

0800a0c0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b088      	sub	sp, #32
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a0cc:	230c      	movs	r3, #12
 800a0ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0d0:	2340      	movs	r3, #64	@ 0x40
 800a0d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0de:	f107 0308 	add.w	r3, r7, #8
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7ff feca 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a0ea:	4a05      	ldr	r2, [pc, #20]	@ (800a100 <SDMMC_CmdStopTransfer+0x40>)
 800a0ec:	210c      	movs	r1, #12
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 f970 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a0f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0f6:	69fb      	ldr	r3, [r7, #28]
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3720      	adds	r7, #32
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}
 800a100:	05f5e100 	.word	0x05f5e100

0800a104 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b08a      	sub	sp, #40	@ 0x28
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a114:	2307      	movs	r3, #7
 800a116:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a118:	2340      	movs	r3, #64	@ 0x40
 800a11a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a11c:	2300      	movs	r3, #0
 800a11e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a120:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a124:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a126:	f107 0310 	add.w	r3, r7, #16
 800a12a:	4619      	mov	r1, r3
 800a12c:	68f8      	ldr	r0, [r7, #12]
 800a12e:	f7ff fea6 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a132:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a136:	2107      	movs	r1, #7
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f000 f94b 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a13e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a142:	4618      	mov	r0, r3
 800a144:	3728      	adds	r7, #40	@ 0x28
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}

0800a14a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b088      	sub	sp, #32
 800a14e:	af00      	add	r7, sp, #0
 800a150:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a152:	2300      	movs	r3, #0
 800a154:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a156:	2300      	movs	r3, #0
 800a158:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a15a:	2300      	movs	r3, #0
 800a15c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a15e:	2300      	movs	r3, #0
 800a160:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a162:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a166:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a168:	f107 0308 	add.w	r3, r7, #8
 800a16c:	4619      	mov	r1, r3
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f7ff fe85 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fb65 	bl	800a844 <SDMMC_GetCmdError>
 800a17a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a17c:	69fb      	ldr	r3, [r7, #28]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3720      	adds	r7, #32
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}

0800a186 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a186:	b580      	push	{r7, lr}
 800a188:	b088      	sub	sp, #32
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a18e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a192:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a194:	2308      	movs	r3, #8
 800a196:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a198:	2340      	movs	r3, #64	@ 0x40
 800a19a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a19c:	2300      	movs	r3, #0
 800a19e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1a6:	f107 0308 	add.w	r3, r7, #8
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f7ff fe66 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 faf8 	bl	800a7a8 <SDMMC_GetCmdResp7>
 800a1b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1ba:	69fb      	ldr	r3, [r7, #28]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3720      	adds	r7, #32
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b088      	sub	sp, #32
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a1d2:	2337      	movs	r3, #55	@ 0x37
 800a1d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a1d6:	2340      	movs	r3, #64	@ 0x40
 800a1d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1e4:	f107 0308 	add.w	r3, r7, #8
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f7ff fe47 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a1f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1f4:	2137      	movs	r1, #55	@ 0x37
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f000 f8ec 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a1fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1fe:	69fb      	ldr	r3, [r7, #28]
}
 800a200:	4618      	mov	r0, r3
 800a202:	3720      	adds	r7, #32
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b088      	sub	sp, #32
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a218:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a21c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a21e:	2329      	movs	r3, #41	@ 0x29
 800a220:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a222:	2340      	movs	r3, #64	@ 0x40
 800a224:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a226:	2300      	movs	r3, #0
 800a228:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a22a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a22e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a230:	f107 0308 	add.w	r3, r7, #8
 800a234:	4619      	mov	r1, r3
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f7ff fe21 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 f9ff 	bl	800a640 <SDMMC_GetCmdResp3>
 800a242:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a244:	69fb      	ldr	r3, [r7, #28]
}
 800a246:	4618      	mov	r0, r3
 800a248:	3720      	adds	r7, #32
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}

0800a24e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a24e:	b580      	push	{r7, lr}
 800a250:	b088      	sub	sp, #32
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
 800a256:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a25c:	2306      	movs	r3, #6
 800a25e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a260:	2340      	movs	r3, #64	@ 0x40
 800a262:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a264:	2300      	movs	r3, #0
 800a266:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a268:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a26c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a26e:	f107 0308 	add.w	r3, r7, #8
 800a272:	4619      	mov	r1, r3
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f7ff fe02 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a27a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a27e:	2106      	movs	r1, #6
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 f8a7 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a286:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a288:	69fb      	ldr	r3, [r7, #28]
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3720      	adds	r7, #32
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b088      	sub	sp, #32
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a29a:	2300      	movs	r3, #0
 800a29c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a29e:	2333      	movs	r3, #51	@ 0x33
 800a2a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a2a2:	2340      	movs	r3, #64	@ 0x40
 800a2a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a2aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a2b0:	f107 0308 	add.w	r3, r7, #8
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f7ff fde1 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a2bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2c0:	2133      	movs	r1, #51	@ 0x33
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 f886 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a2c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2ca:	69fb      	ldr	r3, [r7, #28]
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	3720      	adds	r7, #32
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b088      	sub	sp, #32
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a2e0:	2302      	movs	r3, #2
 800a2e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a2e4:	23c0      	movs	r3, #192	@ 0xc0
 800a2e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a2ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a2f2:	f107 0308 	add.w	r3, r7, #8
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7ff fdc0 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 f956 	bl	800a5b0 <SDMMC_GetCmdResp2>
 800a304:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a306:	69fb      	ldr	r3, [r7, #28]
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3720      	adds	r7, #32
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b088      	sub	sp, #32
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a31e:	2309      	movs	r3, #9
 800a320:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a322:	23c0      	movs	r3, #192	@ 0xc0
 800a324:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a326:	2300      	movs	r3, #0
 800a328:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a32a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a32e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a330:	f107 0308 	add.w	r3, r7, #8
 800a334:	4619      	mov	r1, r3
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f7ff fda1 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 f937 	bl	800a5b0 <SDMMC_GetCmdResp2>
 800a342:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a344:	69fb      	ldr	r3, [r7, #28]
}
 800a346:	4618      	mov	r0, r3
 800a348:	3720      	adds	r7, #32
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a34e:	b580      	push	{r7, lr}
 800a350:	b088      	sub	sp, #32
 800a352:	af00      	add	r7, sp, #0
 800a354:	6078      	str	r0, [r7, #4]
 800a356:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a358:	2300      	movs	r3, #0
 800a35a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a35c:	2303      	movs	r3, #3
 800a35e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a360:	2340      	movs	r3, #64	@ 0x40
 800a362:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a364:	2300      	movs	r3, #0
 800a366:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a36c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a36e:	f107 0308 	add.w	r3, r7, #8
 800a372:	4619      	mov	r1, r3
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7ff fd82 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	2103      	movs	r1, #3
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f000 f99c 	bl	800a6bc <SDMMC_GetCmdResp6>
 800a384:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a386:	69fb      	ldr	r3, [r7, #28]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3720      	adds	r7, #32
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b088      	sub	sp, #32
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a39e:	230d      	movs	r3, #13
 800a3a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a3a2:	2340      	movs	r3, #64	@ 0x40
 800a3a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a3aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a3b0:	f107 0308 	add.w	r3, r7, #8
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7ff fd61 	bl	8009e7e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a3bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3c0:	210d      	movs	r1, #13
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 f806 	bl	800a3d4 <SDMMC_GetCmdResp1>
 800a3c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3ca:	69fb      	ldr	r3, [r7, #28]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3720      	adds	r7, #32
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b088      	sub	sp, #32
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	60f8      	str	r0, [r7, #12]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	607a      	str	r2, [r7, #4]
 800a3e0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a3e2:	4b70      	ldr	r3, [pc, #448]	@ (800a5a4 <SDMMC_GetCmdResp1+0x1d0>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a70      	ldr	r2, [pc, #448]	@ (800a5a8 <SDMMC_GetCmdResp1+0x1d4>)
 800a3e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ec:	0a5a      	lsrs	r2, r3, #9
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	fb02 f303 	mul.w	r3, r2, r3
 800a3f4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	1e5a      	subs	r2, r3, #1
 800a3fa:	61fa      	str	r2, [r7, #28]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d102      	bne.n	800a406 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a400:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a404:	e0c9      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a40a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a412:	2b00      	cmp	r3, #0
 800a414:	d0ef      	beq.n	800a3f6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1ea      	bne.n	800a3f6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a424:	f003 0304 	and.w	r3, r3, #4
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d004      	beq.n	800a436 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2204      	movs	r2, #4
 800a430:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a432:	2304      	movs	r3, #4
 800a434:	e0b1      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a43a:	f003 0301 	and.w	r3, r3, #1
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d004      	beq.n	800a44c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2201      	movs	r2, #1
 800a446:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a448:	2301      	movs	r3, #1
 800a44a:	e0a6      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	22c5      	movs	r2, #197	@ 0xc5
 800a450:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f7ff fd3d 	bl	8009ed2 <SDIO_GetCommandResponse>
 800a458:	4603      	mov	r3, r0
 800a45a:	461a      	mov	r2, r3
 800a45c:	7afb      	ldrb	r3, [r7, #11]
 800a45e:	4293      	cmp	r3, r2
 800a460:	d001      	beq.n	800a466 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a462:	2301      	movs	r3, #1
 800a464:	e099      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a466:	2100      	movs	r1, #0
 800a468:	68f8      	ldr	r0, [r7, #12]
 800a46a:	f7ff fd3f 	bl	8009eec <SDIO_GetResponse>
 800a46e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	4b4e      	ldr	r3, [pc, #312]	@ (800a5ac <SDMMC_GetCmdResp1+0x1d8>)
 800a474:	4013      	ands	r3, r2
 800a476:	2b00      	cmp	r3, #0
 800a478:	d101      	bne.n	800a47e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a47a:	2300      	movs	r3, #0
 800a47c:	e08d      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	2b00      	cmp	r3, #0
 800a482:	da02      	bge.n	800a48a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a484:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a488:	e087      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a490:	2b00      	cmp	r3, #0
 800a492:	d001      	beq.n	800a498 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a494:	2340      	movs	r3, #64	@ 0x40
 800a496:	e080      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a4a2:	2380      	movs	r3, #128	@ 0x80
 800a4a4:	e079      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a4b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a4b4:	e071      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d002      	beq.n	800a4c6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a4c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4c4:	e069      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d002      	beq.n	800a4d6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a4d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4d4:	e061      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d002      	beq.n	800a4e6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a4e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a4e4:	e059      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d002      	beq.n	800a4f6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a4f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a4f4:	e051      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d002      	beq.n	800a506 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a500:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a504:	e049      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d002      	beq.n	800a516 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a510:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a514:	e041      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d002      	beq.n	800a526 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a520:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a524:	e039      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d002      	beq.n	800a536 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a530:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a534:	e031      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d002      	beq.n	800a546 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a540:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a544:	e029      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d002      	beq.n	800a556 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a550:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a554:	e021      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d002      	beq.n	800a566 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a560:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a564:	e019      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d002      	beq.n	800a576 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a570:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a574:	e011      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d002      	beq.n	800a586 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a580:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a584:	e009      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	f003 0308 	and.w	r3, r3, #8
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d002      	beq.n	800a596 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a590:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a594:	e001      	b.n	800a59a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a596:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3720      	adds	r7, #32
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop
 800a5a4:	20000008 	.word	0x20000008
 800a5a8:	10624dd3 	.word	0x10624dd3
 800a5ac:	fdffe008 	.word	0xfdffe008

0800a5b0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b085      	sub	sp, #20
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a5b8:	4b1f      	ldr	r3, [pc, #124]	@ (800a638 <SDMMC_GetCmdResp2+0x88>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a1f      	ldr	r2, [pc, #124]	@ (800a63c <SDMMC_GetCmdResp2+0x8c>)
 800a5be:	fba2 2303 	umull	r2, r3, r2, r3
 800a5c2:	0a5b      	lsrs	r3, r3, #9
 800a5c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5c8:	fb02 f303 	mul.w	r3, r2, r3
 800a5cc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	1e5a      	subs	r2, r3, #1
 800a5d2:	60fa      	str	r2, [r7, #12]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d102      	bne.n	800a5de <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a5dc:	e026      	b.n	800a62c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5e2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d0ef      	beq.n	800a5ce <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d1ea      	bne.n	800a5ce <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5fc:	f003 0304 	and.w	r3, r3, #4
 800a600:	2b00      	cmp	r3, #0
 800a602:	d004      	beq.n	800a60e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2204      	movs	r2, #4
 800a608:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a60a:	2304      	movs	r3, #4
 800a60c:	e00e      	b.n	800a62c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a612:	f003 0301 	and.w	r3, r3, #1
 800a616:	2b00      	cmp	r3, #0
 800a618:	d004      	beq.n	800a624 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2201      	movs	r2, #1
 800a61e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a620:	2301      	movs	r3, #1
 800a622:	e003      	b.n	800a62c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	22c5      	movs	r2, #197	@ 0xc5
 800a628:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a62a:	2300      	movs	r3, #0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3714      	adds	r7, #20
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr
 800a638:	20000008 	.word	0x20000008
 800a63c:	10624dd3 	.word	0x10624dd3

0800a640 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a648:	4b1a      	ldr	r3, [pc, #104]	@ (800a6b4 <SDMMC_GetCmdResp3+0x74>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a1a      	ldr	r2, [pc, #104]	@ (800a6b8 <SDMMC_GetCmdResp3+0x78>)
 800a64e:	fba2 2303 	umull	r2, r3, r2, r3
 800a652:	0a5b      	lsrs	r3, r3, #9
 800a654:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a658:	fb02 f303 	mul.w	r3, r2, r3
 800a65c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	1e5a      	subs	r2, r3, #1
 800a662:	60fa      	str	r2, [r7, #12]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d102      	bne.n	800a66e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a668:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a66c:	e01b      	b.n	800a6a6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a672:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d0ef      	beq.n	800a65e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a684:	2b00      	cmp	r3, #0
 800a686:	d1ea      	bne.n	800a65e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a68c:	f003 0304 	and.w	r3, r3, #4
 800a690:	2b00      	cmp	r3, #0
 800a692:	d004      	beq.n	800a69e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2204      	movs	r2, #4
 800a698:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a69a:	2304      	movs	r3, #4
 800a69c:	e003      	b.n	800a6a6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	22c5      	movs	r2, #197	@ 0xc5
 800a6a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a6a4:	2300      	movs	r3, #0
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3714      	adds	r7, #20
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	20000008 	.word	0x20000008
 800a6b8:	10624dd3 	.word	0x10624dd3

0800a6bc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b088      	sub	sp, #32
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	60f8      	str	r0, [r7, #12]
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	607a      	str	r2, [r7, #4]
 800a6c8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a6ca:	4b35      	ldr	r3, [pc, #212]	@ (800a7a0 <SDMMC_GetCmdResp6+0xe4>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4a35      	ldr	r2, [pc, #212]	@ (800a7a4 <SDMMC_GetCmdResp6+0xe8>)
 800a6d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a6d4:	0a5b      	lsrs	r3, r3, #9
 800a6d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6da:	fb02 f303 	mul.w	r3, r2, r3
 800a6de:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a6e0:	69fb      	ldr	r3, [r7, #28]
 800a6e2:	1e5a      	subs	r2, r3, #1
 800a6e4:	61fa      	str	r2, [r7, #28]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d102      	bne.n	800a6f0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a6ea:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a6ee:	e052      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6f4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d0ef      	beq.n	800a6e0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a700:	69bb      	ldr	r3, [r7, #24]
 800a702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a706:	2b00      	cmp	r3, #0
 800a708:	d1ea      	bne.n	800a6e0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a70e:	f003 0304 	and.w	r3, r3, #4
 800a712:	2b00      	cmp	r3, #0
 800a714:	d004      	beq.n	800a720 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2204      	movs	r2, #4
 800a71a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a71c:	2304      	movs	r3, #4
 800a71e:	e03a      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a724:	f003 0301 	and.w	r3, r3, #1
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d004      	beq.n	800a736 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2201      	movs	r2, #1
 800a730:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a732:	2301      	movs	r3, #1
 800a734:	e02f      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a736:	68f8      	ldr	r0, [r7, #12]
 800a738:	f7ff fbcb 	bl	8009ed2 <SDIO_GetCommandResponse>
 800a73c:	4603      	mov	r3, r0
 800a73e:	461a      	mov	r2, r3
 800a740:	7afb      	ldrb	r3, [r7, #11]
 800a742:	4293      	cmp	r3, r2
 800a744:	d001      	beq.n	800a74a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a746:	2301      	movs	r3, #1
 800a748:	e025      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	22c5      	movs	r2, #197	@ 0xc5
 800a74e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a750:	2100      	movs	r1, #0
 800a752:	68f8      	ldr	r0, [r7, #12]
 800a754:	f7ff fbca 	bl	8009eec <SDIO_GetResponse>
 800a758:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a760:	2b00      	cmp	r3, #0
 800a762:	d106      	bne.n	800a772 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	0c1b      	lsrs	r3, r3, #16
 800a768:	b29a      	uxth	r2, r3
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a76e:	2300      	movs	r3, #0
 800a770:	e011      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d002      	beq.n	800a782 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a77c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a780:	e009      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d002      	beq.n	800a792 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a78c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a790:	e001      	b.n	800a796 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a792:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a796:	4618      	mov	r0, r3
 800a798:	3720      	adds	r7, #32
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	bf00      	nop
 800a7a0:	20000008 	.word	0x20000008
 800a7a4:	10624dd3 	.word	0x10624dd3

0800a7a8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a7b0:	4b22      	ldr	r3, [pc, #136]	@ (800a83c <SDMMC_GetCmdResp7+0x94>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a22      	ldr	r2, [pc, #136]	@ (800a840 <SDMMC_GetCmdResp7+0x98>)
 800a7b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a7ba:	0a5b      	lsrs	r3, r3, #9
 800a7bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7c0:	fb02 f303 	mul.w	r3, r2, r3
 800a7c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	1e5a      	subs	r2, r3, #1
 800a7ca:	60fa      	str	r2, [r7, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d102      	bne.n	800a7d6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a7d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a7d4:	e02c      	b.n	800a830 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7da:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d0ef      	beq.n	800a7c6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d1ea      	bne.n	800a7c6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7f4:	f003 0304 	and.w	r3, r3, #4
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d004      	beq.n	800a806 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2204      	movs	r2, #4
 800a800:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a802:	2304      	movs	r3, #4
 800a804:	e014      	b.n	800a830 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a80a:	f003 0301 	and.w	r3, r3, #1
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d004      	beq.n	800a81c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2201      	movs	r2, #1
 800a816:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a818:	2301      	movs	r3, #1
 800a81a:	e009      	b.n	800a830 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a824:	2b00      	cmp	r3, #0
 800a826:	d002      	beq.n	800a82e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2240      	movs	r2, #64	@ 0x40
 800a82c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a82e:	2300      	movs	r3, #0
  
}
 800a830:	4618      	mov	r0, r3
 800a832:	3714      	adds	r7, #20
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr
 800a83c:	20000008 	.word	0x20000008
 800a840:	10624dd3 	.word	0x10624dd3

0800a844 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a844:	b480      	push	{r7}
 800a846:	b085      	sub	sp, #20
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a84c:	4b11      	ldr	r3, [pc, #68]	@ (800a894 <SDMMC_GetCmdError+0x50>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a11      	ldr	r2, [pc, #68]	@ (800a898 <SDMMC_GetCmdError+0x54>)
 800a852:	fba2 2303 	umull	r2, r3, r2, r3
 800a856:	0a5b      	lsrs	r3, r3, #9
 800a858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a85c:	fb02 f303 	mul.w	r3, r2, r3
 800a860:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	1e5a      	subs	r2, r3, #1
 800a866:	60fa      	str	r2, [r7, #12]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d102      	bne.n	800a872 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a86c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a870:	e009      	b.n	800a886 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d0f1      	beq.n	800a862 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	22c5      	movs	r2, #197	@ 0xc5
 800a882:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3714      	adds	r7, #20
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	20000008 	.word	0x20000008
 800a898:	10624dd3 	.word	0x10624dd3

0800a89c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a8a0:	4904      	ldr	r1, [pc, #16]	@ (800a8b4 <MX_FATFS_Init+0x18>)
 800a8a2:	4805      	ldr	r0, [pc, #20]	@ (800a8b8 <MX_FATFS_Init+0x1c>)
 800a8a4:	f004 f82a 	bl	800e8fc <FATFS_LinkDriver>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	4b03      	ldr	r3, [pc, #12]	@ (800a8bc <MX_FATFS_Init+0x20>)
 800a8ae:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a8b0:	bf00      	nop
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	200014d0 	.word	0x200014d0
 800a8b8:	08022474 	.word	0x08022474
 800a8bc:	200014cc 	.word	0x200014cc

0800a8c0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a8c4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b082      	sub	sp, #8
 800a8d4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a8da:	f000 f896 	bl	800aa0a <BSP_SD_IsDetected>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d001      	beq.n	800a8e8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	e012      	b.n	800a90e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a8e8:	480b      	ldr	r0, [pc, #44]	@ (800a918 <BSP_SD_Init+0x48>)
 800a8ea:	f7fc f8a9 	bl	8006a40 <HAL_SD_Init>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a8f2:	79fb      	ldrb	r3, [r7, #7]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d109      	bne.n	800a90c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a8f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a8fc:	4806      	ldr	r0, [pc, #24]	@ (800a918 <BSP_SD_Init+0x48>)
 800a8fe:	f7fc fe6f 	bl	80075e0 <HAL_SD_ConfigWideBusOperation>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d001      	beq.n	800a90c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a908:	2301      	movs	r3, #1
 800a90a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a90c:	79fb      	ldrb	r3, [r7, #7]
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3708      	adds	r7, #8
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
 800a916:	bf00      	nop
 800a918:	20001214 	.word	0x20001214

0800a91c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b086      	sub	sp, #24
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a928:	2300      	movs	r3, #0
 800a92a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	68f9      	ldr	r1, [r7, #12]
 800a932:	4806      	ldr	r0, [pc, #24]	@ (800a94c <BSP_SD_ReadBlocks_DMA+0x30>)
 800a934:	f7fc f92c 	bl	8006b90 <HAL_SD_ReadBlocks_DMA>
 800a938:	4603      	mov	r3, r0
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d001      	beq.n	800a942 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a93e:	2301      	movs	r3, #1
 800a940:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a942:	7dfb      	ldrb	r3, [r7, #23]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	20001214 	.word	0x20001214

0800a950 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b086      	sub	sp, #24
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a95c:	2300      	movs	r3, #0
 800a95e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	68ba      	ldr	r2, [r7, #8]
 800a964:	68f9      	ldr	r1, [r7, #12]
 800a966:	4806      	ldr	r0, [pc, #24]	@ (800a980 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a968:	f7fc f9f4 	bl	8006d54 <HAL_SD_WriteBlocks_DMA>
 800a96c:	4603      	mov	r3, r0
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d001      	beq.n	800a976 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a972:	2301      	movs	r3, #1
 800a974:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a976:	7dfb      	ldrb	r3, [r7, #23]
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3718      	adds	r7, #24
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}
 800a980:	20001214 	.word	0x20001214

0800a984 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a988:	4805      	ldr	r0, [pc, #20]	@ (800a9a0 <BSP_SD_GetCardState+0x1c>)
 800a98a:	f7fc fec3 	bl	8007714 <HAL_SD_GetCardState>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b04      	cmp	r3, #4
 800a992:	bf14      	ite	ne
 800a994:	2301      	movne	r3, #1
 800a996:	2300      	moveq	r3, #0
 800a998:	b2db      	uxtb	r3, r3
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	20001214 	.word	0x20001214

0800a9a4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a9ac:	6879      	ldr	r1, [r7, #4]
 800a9ae:	4803      	ldr	r0, [pc, #12]	@ (800a9bc <BSP_SD_GetCardInfo+0x18>)
 800a9b0:	f7fc fdea 	bl	8007588 <HAL_SD_GetCardInfo>
}
 800a9b4:	bf00      	nop
 800a9b6:	3708      	adds	r7, #8
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}
 800a9bc:	20001214 	.word	0x20001214

0800a9c0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b082      	sub	sp, #8
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a9c8:	f000 f818 	bl	800a9fc <BSP_SD_AbortCallback>
}
 800a9cc:	bf00      	nop
 800a9ce:	3708      	adds	r7, #8
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b082      	sub	sp, #8
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a9dc:	f000 f998 	bl	800ad10 <BSP_SD_WriteCpltCallback>
}
 800a9e0:	bf00      	nop
 800a9e2:	3708      	adds	r7, #8
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}

0800a9e8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b082      	sub	sp, #8
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a9f0:	f000 f9a0 	bl	800ad34 <BSP_SD_ReadCpltCallback>
}
 800a9f4:	bf00      	nop
 800a9f6:	3708      	adds	r7, #8
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	af00      	add	r7, sp, #0

}
 800aa00:	bf00      	nop
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800aa0a:	b480      	push	{r7}
 800aa0c:	b083      	sub	sp, #12
 800aa0e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800aa10:	2301      	movs	r3, #1
 800aa12:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800aa14:	79fb      	ldrb	r3, [r7, #7]
 800aa16:	b2db      	uxtb	r3, r3
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	370c      	adds	r7, #12
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa22:	4770      	bx	lr

0800aa24 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800aa2c:	f004 f934 	bl	800ec98 <osKernelGetTickCount>
 800aa30:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800aa32:	e006      	b.n	800aa42 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800aa34:	f7ff ffa6 	bl	800a984 <BSP_SD_GetCardState>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d101      	bne.n	800aa42 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	e009      	b.n	800aa56 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800aa42:	f004 f929 	bl	800ec98 <osKernelGetTickCount>
 800aa46:	4602      	mov	r2, r0
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	1ad3      	subs	r3, r2, r3
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d8f0      	bhi.n	800aa34 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800aa52:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
	...

0800aa60 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	4603      	mov	r3, r0
 800aa68:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800aa6a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <SD_CheckStatus+0x38>)
 800aa6c:	2201      	movs	r2, #1
 800aa6e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800aa70:	f7ff ff88 	bl	800a984 <BSP_SD_GetCardState>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d107      	bne.n	800aa8a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800aa7a:	4b07      	ldr	r3, [pc, #28]	@ (800aa98 <SD_CheckStatus+0x38>)
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	b2db      	uxtb	r3, r3
 800aa80:	f023 0301 	bic.w	r3, r3, #1
 800aa84:	b2da      	uxtb	r2, r3
 800aa86:	4b04      	ldr	r3, [pc, #16]	@ (800aa98 <SD_CheckStatus+0x38>)
 800aa88:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800aa8a:	4b03      	ldr	r3, [pc, #12]	@ (800aa98 <SD_CheckStatus+0x38>)
 800aa8c:	781b      	ldrb	r3, [r3, #0]
 800aa8e:	b2db      	uxtb	r3, r3
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3708      	adds	r7, #8
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20000011 	.word	0x20000011

0800aa9c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800aaa6:	4b1c      	ldr	r3, [pc, #112]	@ (800ab18 <SD_initialize+0x7c>)
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800aaac:	f004 f8ac 	bl	800ec08 <osKernelGetState>
 800aab0:	4603      	mov	r3, r0
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d129      	bne.n	800ab0a <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800aab6:	f7ff ff0b 	bl	800a8d0 <BSP_SD_Init>
 800aaba:	4603      	mov	r3, r0
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d107      	bne.n	800aad0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800aac0:	79fb      	ldrb	r3, [r7, #7]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7ff ffcc 	bl	800aa60 <SD_CheckStatus>
 800aac8:	4603      	mov	r3, r0
 800aaca:	461a      	mov	r2, r3
 800aacc:	4b12      	ldr	r3, [pc, #72]	@ (800ab18 <SD_initialize+0x7c>)
 800aace:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800aad0:	4b11      	ldr	r3, [pc, #68]	@ (800ab18 <SD_initialize+0x7c>)
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d017      	beq.n	800ab0a <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800aada:	4b10      	ldr	r3, [pc, #64]	@ (800ab1c <SD_initialize+0x80>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d107      	bne.n	800aaf2 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800aae2:	2200      	movs	r2, #0
 800aae4:	2102      	movs	r1, #2
 800aae6:	200a      	movs	r0, #10
 800aae8:	f004 fda0 	bl	800f62c <osMessageQueueNew>
 800aaec:	4603      	mov	r3, r0
 800aaee:	4a0b      	ldr	r2, [pc, #44]	@ (800ab1c <SD_initialize+0x80>)
 800aaf0:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800aaf2:	4b0a      	ldr	r3, [pc, #40]	@ (800ab1c <SD_initialize+0x80>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d107      	bne.n	800ab0a <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800aafa:	4b07      	ldr	r3, [pc, #28]	@ (800ab18 <SD_initialize+0x7c>)
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	f043 0301 	orr.w	r3, r3, #1
 800ab04:	b2da      	uxtb	r2, r3
 800ab06:	4b04      	ldr	r3, [pc, #16]	@ (800ab18 <SD_initialize+0x7c>)
 800ab08:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800ab0a:	4b03      	ldr	r3, [pc, #12]	@ (800ab18 <SD_initialize+0x7c>)
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	b2db      	uxtb	r3, r3
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	20000011 	.word	0x20000011
 800ab1c:	2000193c 	.word	0x2000193c

0800ab20 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b082      	sub	sp, #8
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	4603      	mov	r3, r0
 800ab28:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ab2a:	79fb      	ldrb	r3, [r7, #7]
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7ff ff97 	bl	800aa60 <SD_CheckStatus>
 800ab32:	4603      	mov	r3, r0
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3708      	adds	r7, #8
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b088      	sub	sp, #32
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	60b9      	str	r1, [r7, #8]
 800ab44:	607a      	str	r2, [r7, #4]
 800ab46:	603b      	str	r3, [r7, #0]
 800ab48:	4603      	mov	r3, r0
 800ab4a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ab50:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ab54:	f7ff ff66 	bl	800aa24 <SD_CheckStatusWithTimeout>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	da01      	bge.n	800ab62 <SD_read+0x26>
  {
    return res;
 800ab5e:	7ffb      	ldrb	r3, [r7, #31]
 800ab60:	e02f      	b.n	800abc2 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800ab62:	683a      	ldr	r2, [r7, #0]
 800ab64:	6879      	ldr	r1, [r7, #4]
 800ab66:	68b8      	ldr	r0, [r7, #8]
 800ab68:	f7ff fed8 	bl	800a91c <BSP_SD_ReadBlocks_DMA>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800ab70:	7fbb      	ldrb	r3, [r7, #30]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d124      	bne.n	800abc0 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800ab76:	4b15      	ldr	r3, [pc, #84]	@ (800abcc <SD_read+0x90>)
 800ab78:	6818      	ldr	r0, [r3, #0]
 800ab7a:	f107 0112 	add.w	r1, r7, #18
 800ab7e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800ab82:	2200      	movs	r2, #0
 800ab84:	f004 fe26 	bl	800f7d4 <osMessageQueueGet>
 800ab88:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800ab8a:	69bb      	ldr	r3, [r7, #24]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d117      	bne.n	800abc0 <SD_read+0x84>
 800ab90:	8a7b      	ldrh	r3, [r7, #18]
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d114      	bne.n	800abc0 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800ab96:	f004 f87f 	bl	800ec98 <osKernelGetTickCount>
 800ab9a:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800ab9c:	e007      	b.n	800abae <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ab9e:	f7ff fef1 	bl	800a984 <BSP_SD_GetCardState>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d102      	bne.n	800abae <SD_read+0x72>
              {
                res = RES_OK;
 800aba8:	2300      	movs	r3, #0
 800abaa:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800abac:	e008      	b.n	800abc0 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800abae:	f004 f873 	bl	800ec98 <osKernelGetTickCount>
 800abb2:	4602      	mov	r2, r0
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	1ad3      	subs	r3, r2, r3
 800abb8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d9ee      	bls.n	800ab9e <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800abc0:	7ffb      	ldrb	r3, [r7, #31]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3720      	adds	r7, #32
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	2000193c 	.word	0x2000193c

0800abd0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b088      	sub	sp, #32
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	60b9      	str	r1, [r7, #8]
 800abd8:	607a      	str	r2, [r7, #4]
 800abda:	603b      	str	r3, [r7, #0]
 800abdc:	4603      	mov	r3, r0
 800abde:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800abe4:	f247 5030 	movw	r0, #30000	@ 0x7530
 800abe8:	f7ff ff1c 	bl	800aa24 <SD_CheckStatusWithTimeout>
 800abec:	4603      	mov	r3, r0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	da01      	bge.n	800abf6 <SD_write+0x26>
  {
    return res;
 800abf2:	7ffb      	ldrb	r3, [r7, #31]
 800abf4:	e02d      	b.n	800ac52 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800abf6:	683a      	ldr	r2, [r7, #0]
 800abf8:	6879      	ldr	r1, [r7, #4]
 800abfa:	68b8      	ldr	r0, [r7, #8]
 800abfc:	f7ff fea8 	bl	800a950 <BSP_SD_WriteBlocks_DMA>
 800ac00:	4603      	mov	r3, r0
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d124      	bne.n	800ac50 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800ac06:	4b15      	ldr	r3, [pc, #84]	@ (800ac5c <SD_write+0x8c>)
 800ac08:	6818      	ldr	r0, [r3, #0]
 800ac0a:	f107 0112 	add.w	r1, r7, #18
 800ac0e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800ac12:	2200      	movs	r2, #0
 800ac14:	f004 fdde 	bl	800f7d4 <osMessageQueueGet>
 800ac18:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800ac1a:	69bb      	ldr	r3, [r7, #24]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d117      	bne.n	800ac50 <SD_write+0x80>
 800ac20:	8a7b      	ldrh	r3, [r7, #18]
 800ac22:	2b02      	cmp	r3, #2
 800ac24:	d114      	bne.n	800ac50 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800ac26:	f004 f837 	bl	800ec98 <osKernelGetTickCount>
 800ac2a:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800ac2c:	e007      	b.n	800ac3e <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ac2e:	f7ff fea9 	bl	800a984 <BSP_SD_GetCardState>
 800ac32:	4603      	mov	r3, r0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d102      	bne.n	800ac3e <SD_write+0x6e>
          {
            res = RES_OK;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	77fb      	strb	r3, [r7, #31]
            break;
 800ac3c:	e008      	b.n	800ac50 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800ac3e:	f004 f82b 	bl	800ec98 <osKernelGetTickCount>
 800ac42:	4602      	mov	r2, r0
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d9ee      	bls.n	800ac2e <SD_write+0x5e>
    }

  }
#endif

  return res;
 800ac50:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	3720      	adds	r7, #32
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}
 800ac5a:	bf00      	nop
 800ac5c:	2000193c 	.word	0x2000193c

0800ac60 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b08c      	sub	sp, #48	@ 0x30
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	4603      	mov	r3, r0
 800ac68:	603a      	str	r2, [r7, #0]
 800ac6a:	71fb      	strb	r3, [r7, #7]
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ac70:	2301      	movs	r3, #1
 800ac72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ac76:	4b25      	ldr	r3, [pc, #148]	@ (800ad0c <SD_ioctl+0xac>)
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	f003 0301 	and.w	r3, r3, #1
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d001      	beq.n	800ac88 <SD_ioctl+0x28>
 800ac84:	2303      	movs	r3, #3
 800ac86:	e03c      	b.n	800ad02 <SD_ioctl+0xa2>

  switch (cmd)
 800ac88:	79bb      	ldrb	r3, [r7, #6]
 800ac8a:	2b03      	cmp	r3, #3
 800ac8c:	d834      	bhi.n	800acf8 <SD_ioctl+0x98>
 800ac8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac94 <SD_ioctl+0x34>)
 800ac90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac94:	0800aca5 	.word	0x0800aca5
 800ac98:	0800acad 	.word	0x0800acad
 800ac9c:	0800acc5 	.word	0x0800acc5
 800aca0:	0800acdf 	.word	0x0800acdf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800aca4:	2300      	movs	r3, #0
 800aca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800acaa:	e028      	b.n	800acfe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800acac:	f107 030c 	add.w	r3, r7, #12
 800acb0:	4618      	mov	r0, r3
 800acb2:	f7ff fe77 	bl	800a9a4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800acb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800acbc:	2300      	movs	r3, #0
 800acbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800acc2:	e01c      	b.n	800acfe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800acc4:	f107 030c 	add.w	r3, r7, #12
 800acc8:	4618      	mov	r0, r3
 800acca:	f7ff fe6b 	bl	800a9a4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800acce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd0:	b29a      	uxth	r2, r3
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800acd6:	2300      	movs	r3, #0
 800acd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800acdc:	e00f      	b.n	800acfe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800acde:	f107 030c 	add.w	r3, r7, #12
 800ace2:	4618      	mov	r0, r3
 800ace4:	f7ff fe5e 	bl	800a9a4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ace8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acea:	0a5a      	lsrs	r2, r3, #9
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800acf0:	2300      	movs	r3, #0
 800acf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800acf6:	e002      	b.n	800acfe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800acf8:	2304      	movs	r3, #4
 800acfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800acfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3730      	adds	r7, #48	@ 0x30
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
 800ad0a:	bf00      	nop
 800ad0c:	20000011 	.word	0x20000011

0800ad10 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b082      	sub	sp, #8
 800ad14:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800ad16:	2302      	movs	r3, #2
 800ad18:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800ad1a:	4b05      	ldr	r3, [pc, #20]	@ (800ad30 <BSP_SD_WriteCpltCallback+0x20>)
 800ad1c:	6818      	ldr	r0, [r3, #0]
 800ad1e:	1db9      	adds	r1, r7, #6
 800ad20:	2300      	movs	r3, #0
 800ad22:	2200      	movs	r2, #0
 800ad24:	f004 fcf6 	bl	800f714 <osMessageQueuePut>
#endif
}
 800ad28:	bf00      	nop
 800ad2a:	3708      	adds	r7, #8
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}
 800ad30:	2000193c 	.word	0x2000193c

0800ad34 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b082      	sub	sp, #8
 800ad38:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800ad3e:	4b05      	ldr	r3, [pc, #20]	@ (800ad54 <BSP_SD_ReadCpltCallback+0x20>)
 800ad40:	6818      	ldr	r0, [r3, #0]
 800ad42:	1db9      	adds	r1, r7, #6
 800ad44:	2300      	movs	r3, #0
 800ad46:	2200      	movs	r2, #0
 800ad48:	f004 fce4 	bl	800f714 <osMessageQueuePut>
#endif
}
 800ad4c:	bf00      	nop
 800ad4e:	3708      	adds	r7, #8
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	2000193c 	.word	0x2000193c

0800ad58 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b084      	sub	sp, #16
 800ad5c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 172;
 800ad5e:	4b92      	ldr	r3, [pc, #584]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ad60:	22ac      	movs	r2, #172	@ 0xac
 800ad62:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 30;
 800ad64:	4b90      	ldr	r3, [pc, #576]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ad66:	221e      	movs	r2, #30
 800ad68:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800ad6a:	4b8f      	ldr	r3, [pc, #572]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ad6c:	2201      	movs	r2, #1
 800ad6e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 100;
 800ad70:	4b8d      	ldr	r3, [pc, #564]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ad72:	2264      	movs	r2, #100	@ 0x64
 800ad74:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800ad76:	4b8d      	ldr	r3, [pc, #564]	@ (800afac <MX_LWIP_Init+0x254>)
 800ad78:	22ff      	movs	r2, #255	@ 0xff
 800ad7a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800ad7c:	4b8b      	ldr	r3, [pc, #556]	@ (800afac <MX_LWIP_Init+0x254>)
 800ad7e:	22ff      	movs	r2, #255	@ 0xff
 800ad80:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800ad82:	4b8a      	ldr	r3, [pc, #552]	@ (800afac <MX_LWIP_Init+0x254>)
 800ad84:	22ff      	movs	r2, #255	@ 0xff
 800ad86:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ad88:	4b88      	ldr	r3, [pc, #544]	@ (800afac <MX_LWIP_Init+0x254>)
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 172;
 800ad8e:	4b88      	ldr	r3, [pc, #544]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800ad90:	22ac      	movs	r2, #172	@ 0xac
 800ad92:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 30;
 800ad94:	4b86      	ldr	r3, [pc, #536]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800ad96:	221e      	movs	r2, #30
 800ad98:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800ad9a:	4b85      	ldr	r3, [pc, #532]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 254;
 800ada0:	4b83      	ldr	r3, [pc, #524]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800ada2:	22fe      	movs	r2, #254	@ 0xfe
 800ada4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800ada6:	2100      	movs	r1, #0
 800ada8:	2000      	movs	r0, #0
 800adaa:	f008 fdd5 	bl	8013958 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800adae:	4b7e      	ldr	r3, [pc, #504]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	061a      	lsls	r2, r3, #24
 800adb4:	4b7c      	ldr	r3, [pc, #496]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adb6:	785b      	ldrb	r3, [r3, #1]
 800adb8:	041b      	lsls	r3, r3, #16
 800adba:	431a      	orrs	r2, r3
 800adbc:	4b7a      	ldr	r3, [pc, #488]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adbe:	789b      	ldrb	r3, [r3, #2]
 800adc0:	021b      	lsls	r3, r3, #8
 800adc2:	4313      	orrs	r3, r2
 800adc4:	4a78      	ldr	r2, [pc, #480]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adc6:	78d2      	ldrb	r2, [r2, #3]
 800adc8:	4313      	orrs	r3, r2
 800adca:	061a      	lsls	r2, r3, #24
 800adcc:	4b76      	ldr	r3, [pc, #472]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adce:	781b      	ldrb	r3, [r3, #0]
 800add0:	0619      	lsls	r1, r3, #24
 800add2:	4b75      	ldr	r3, [pc, #468]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800add4:	785b      	ldrb	r3, [r3, #1]
 800add6:	041b      	lsls	r3, r3, #16
 800add8:	4319      	orrs	r1, r3
 800adda:	4b73      	ldr	r3, [pc, #460]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800addc:	789b      	ldrb	r3, [r3, #2]
 800adde:	021b      	lsls	r3, r3, #8
 800ade0:	430b      	orrs	r3, r1
 800ade2:	4971      	ldr	r1, [pc, #452]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ade4:	78c9      	ldrb	r1, [r1, #3]
 800ade6:	430b      	orrs	r3, r1
 800ade8:	021b      	lsls	r3, r3, #8
 800adea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800adee:	431a      	orrs	r2, r3
 800adf0:	4b6d      	ldr	r3, [pc, #436]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	0619      	lsls	r1, r3, #24
 800adf6:	4b6c      	ldr	r3, [pc, #432]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800adf8:	785b      	ldrb	r3, [r3, #1]
 800adfa:	041b      	lsls	r3, r3, #16
 800adfc:	4319      	orrs	r1, r3
 800adfe:	4b6a      	ldr	r3, [pc, #424]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ae00:	789b      	ldrb	r3, [r3, #2]
 800ae02:	021b      	lsls	r3, r3, #8
 800ae04:	430b      	orrs	r3, r1
 800ae06:	4968      	ldr	r1, [pc, #416]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ae08:	78c9      	ldrb	r1, [r1, #3]
 800ae0a:	430b      	orrs	r3, r1
 800ae0c:	0a1b      	lsrs	r3, r3, #8
 800ae0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ae12:	431a      	orrs	r2, r3
 800ae14:	4b64      	ldr	r3, [pc, #400]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ae16:	781b      	ldrb	r3, [r3, #0]
 800ae18:	0619      	lsls	r1, r3, #24
 800ae1a:	4b63      	ldr	r3, [pc, #396]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ae1c:	785b      	ldrb	r3, [r3, #1]
 800ae1e:	041b      	lsls	r3, r3, #16
 800ae20:	4319      	orrs	r1, r3
 800ae22:	4b61      	ldr	r3, [pc, #388]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ae24:	789b      	ldrb	r3, [r3, #2]
 800ae26:	021b      	lsls	r3, r3, #8
 800ae28:	430b      	orrs	r3, r1
 800ae2a:	495f      	ldr	r1, [pc, #380]	@ (800afa8 <MX_LWIP_Init+0x250>)
 800ae2c:	78c9      	ldrb	r1, [r1, #3]
 800ae2e:	430b      	orrs	r3, r1
 800ae30:	0e1b      	lsrs	r3, r3, #24
 800ae32:	4313      	orrs	r3, r2
 800ae34:	4a5f      	ldr	r2, [pc, #380]	@ (800afb4 <MX_LWIP_Init+0x25c>)
 800ae36:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800ae38:	4b5c      	ldr	r3, [pc, #368]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae3a:	781b      	ldrb	r3, [r3, #0]
 800ae3c:	061a      	lsls	r2, r3, #24
 800ae3e:	4b5b      	ldr	r3, [pc, #364]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae40:	785b      	ldrb	r3, [r3, #1]
 800ae42:	041b      	lsls	r3, r3, #16
 800ae44:	431a      	orrs	r2, r3
 800ae46:	4b59      	ldr	r3, [pc, #356]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae48:	789b      	ldrb	r3, [r3, #2]
 800ae4a:	021b      	lsls	r3, r3, #8
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	4a57      	ldr	r2, [pc, #348]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae50:	78d2      	ldrb	r2, [r2, #3]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	061a      	lsls	r2, r3, #24
 800ae56:	4b55      	ldr	r3, [pc, #340]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	0619      	lsls	r1, r3, #24
 800ae5c:	4b53      	ldr	r3, [pc, #332]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae5e:	785b      	ldrb	r3, [r3, #1]
 800ae60:	041b      	lsls	r3, r3, #16
 800ae62:	4319      	orrs	r1, r3
 800ae64:	4b51      	ldr	r3, [pc, #324]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae66:	789b      	ldrb	r3, [r3, #2]
 800ae68:	021b      	lsls	r3, r3, #8
 800ae6a:	430b      	orrs	r3, r1
 800ae6c:	494f      	ldr	r1, [pc, #316]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae6e:	78c9      	ldrb	r1, [r1, #3]
 800ae70:	430b      	orrs	r3, r1
 800ae72:	021b      	lsls	r3, r3, #8
 800ae74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ae78:	431a      	orrs	r2, r3
 800ae7a:	4b4c      	ldr	r3, [pc, #304]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	0619      	lsls	r1, r3, #24
 800ae80:	4b4a      	ldr	r3, [pc, #296]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae82:	785b      	ldrb	r3, [r3, #1]
 800ae84:	041b      	lsls	r3, r3, #16
 800ae86:	4319      	orrs	r1, r3
 800ae88:	4b48      	ldr	r3, [pc, #288]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae8a:	789b      	ldrb	r3, [r3, #2]
 800ae8c:	021b      	lsls	r3, r3, #8
 800ae8e:	430b      	orrs	r3, r1
 800ae90:	4946      	ldr	r1, [pc, #280]	@ (800afac <MX_LWIP_Init+0x254>)
 800ae92:	78c9      	ldrb	r1, [r1, #3]
 800ae94:	430b      	orrs	r3, r1
 800ae96:	0a1b      	lsrs	r3, r3, #8
 800ae98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ae9c:	431a      	orrs	r2, r3
 800ae9e:	4b43      	ldr	r3, [pc, #268]	@ (800afac <MX_LWIP_Init+0x254>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	0619      	lsls	r1, r3, #24
 800aea4:	4b41      	ldr	r3, [pc, #260]	@ (800afac <MX_LWIP_Init+0x254>)
 800aea6:	785b      	ldrb	r3, [r3, #1]
 800aea8:	041b      	lsls	r3, r3, #16
 800aeaa:	4319      	orrs	r1, r3
 800aeac:	4b3f      	ldr	r3, [pc, #252]	@ (800afac <MX_LWIP_Init+0x254>)
 800aeae:	789b      	ldrb	r3, [r3, #2]
 800aeb0:	021b      	lsls	r3, r3, #8
 800aeb2:	430b      	orrs	r3, r1
 800aeb4:	493d      	ldr	r1, [pc, #244]	@ (800afac <MX_LWIP_Init+0x254>)
 800aeb6:	78c9      	ldrb	r1, [r1, #3]
 800aeb8:	430b      	orrs	r3, r1
 800aeba:	0e1b      	lsrs	r3, r3, #24
 800aebc:	4313      	orrs	r3, r2
 800aebe:	4a3e      	ldr	r2, [pc, #248]	@ (800afb8 <MX_LWIP_Init+0x260>)
 800aec0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800aec2:	4b3b      	ldr	r3, [pc, #236]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aec4:	781b      	ldrb	r3, [r3, #0]
 800aec6:	061a      	lsls	r2, r3, #24
 800aec8:	4b39      	ldr	r3, [pc, #228]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aeca:	785b      	ldrb	r3, [r3, #1]
 800aecc:	041b      	lsls	r3, r3, #16
 800aece:	431a      	orrs	r2, r3
 800aed0:	4b37      	ldr	r3, [pc, #220]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aed2:	789b      	ldrb	r3, [r3, #2]
 800aed4:	021b      	lsls	r3, r3, #8
 800aed6:	4313      	orrs	r3, r2
 800aed8:	4a35      	ldr	r2, [pc, #212]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aeda:	78d2      	ldrb	r2, [r2, #3]
 800aedc:	4313      	orrs	r3, r2
 800aede:	061a      	lsls	r2, r3, #24
 800aee0:	4b33      	ldr	r3, [pc, #204]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	0619      	lsls	r1, r3, #24
 800aee6:	4b32      	ldr	r3, [pc, #200]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aee8:	785b      	ldrb	r3, [r3, #1]
 800aeea:	041b      	lsls	r3, r3, #16
 800aeec:	4319      	orrs	r1, r3
 800aeee:	4b30      	ldr	r3, [pc, #192]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aef0:	789b      	ldrb	r3, [r3, #2]
 800aef2:	021b      	lsls	r3, r3, #8
 800aef4:	430b      	orrs	r3, r1
 800aef6:	492e      	ldr	r1, [pc, #184]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800aef8:	78c9      	ldrb	r1, [r1, #3]
 800aefa:	430b      	orrs	r3, r1
 800aefc:	021b      	lsls	r3, r3, #8
 800aefe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af02:	431a      	orrs	r2, r3
 800af04:	4b2a      	ldr	r3, [pc, #168]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	0619      	lsls	r1, r3, #24
 800af0a:	4b29      	ldr	r3, [pc, #164]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af0c:	785b      	ldrb	r3, [r3, #1]
 800af0e:	041b      	lsls	r3, r3, #16
 800af10:	4319      	orrs	r1, r3
 800af12:	4b27      	ldr	r3, [pc, #156]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af14:	789b      	ldrb	r3, [r3, #2]
 800af16:	021b      	lsls	r3, r3, #8
 800af18:	430b      	orrs	r3, r1
 800af1a:	4925      	ldr	r1, [pc, #148]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af1c:	78c9      	ldrb	r1, [r1, #3]
 800af1e:	430b      	orrs	r3, r1
 800af20:	0a1b      	lsrs	r3, r3, #8
 800af22:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800af26:	431a      	orrs	r2, r3
 800af28:	4b21      	ldr	r3, [pc, #132]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	0619      	lsls	r1, r3, #24
 800af2e:	4b20      	ldr	r3, [pc, #128]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af30:	785b      	ldrb	r3, [r3, #1]
 800af32:	041b      	lsls	r3, r3, #16
 800af34:	4319      	orrs	r1, r3
 800af36:	4b1e      	ldr	r3, [pc, #120]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af38:	789b      	ldrb	r3, [r3, #2]
 800af3a:	021b      	lsls	r3, r3, #8
 800af3c:	430b      	orrs	r3, r1
 800af3e:	491c      	ldr	r1, [pc, #112]	@ (800afb0 <MX_LWIP_Init+0x258>)
 800af40:	78c9      	ldrb	r1, [r1, #3]
 800af42:	430b      	orrs	r3, r1
 800af44:	0e1b      	lsrs	r3, r3, #24
 800af46:	4313      	orrs	r3, r2
 800af48:	4a1c      	ldr	r2, [pc, #112]	@ (800afbc <MX_LWIP_Init+0x264>)
 800af4a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800af4c:	4b1c      	ldr	r3, [pc, #112]	@ (800afc0 <MX_LWIP_Init+0x268>)
 800af4e:	9302      	str	r3, [sp, #8]
 800af50:	4b1c      	ldr	r3, [pc, #112]	@ (800afc4 <MX_LWIP_Init+0x26c>)
 800af52:	9301      	str	r3, [sp, #4]
 800af54:	2300      	movs	r3, #0
 800af56:	9300      	str	r3, [sp, #0]
 800af58:	4b18      	ldr	r3, [pc, #96]	@ (800afbc <MX_LWIP_Init+0x264>)
 800af5a:	4a17      	ldr	r2, [pc, #92]	@ (800afb8 <MX_LWIP_Init+0x260>)
 800af5c:	4915      	ldr	r1, [pc, #84]	@ (800afb4 <MX_LWIP_Init+0x25c>)
 800af5e:	481a      	ldr	r0, [pc, #104]	@ (800afc8 <MX_LWIP_Init+0x270>)
 800af60:	f009 fac4 	bl	80144ec <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800af64:	4818      	ldr	r0, [pc, #96]	@ (800afc8 <MX_LWIP_Init+0x270>)
 800af66:	f009 fc73 	bl	8014850 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800af6a:	4817      	ldr	r0, [pc, #92]	@ (800afc8 <MX_LWIP_Init+0x270>)
 800af6c:	f009 fc80 	bl	8014870 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800af70:	4916      	ldr	r1, [pc, #88]	@ (800afcc <MX_LWIP_Init+0x274>)
 800af72:	4815      	ldr	r0, [pc, #84]	@ (800afc8 <MX_LWIP_Init+0x270>)
 800af74:	f009 fd7e 	bl	8014a74 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800af78:	2224      	movs	r2, #36	@ 0x24
 800af7a:	2100      	movs	r1, #0
 800af7c:	4814      	ldr	r0, [pc, #80]	@ (800afd0 <MX_LWIP_Init+0x278>)
 800af7e:	f013 fa8b 	bl	801e498 <memset>
  attributes.name = "EthLink";
 800af82:	4b13      	ldr	r3, [pc, #76]	@ (800afd0 <MX_LWIP_Init+0x278>)
 800af84:	4a13      	ldr	r2, [pc, #76]	@ (800afd4 <MX_LWIP_Init+0x27c>)
 800af86:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800af88:	4b11      	ldr	r3, [pc, #68]	@ (800afd0 <MX_LWIP_Init+0x278>)
 800af8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800af8e:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800af90:	4b0f      	ldr	r3, [pc, #60]	@ (800afd0 <MX_LWIP_Init+0x278>)
 800af92:	2210      	movs	r2, #16
 800af94:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800af96:	4a0e      	ldr	r2, [pc, #56]	@ (800afd0 <MX_LWIP_Init+0x278>)
 800af98:	490b      	ldr	r1, [pc, #44]	@ (800afc8 <MX_LWIP_Init+0x270>)
 800af9a:	480f      	ldr	r0, [pc, #60]	@ (800afd8 <MX_LWIP_Init+0x280>)
 800af9c:	f003 fe91 	bl	800ecc2 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800afa0:	bf00      	nop
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
 800afa6:	bf00      	nop
 800afa8:	20001980 	.word	0x20001980
 800afac:	20001984 	.word	0x20001984
 800afb0:	20001988 	.word	0x20001988
 800afb4:	20001974 	.word	0x20001974
 800afb8:	20001978 	.word	0x20001978
 800afbc:	2000197c 	.word	0x2000197c
 800afc0:	08013895 	.word	0x08013895
 800afc4:	0800b4c5 	.word	0x0800b4c5
 800afc8:	20001940 	.word	0x20001940
 800afcc:	0800afdd 	.word	0x0800afdd
 800afd0:	2000198c 	.word	0x2000198c
 800afd4:	0801f768 	.word	0x0801f768
 800afd8:	0800b759 	.word	0x0800b759

0800afdc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800afe4:	bf00      	nop
 800afe6:	370c      	adds	r7, #12
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b082      	sub	sp, #8
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800aff8:	4b04      	ldr	r3, [pc, #16]	@ (800b00c <HAL_ETH_RxCpltCallback+0x1c>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4618      	mov	r0, r3
 800affe:	f004 faad 	bl	800f55c <osSemaphoreRelease>
}
 800b002:	bf00      	nop
 800b004:	3708      	adds	r7, #8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	bf00      	nop
 800b00c:	2000647c 	.word	0x2000647c

0800b010 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b082      	sub	sp, #8
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800b018:	4b04      	ldr	r3, [pc, #16]	@ (800b02c <HAL_ETH_TxCpltCallback+0x1c>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4618      	mov	r0, r3
 800b01e:	f004 fa9d 	bl	800f55c <osSemaphoreRelease>
}
 800b022:	bf00      	nop
 800b024:	3708      	adds	r7, #8
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	20006480 	.word	0x20006480

0800b030 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f7fa fa08 	bl	800544e <HAL_ETH_GetDMAError>
 800b03e:	4603      	mov	r3, r0
 800b040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b044:	2b80      	cmp	r3, #128	@ 0x80
 800b046:	d104      	bne.n	800b052 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800b048:	4b04      	ldr	r3, [pc, #16]	@ (800b05c <HAL_ETH_ErrorCallback+0x2c>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	4618      	mov	r0, r3
 800b04e:	f004 fa85 	bl	800f55c <osSemaphoreRelease>
  }
}
 800b052:	bf00      	nop
 800b054:	3708      	adds	r7, #8
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	2000647c 	.word	0x2000647c

0800b060 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b0aa      	sub	sp, #168	@ 0xa8
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800b068:	2300      	movs	r3, #0
 800b06a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800b06e:	2300      	movs	r3, #0
 800b070:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800b074:	2300      	movs	r3, #0
 800b076:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800b07a:	f107 0310 	add.w	r3, r7, #16
 800b07e:	2264      	movs	r2, #100	@ 0x64
 800b080:	2100      	movs	r1, #0
 800b082:	4618      	mov	r0, r3
 800b084:	f013 fa08 	bl	801e498 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b088:	4b89      	ldr	r3, [pc, #548]	@ (800b2b0 <low_level_init+0x250>)
 800b08a:	4a8a      	ldr	r2, [pc, #552]	@ (800b2b4 <low_level_init+0x254>)
 800b08c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800b08e:	2300      	movs	r3, #0
 800b090:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b092:	2380      	movs	r3, #128	@ 0x80
 800b094:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b096:	23e1      	movs	r3, #225	@ 0xe1
 800b098:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b09a:	2300      	movs	r3, #0
 800b09c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b0a6:	4a82      	ldr	r2, [pc, #520]	@ (800b2b0 <low_level_init+0x250>)
 800b0a8:	f107 0308 	add.w	r3, r7, #8
 800b0ac:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800b0ae:	4b80      	ldr	r3, [pc, #512]	@ (800b2b0 <low_level_init+0x250>)
 800b0b0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800b0b4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800b0b6:	4b7e      	ldr	r3, [pc, #504]	@ (800b2b0 <low_level_init+0x250>)
 800b0b8:	4a7f      	ldr	r2, [pc, #508]	@ (800b2b8 <low_level_init+0x258>)
 800b0ba:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800b0bc:	4b7c      	ldr	r3, [pc, #496]	@ (800b2b0 <low_level_init+0x250>)
 800b0be:	4a7f      	ldr	r2, [pc, #508]	@ (800b2bc <low_level_init+0x25c>)
 800b0c0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800b0c2:	4b7b      	ldr	r3, [pc, #492]	@ (800b2b0 <low_level_init+0x250>)
 800b0c4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b0c8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b0ca:	4879      	ldr	r0, [pc, #484]	@ (800b2b0 <low_level_init+0x250>)
 800b0cc:	f7f9 fb76 	bl	80047bc <HAL_ETH_Init>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800b0d6:	2238      	movs	r2, #56	@ 0x38
 800b0d8:	2100      	movs	r1, #0
 800b0da:	4879      	ldr	r0, [pc, #484]	@ (800b2c0 <low_level_init+0x260>)
 800b0dc:	f013 f9dc 	bl	801e498 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800b0e0:	4b77      	ldr	r3, [pc, #476]	@ (800b2c0 <low_level_init+0x260>)
 800b0e2:	2221      	movs	r2, #33	@ 0x21
 800b0e4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800b0e6:	4b76      	ldr	r3, [pc, #472]	@ (800b2c0 <low_level_init+0x260>)
 800b0e8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800b0ec:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800b0ee:	4b74      	ldr	r3, [pc, #464]	@ (800b2c0 <low_level_init+0x260>)
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800b0f4:	4873      	ldr	r0, [pc, #460]	@ (800b2c4 <low_level_init+0x264>)
 800b0f6:	f009 f8b3 	bl	8014260 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2206      	movs	r2, #6
 800b0fe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b102:	4b6b      	ldr	r3, [pc, #428]	@ (800b2b0 <low_level_init+0x250>)
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	781a      	ldrb	r2, [r3, #0]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b10e:	4b68      	ldr	r3, [pc, #416]	@ (800b2b0 <low_level_init+0x250>)
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	785a      	ldrb	r2, [r3, #1]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b11a:	4b65      	ldr	r3, [pc, #404]	@ (800b2b0 <low_level_init+0x250>)
 800b11c:	685b      	ldr	r3, [r3, #4]
 800b11e:	789a      	ldrb	r2, [r3, #2]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b126:	4b62      	ldr	r3, [pc, #392]	@ (800b2b0 <low_level_init+0x250>)
 800b128:	685b      	ldr	r3, [r3, #4]
 800b12a:	78da      	ldrb	r2, [r3, #3]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b132:	4b5f      	ldr	r3, [pc, #380]	@ (800b2b0 <low_level_init+0x250>)
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	791a      	ldrb	r2, [r3, #4]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b13e:	4b5c      	ldr	r3, [pc, #368]	@ (800b2b0 <low_level_init+0x250>)
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	795a      	ldrb	r2, [r3, #5]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800b150:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b158:	f043 030a 	orr.w	r3, r3, #10
 800b15c:	b2da      	uxtb	r2, r3
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b164:	2200      	movs	r2, #0
 800b166:	2100      	movs	r1, #0
 800b168:	2001      	movs	r0, #1
 800b16a:	f004 f91c 	bl	800f3a6 <osSemaphoreNew>
 800b16e:	4603      	mov	r3, r0
 800b170:	4a55      	ldr	r2, [pc, #340]	@ (800b2c8 <low_level_init+0x268>)
 800b172:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b174:	2200      	movs	r2, #0
 800b176:	2100      	movs	r1, #0
 800b178:	2001      	movs	r0, #1
 800b17a:	f004 f914 	bl	800f3a6 <osSemaphoreNew>
 800b17e:	4603      	mov	r3, r0
 800b180:	4a52      	ldr	r2, [pc, #328]	@ (800b2cc <low_level_init+0x26c>)
 800b182:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b184:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b188:	2224      	movs	r2, #36	@ 0x24
 800b18a:	2100      	movs	r1, #0
 800b18c:	4618      	mov	r0, r3
 800b18e:	f013 f983 	bl	801e498 <memset>
  attributes.name = "EthIf";
 800b192:	4b4f      	ldr	r3, [pc, #316]	@ (800b2d0 <low_level_init+0x270>)
 800b194:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b196:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800b19a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800b19e:	2330      	movs	r3, #48	@ 0x30
 800b1a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800b1a4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	6879      	ldr	r1, [r7, #4]
 800b1ac:	4849      	ldr	r0, [pc, #292]	@ (800b2d4 <low_level_init+0x274>)
 800b1ae:	f003 fd88 	bl	800ecc2 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  DP83848_RegisterBusIO(&DP83848, &DP83848_IOCtx);
 800b1b2:	4949      	ldr	r1, [pc, #292]	@ (800b2d8 <low_level_init+0x278>)
 800b1b4:	4849      	ldr	r0, [pc, #292]	@ (800b2dc <low_level_init+0x27c>)
 800b1b6:	f7f8 f88e 	bl	80032d6 <DP83848_RegisterBusIO>

  /* Initialize the DP83848 ETH PHY */
  if(DP83848_Init(&DP83848) != DP83848_STATUS_OK)
 800b1ba:	4848      	ldr	r0, [pc, #288]	@ (800b2dc <low_level_init+0x27c>)
 800b1bc:	f7f8 f8bd 	bl	800333a <DP83848_Init>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d006      	beq.n	800b1d4 <low_level_init+0x174>
  {
    netif_set_link_down(netif);
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f009 fc24 	bl	8014a14 <netif_set_link_down>
    netif_set_down(netif);
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f009 fbbb 	bl	8014948 <netif_set_down>
 800b1d2:	e06a      	b.n	800b2aa <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800b1d4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d164      	bne.n	800b2a6 <low_level_init+0x246>
  {
    PHYLinkState = DP83848_GetLinkState(&DP83848);
 800b1dc:	483f      	ldr	r0, [pc, #252]	@ (800b2dc <low_level_init+0x27c>)
 800b1de:	f7f8 f8f9 	bl	80033d4 <DP83848_GetLinkState>
 800b1e2:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= DP83848_STATUS_LINK_DOWN)
 800b1e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1ea:	2b01      	cmp	r3, #1
 800b1ec:	dc06      	bgt.n	800b1fc <low_level_init+0x19c>
    {
      netif_set_link_down(netif);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f009 fc10 	bl	8014a14 <netif_set_link_down>
      netif_set_down(netif);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f009 fba7 	bl	8014948 <netif_set_down>
 800b1fa:	e056      	b.n	800b2aa <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800b1fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b200:	3b02      	subs	r3, #2
 800b202:	2b03      	cmp	r3, #3
 800b204:	d82a      	bhi.n	800b25c <low_level_init+0x1fc>
 800b206:	a201      	add	r2, pc, #4	@ (adr r2, 800b20c <low_level_init+0x1ac>)
 800b208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b20c:	0800b21d 	.word	0x0800b21d
 800b210:	0800b22f 	.word	0x0800b22f
 800b214:	0800b23f 	.word	0x0800b23f
 800b218:	0800b24f 	.word	0x0800b24f
      {
      case DP83848_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b21c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b220:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b224:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b228:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b22c:	e01f      	b.n	800b26e <low_level_init+0x20e>
      case DP83848_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b22e:	2300      	movs	r3, #0
 800b230:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b234:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b238:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b23c:	e017      	b.n	800b26e <low_level_init+0x20e>
      case DP83848_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b23e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b242:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b246:	2300      	movs	r3, #0
 800b248:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b24c:	e00f      	b.n	800b26e <low_level_init+0x20e>
      case DP83848_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b24e:	2300      	movs	r3, #0
 800b250:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b254:	2300      	movs	r3, #0
 800b256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b25a:	e008      	b.n	800b26e <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800b25c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b260:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b264:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b268:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b26c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b26e:	f107 0310 	add.w	r3, r7, #16
 800b272:	4619      	mov	r1, r3
 800b274:	480e      	ldr	r0, [pc, #56]	@ (800b2b0 <low_level_init+0x250>)
 800b276:	f7f9 ff89 	bl	800518c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800b27a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b27e:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800b280:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b284:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b286:	f107 0310 	add.w	r3, r7, #16
 800b28a:	4619      	mov	r1, r3
 800b28c:	4808      	ldr	r0, [pc, #32]	@ (800b2b0 <low_level_init+0x250>)
 800b28e:	f7fa f874 	bl	800537a <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800b292:	4807      	ldr	r0, [pc, #28]	@ (800b2b0 <low_level_init+0x250>)
 800b294:	f7f9 fb2e 	bl	80048f4 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f009 fae9 	bl	8014870 <netif_set_up>
    netif_set_link_up(netif);
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f009 fb84 	bl	80149ac <netif_set_link_up>
 800b2a4:	e001      	b.n	800b2aa <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800b2a6:	f7f7 faeb 	bl	8002880 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b2aa:	37a8      	adds	r7, #168	@ 0xa8
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}
 800b2b0:	20006484 	.word	0x20006484
 800b2b4:	40028000 	.word	0x40028000
 800b2b8:	200063dc 	.word	0x200063dc
 800b2bc:	2000633c 	.word	0x2000633c
 800b2c0:	20006534 	.word	0x20006534
 800b2c4:	08022488 	.word	0x08022488
 800b2c8:	2000647c 	.word	0x2000647c
 800b2cc:	20006480 	.word	0x20006480
 800b2d0:	0801f770 	.word	0x0801f770
 800b2d4:	0800b471 	.word	0x0800b471
 800b2d8:	20000014 	.word	0x20000014
 800b2dc:	2000656c 	.word	0x2000656c

0800b2e0 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b092      	sub	sp, #72	@ 0x48
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800b2f8:	f107 030c 	add.w	r3, r7, #12
 800b2fc:	2230      	movs	r2, #48	@ 0x30
 800b2fe:	2100      	movs	r1, #0
 800b300:	4618      	mov	r0, r3
 800b302:	f013 f8c9 	bl	801e498 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800b306:	f107 030c 	add.w	r3, r7, #12
 800b30a:	2230      	movs	r2, #48	@ 0x30
 800b30c:	2100      	movs	r1, #0
 800b30e:	4618      	mov	r0, r3
 800b310:	f013 f8c2 	bl	801e498 <memset>

  for(q = p; q != NULL; q = q->next)
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	643b      	str	r3, [r7, #64]	@ 0x40
 800b318:	e045      	b.n	800b3a6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800b31a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b31c:	2b03      	cmp	r3, #3
 800b31e:	d902      	bls.n	800b326 <low_level_output+0x46>
      return ERR_IF;
 800b320:	f06f 030b 	mvn.w	r3, #11
 800b324:	e07f      	b.n	800b426 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800b326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b328:	6859      	ldr	r1, [r3, #4]
 800b32a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b32c:	4613      	mov	r3, r2
 800b32e:	005b      	lsls	r3, r3, #1
 800b330:	4413      	add	r3, r2
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	3348      	adds	r3, #72	@ 0x48
 800b336:	443b      	add	r3, r7
 800b338:	3b3c      	subs	r3, #60	@ 0x3c
 800b33a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800b33c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b33e:	895b      	ldrh	r3, [r3, #10]
 800b340:	4619      	mov	r1, r3
 800b342:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b344:	4613      	mov	r3, r2
 800b346:	005b      	lsls	r3, r3, #1
 800b348:	4413      	add	r3, r2
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	3348      	adds	r3, #72	@ 0x48
 800b34e:	443b      	add	r3, r7
 800b350:	3b38      	subs	r3, #56	@ 0x38
 800b352:	6019      	str	r1, [r3, #0]

    if(i>0)
 800b354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b356:	2b00      	cmp	r3, #0
 800b358:	d011      	beq.n	800b37e <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800b35a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b35c:	1e5a      	subs	r2, r3, #1
 800b35e:	f107 000c 	add.w	r0, r7, #12
 800b362:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b364:	460b      	mov	r3, r1
 800b366:	005b      	lsls	r3, r3, #1
 800b368:	440b      	add	r3, r1
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	18c1      	adds	r1, r0, r3
 800b36e:	4613      	mov	r3, r2
 800b370:	005b      	lsls	r3, r3, #1
 800b372:	4413      	add	r3, r2
 800b374:	009b      	lsls	r3, r3, #2
 800b376:	3348      	adds	r3, #72	@ 0x48
 800b378:	443b      	add	r3, r7
 800b37a:	3b34      	subs	r3, #52	@ 0x34
 800b37c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800b37e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d109      	bne.n	800b39a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800b386:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b388:	4613      	mov	r3, r2
 800b38a:	005b      	lsls	r3, r3, #1
 800b38c:	4413      	add	r3, r2
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	3348      	adds	r3, #72	@ 0x48
 800b392:	443b      	add	r3, r7
 800b394:	3b34      	subs	r3, #52	@ 0x34
 800b396:	2200      	movs	r2, #0
 800b398:	601a      	str	r2, [r3, #0]
    }

    i++;
 800b39a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b39c:	3301      	adds	r3, #1
 800b39e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800b3a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b3a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1b6      	bne.n	800b31a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	891b      	ldrh	r3, [r3, #8]
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	4b1f      	ldr	r3, [pc, #124]	@ (800b430 <low_level_output+0x150>)
 800b3b4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b3b6:	4a1e      	ldr	r2, [pc, #120]	@ (800b430 <low_level_output+0x150>)
 800b3b8:	f107 030c 	add.w	r3, r7, #12
 800b3bc:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b3be:	4a1c      	ldr	r2, [pc, #112]	@ (800b430 <low_level_output+0x150>)
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b3c4:	6838      	ldr	r0, [r7, #0]
 800b3c6:	f009 ffa9 	bl	801531c <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b3ca:	4919      	ldr	r1, [pc, #100]	@ (800b430 <low_level_output+0x150>)
 800b3cc:	4819      	ldr	r0, [pc, #100]	@ (800b434 <low_level_output+0x154>)
 800b3ce:	f7f9 fb80 	bl	8004ad2 <HAL_ETH_Transmit_IT>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d103      	bne.n	800b3e0 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b3de:	e01b      	b.n	800b418 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b3e0:	4814      	ldr	r0, [pc, #80]	@ (800b434 <low_level_output+0x154>)
 800b3e2:	f7fa f827 	bl	8005434 <HAL_ETH_GetError>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	f003 0302 	and.w	r3, r3, #2
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d00d      	beq.n	800b40c <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b3f0:	4b11      	ldr	r3, [pc, #68]	@ (800b438 <low_level_output+0x158>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f004 f85d 	bl	800f4b8 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b3fe:	480d      	ldr	r0, [pc, #52]	@ (800b434 <low_level_output+0x154>)
 800b400:	f7f9 fd06 	bl	8004e10 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b404:	23fe      	movs	r3, #254	@ 0xfe
 800b406:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b40a:	e005      	b.n	800b418 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b40c:	6838      	ldr	r0, [r7, #0]
 800b40e:	f009 fedf 	bl	80151d0 <pbuf_free>
        errval =  ERR_IF;
 800b412:	23f4      	movs	r3, #244	@ 0xf4
 800b414:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b418:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b41c:	f113 0f02 	cmn.w	r3, #2
 800b420:	d0d3      	beq.n	800b3ca <low_level_output+0xea>

  return errval;
 800b422:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b426:	4618      	mov	r0, r3
 800b428:	3748      	adds	r7, #72	@ 0x48
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	20006534 	.word	0x20006534
 800b434:	20006484 	.word	0x20006484
 800b438:	20006480 	.word	0x20006480

0800b43c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b444:	2300      	movs	r3, #0
 800b446:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b448:	4b07      	ldr	r3, [pc, #28]	@ (800b468 <low_level_input+0x2c>)
 800b44a:	781b      	ldrb	r3, [r3, #0]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d105      	bne.n	800b45c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b450:	f107 030c 	add.w	r3, r7, #12
 800b454:	4619      	mov	r1, r3
 800b456:	4805      	ldr	r0, [pc, #20]	@ (800b46c <low_level_input+0x30>)
 800b458:	f7f9 fb97 	bl	8004b8a <HAL_ETH_ReadData>
  }

  return p;
 800b45c:	68fb      	ldr	r3, [r7, #12]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3710      	adds	r7, #16
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	20006338 	.word	0x20006338
 800b46c:	20006484 	.word	0x20006484

0800b470 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b084      	sub	sp, #16
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b478:	2300      	movs	r3, #0
 800b47a:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b480:	4b0f      	ldr	r3, [pc, #60]	@ (800b4c0 <ethernetif_input+0x50>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f04f 31ff 	mov.w	r1, #4294967295
 800b488:	4618      	mov	r0, r3
 800b48a:	f004 f815 	bl	800f4b8 <osSemaphoreAcquire>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d1f5      	bne.n	800b480 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b494:	68b8      	ldr	r0, [r7, #8]
 800b496:	f7ff ffd1 	bl	800b43c <low_level_input>
 800b49a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d00a      	beq.n	800b4b8 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	691b      	ldr	r3, [r3, #16]
 800b4a6:	68b9      	ldr	r1, [r7, #8]
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	4798      	blx	r3
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d002      	beq.n	800b4b8 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b4b2:	68f8      	ldr	r0, [r7, #12]
 800b4b4:	f009 fe8c 	bl	80151d0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d1ea      	bne.n	800b494 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b4be:	e7df      	b.n	800b480 <ethernetif_input+0x10>
 800b4c0:	2000647c 	.word	0x2000647c

0800b4c4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d106      	bne.n	800b4e0 <ethernetif_init+0x1c>
 800b4d2:	4b0e      	ldr	r3, [pc, #56]	@ (800b50c <ethernetif_init+0x48>)
 800b4d4:	f240 12fd 	movw	r2, #509	@ 0x1fd
 800b4d8:	490d      	ldr	r1, [pc, #52]	@ (800b510 <ethernetif_init+0x4c>)
 800b4da:	480e      	ldr	r0, [pc, #56]	@ (800b514 <ethernetif_init+0x50>)
 800b4dc:	f012 fe48 	bl	801e170 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2273      	movs	r2, #115	@ 0x73
 800b4e4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2274      	movs	r2, #116	@ 0x74
 800b4ec:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	4a09      	ldr	r2, [pc, #36]	@ (800b518 <ethernetif_init+0x54>)
 800b4f4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	4a08      	ldr	r2, [pc, #32]	@ (800b51c <ethernetif_init+0x58>)
 800b4fa:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f7ff fdaf 	bl	800b060 <low_level_init>

  return ERR_OK;
 800b502:	2300      	movs	r3, #0
}
 800b504:	4618      	mov	r0, r3
 800b506:	3708      	adds	r7, #8
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}
 800b50c:	0801f778 	.word	0x0801f778
 800b510:	0801f794 	.word	0x0801f794
 800b514:	0801f7a4 	.word	0x0801f7a4
 800b518:	0801c099 	.word	0x0801c099
 800b51c:	0800b2e1 	.word	0x0800b2e1

0800b520 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b52c:	68f9      	ldr	r1, [r7, #12]
 800b52e:	4809      	ldr	r0, [pc, #36]	@ (800b554 <pbuf_free_custom+0x34>)
 800b530:	f008 ff86 	bl	8014440 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b534:	4b08      	ldr	r3, [pc, #32]	@ (800b558 <pbuf_free_custom+0x38>)
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d107      	bne.n	800b54c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b53c:	4b06      	ldr	r3, [pc, #24]	@ (800b558 <pbuf_free_custom+0x38>)
 800b53e:	2200      	movs	r2, #0
 800b540:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b542:	4b06      	ldr	r3, [pc, #24]	@ (800b55c <pbuf_free_custom+0x3c>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4618      	mov	r0, r3
 800b548:	f004 f808 	bl	800f55c <osSemaphoreRelease>
  }
}
 800b54c:	bf00      	nop
 800b54e:	3710      	adds	r7, #16
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}
 800b554:	08022488 	.word	0x08022488
 800b558:	20006338 	.word	0x20006338
 800b55c:	2000647c 	.word	0x2000647c

0800b560 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b564:	f7f7 fff4 	bl	8003550 <HAL_GetTick>
 800b568:	4603      	mov	r3, r0
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	bd80      	pop	{r7, pc}
	...

0800b570 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b08e      	sub	sp, #56	@ 0x38
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b578:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b57c:	2200      	movs	r2, #0
 800b57e:	601a      	str	r2, [r3, #0]
 800b580:	605a      	str	r2, [r3, #4]
 800b582:	609a      	str	r2, [r3, #8]
 800b584:	60da      	str	r2, [r3, #12]
 800b586:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	4a46      	ldr	r2, [pc, #280]	@ (800b6a8 <HAL_ETH_MspInit+0x138>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	f040 8085 	bne.w	800b69e <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b594:	2300      	movs	r3, #0
 800b596:	623b      	str	r3, [r7, #32]
 800b598:	4b44      	ldr	r3, [pc, #272]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b59a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b59c:	4a43      	ldr	r2, [pc, #268]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b59e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b5a2:	6313      	str	r3, [r2, #48]	@ 0x30
 800b5a4:	4b41      	ldr	r3, [pc, #260]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5ac:	623b      	str	r3, [r7, #32]
 800b5ae:	6a3b      	ldr	r3, [r7, #32]
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	61fb      	str	r3, [r7, #28]
 800b5b4:	4b3d      	ldr	r3, [pc, #244]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5b8:	4a3c      	ldr	r2, [pc, #240]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b5be:	6313      	str	r3, [r2, #48]	@ 0x30
 800b5c0:	4b3a      	ldr	r3, [pc, #232]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b5c8:	61fb      	str	r3, [r7, #28]
 800b5ca:	69fb      	ldr	r3, [r7, #28]
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	61bb      	str	r3, [r7, #24]
 800b5d0:	4b36      	ldr	r3, [pc, #216]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5d4:	4a35      	ldr	r2, [pc, #212]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b5da:	6313      	str	r3, [r2, #48]	@ 0x30
 800b5dc:	4b33      	ldr	r3, [pc, #204]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b5e4:	61bb      	str	r3, [r7, #24]
 800b5e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	617b      	str	r3, [r7, #20]
 800b5ec:	4b2f      	ldr	r3, [pc, #188]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5f0:	4a2e      	ldr	r2, [pc, #184]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5f2:	f043 0304 	orr.w	r3, r3, #4
 800b5f6:	6313      	str	r3, [r2, #48]	@ 0x30
 800b5f8:	4b2c      	ldr	r3, [pc, #176]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b5fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5fc:	f003 0304 	and.w	r3, r3, #4
 800b600:	617b      	str	r3, [r7, #20]
 800b602:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b604:	2300      	movs	r3, #0
 800b606:	613b      	str	r3, [r7, #16]
 800b608:	4b28      	ldr	r3, [pc, #160]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b60a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b60c:	4a27      	ldr	r2, [pc, #156]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b60e:	f043 0301 	orr.w	r3, r3, #1
 800b612:	6313      	str	r3, [r2, #48]	@ 0x30
 800b614:	4b25      	ldr	r3, [pc, #148]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b618:	f003 0301 	and.w	r3, r3, #1
 800b61c:	613b      	str	r3, [r7, #16]
 800b61e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b620:	2300      	movs	r3, #0
 800b622:	60fb      	str	r3, [r7, #12]
 800b624:	4b21      	ldr	r3, [pc, #132]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b628:	4a20      	ldr	r2, [pc, #128]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b62a:	f043 0302 	orr.w	r3, r3, #2
 800b62e:	6313      	str	r3, [r2, #48]	@ 0x30
 800b630:	4b1e      	ldr	r3, [pc, #120]	@ (800b6ac <HAL_ETH_MspInit+0x13c>)
 800b632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b634:	f003 0302 	and.w	r3, r3, #2
 800b638:	60fb      	str	r3, [r7, #12]
 800b63a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b63c:	2332      	movs	r3, #50	@ 0x32
 800b63e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b640:	2302      	movs	r3, #2
 800b642:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b644:	2300      	movs	r3, #0
 800b646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b648:	2303      	movs	r3, #3
 800b64a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b64c:	230b      	movs	r3, #11
 800b64e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b654:	4619      	mov	r1, r3
 800b656:	4816      	ldr	r0, [pc, #88]	@ (800b6b0 <HAL_ETH_MspInit+0x140>)
 800b658:	f7fa fb28 	bl	8005cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b65c:	2386      	movs	r3, #134	@ 0x86
 800b65e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b660:	2302      	movs	r3, #2
 800b662:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b664:	2300      	movs	r3, #0
 800b666:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b668:	2303      	movs	r3, #3
 800b66a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b66c:	230b      	movs	r3, #11
 800b66e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b670:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b674:	4619      	mov	r1, r3
 800b676:	480f      	ldr	r0, [pc, #60]	@ (800b6b4 <HAL_ETH_MspInit+0x144>)
 800b678:	f7fa fb18 	bl	8005cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800b67c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800b680:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b682:	2302      	movs	r3, #2
 800b684:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b686:	2300      	movs	r3, #0
 800b688:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b68a:	2303      	movs	r3, #3
 800b68c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b68e:	230b      	movs	r3, #11
 800b690:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b692:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b696:	4619      	mov	r1, r3
 800b698:	4807      	ldr	r0, [pc, #28]	@ (800b6b8 <HAL_ETH_MspInit+0x148>)
 800b69a:	f7fa fb07 	bl	8005cac <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b69e:	bf00      	nop
 800b6a0:	3738      	adds	r7, #56	@ 0x38
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	bf00      	nop
 800b6a8:	40028000 	.word	0x40028000
 800b6ac:	40023800 	.word	0x40023800
 800b6b0:	40020800 	.word	0x40020800
 800b6b4:	40020000 	.word	0x40020000
 800b6b8:	40020400 	.word	0x40020400

0800b6bc <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b6c0:	4802      	ldr	r0, [pc, #8]	@ (800b6cc <ETH_PHY_IO_Init+0x10>)
 800b6c2:	f7f9 fe75 	bl	80053b0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	bd80      	pop	{r7, pc}
 800b6cc:	20006484 	.word	0x20006484

0800b6d0 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	af00      	add	r7, sp, #0
  return 0;
 800b6d4:	2300      	movs	r3, #0
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr

0800b6e0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b084      	sub	sp, #16
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	60f8      	str	r0, [r7, #12]
 800b6e8:	60b9      	str	r1, [r7, #8]
 800b6ea:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	68ba      	ldr	r2, [r7, #8]
 800b6f0:	68f9      	ldr	r1, [r7, #12]
 800b6f2:	4807      	ldr	r0, [pc, #28]	@ (800b710 <ETH_PHY_IO_ReadReg+0x30>)
 800b6f4:	f7f9 fcb6 	bl	8005064 <HAL_ETH_ReadPHYRegister>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d002      	beq.n	800b704 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b6fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b702:	e000      	b.n	800b706 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b704:	2300      	movs	r3, #0
}
 800b706:	4618      	mov	r0, r3
 800b708:	3710      	adds	r7, #16
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop
 800b710:	20006484 	.word	0x20006484

0800b714 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b084      	sub	sp, #16
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	68ba      	ldr	r2, [r7, #8]
 800b724:	68f9      	ldr	r1, [r7, #12]
 800b726:	4807      	ldr	r0, [pc, #28]	@ (800b744 <ETH_PHY_IO_WriteReg+0x30>)
 800b728:	f7f9 fce7 	bl	80050fa <HAL_ETH_WritePHYRegister>
 800b72c:	4603      	mov	r3, r0
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d002      	beq.n	800b738 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b732:	f04f 33ff 	mov.w	r3, #4294967295
 800b736:	e000      	b.n	800b73a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b738:	2300      	movs	r3, #0
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3710      	adds	r7, #16
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}
 800b742:	bf00      	nop
 800b744:	20006484 	.word	0x20006484

0800b748 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b74c:	f7f7 ff00 	bl	8003550 <HAL_GetTick>
 800b750:	4603      	mov	r3, r0
}
 800b752:	4618      	mov	r0, r3
 800b754:	bd80      	pop	{r7, pc}
	...

0800b758 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b0a0      	sub	sp, #128	@ 0x80
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b760:	f107 0308 	add.w	r3, r7, #8
 800b764:	2264      	movs	r2, #100	@ 0x64
 800b766:	2100      	movs	r1, #0
 800b768:	4618      	mov	r0, r3
 800b76a:	f012 fe95 	bl	801e498 <memset>
  int32_t PHYLinkState = 0;
 800b76e:	2300      	movs	r3, #0
 800b770:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b772:	2300      	movs	r3, #0
 800b774:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b776:	2300      	movs	r3, #0
 800b778:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b77a:	2300      	movs	r3, #0
 800b77c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800b782:	483a      	ldr	r0, [pc, #232]	@ (800b86c <ethernet_link_thread+0x114>)
 800b784:	f7f7 fe26 	bl	80033d4 <DP83848_GetLinkState>
 800b788:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= DP83848_STATUS_LINK_DOWN))
 800b78a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b78c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b790:	089b      	lsrs	r3, r3, #2
 800b792:	f003 0301 	and.w	r3, r3, #1
 800b796:	b2db      	uxtb	r3, r3
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d00c      	beq.n	800b7b6 <ethernet_link_thread+0x5e>
 800b79c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	dc09      	bgt.n	800b7b6 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b7a2:	4833      	ldr	r0, [pc, #204]	@ (800b870 <ethernet_link_thread+0x118>)
 800b7a4:	f7f9 f916 	bl	80049d4 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b7a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b7aa:	f009 f8cd 	bl	8014948 <netif_set_down>
    netif_set_link_down(netif);
 800b7ae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b7b0:	f009 f930 	bl	8014a14 <netif_set_link_down>
 800b7b4:	e055      	b.n	800b862 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > DP83848_STATUS_LINK_DOWN))
 800b7b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b7bc:	f003 0304 	and.w	r3, r3, #4
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d14e      	bne.n	800b862 <ethernet_link_thread+0x10a>
 800b7c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	dd4b      	ble.n	800b862 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800b7ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7cc:	3b02      	subs	r3, #2
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d82a      	bhi.n	800b828 <ethernet_link_thread+0xd0>
 800b7d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b7d8 <ethernet_link_thread+0x80>)
 800b7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d8:	0800b7e9 	.word	0x0800b7e9
 800b7dc:	0800b7fb 	.word	0x0800b7fb
 800b7e0:	0800b80b 	.word	0x0800b80b
 800b7e4:	0800b81b 	.word	0x0800b81b
    {
    case DP83848_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b7e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b7ec:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b7ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b7f2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b7f8:	e017      	b.n	800b82a <ethernet_link_thread+0xd2>
    case DP83848_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b7fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b802:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b804:	2301      	movs	r3, #1
 800b806:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b808:	e00f      	b.n	800b82a <ethernet_link_thread+0xd2>
    case DP83848_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b80a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b80e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b810:	2300      	movs	r3, #0
 800b812:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b814:	2301      	movs	r3, #1
 800b816:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b818:	e007      	b.n	800b82a <ethernet_link_thread+0xd2>
    case DP83848_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b81a:	2300      	movs	r3, #0
 800b81c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b81e:	2300      	movs	r3, #0
 800b820:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b822:	2301      	movs	r3, #1
 800b824:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b826:	e000      	b.n	800b82a <ethernet_link_thread+0xd2>
    default:
      break;
 800b828:	bf00      	nop
    }

    if(linkchanged)
 800b82a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d018      	beq.n	800b862 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b830:	f107 0308 	add.w	r3, r7, #8
 800b834:	4619      	mov	r1, r3
 800b836:	480e      	ldr	r0, [pc, #56]	@ (800b870 <ethernet_link_thread+0x118>)
 800b838:	f7f9 fca8 	bl	800518c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b83c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b83e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800b840:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b842:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b844:	f107 0308 	add.w	r3, r7, #8
 800b848:	4619      	mov	r1, r3
 800b84a:	4809      	ldr	r0, [pc, #36]	@ (800b870 <ethernet_link_thread+0x118>)
 800b84c:	f7f9 fd95 	bl	800537a <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800b850:	4807      	ldr	r0, [pc, #28]	@ (800b870 <ethernet_link_thread+0x118>)
 800b852:	f7f9 f84f 	bl	80048f4 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800b856:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b858:	f009 f80a 	bl	8014870 <netif_set_up>
      netif_set_link_up(netif);
 800b85c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b85e:	f009 f8a5 	bl	80149ac <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800b862:	2064      	movs	r0, #100	@ 0x64
 800b864:	f003 fb8f 	bl	800ef86 <osDelay>
  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800b868:	e78b      	b.n	800b782 <ethernet_link_thread+0x2a>
 800b86a:	bf00      	nop
 800b86c:	2000656c 	.word	0x2000656c
 800b870:	20006484 	.word	0x20006484

0800b874 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b086      	sub	sp, #24
 800b878:	af02      	add	r7, sp, #8
 800b87a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b87c:	4812      	ldr	r0, [pc, #72]	@ (800b8c8 <HAL_ETH_RxAllocateCallback+0x54>)
 800b87e:	f008 fd6b 	bl	8014358 <memp_malloc_pool>
 800b882:	60f8      	str	r0, [r7, #12]
  if (p)
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d014      	beq.n	800b8b4 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f103 0220 	add.w	r2, r3, #32
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	4a0d      	ldr	r2, [pc, #52]	@ (800b8cc <HAL_ETH_RxAllocateCallback+0x58>)
 800b898:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b8a2:	9201      	str	r2, [sp, #4]
 800b8a4:	9300      	str	r3, [sp, #0]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2241      	movs	r2, #65	@ 0x41
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	f009 fad5 	bl	8014e5c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b8b2:	e005      	b.n	800b8c0 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b8b4:	4b06      	ldr	r3, [pc, #24]	@ (800b8d0 <HAL_ETH_RxAllocateCallback+0x5c>)
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	601a      	str	r2, [r3, #0]
}
 800b8c0:	bf00      	nop
 800b8c2:	3710      	adds	r7, #16
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	08022488 	.word	0x08022488
 800b8cc:	0800b521 	.word	0x0800b521
 800b8d0:	20006338 	.word	0x20006338

0800b8d4 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b089      	sub	sp, #36	@ 0x24
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	60f8      	str	r0, [r7, #12]
 800b8dc:	60b9      	str	r1, [r7, #8]
 800b8de:	607a      	str	r2, [r7, #4]
 800b8e0:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	3b20      	subs	r3, #32
 800b8f2:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800b8f4:	69fb      	ldr	r3, [r7, #28]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b8fa:	69fb      	ldr	r3, [r7, #28]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b900:	69fb      	ldr	r3, [r7, #28]
 800b902:	887a      	ldrh	r2, [r7, #2]
 800b904:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b906:	69bb      	ldr	r3, [r7, #24]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d103      	bne.n	800b916 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b90e:	69bb      	ldr	r3, [r7, #24]
 800b910:	69fa      	ldr	r2, [r7, #28]
 800b912:	601a      	str	r2, [r3, #0]
 800b914:	e003      	b.n	800b91e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	69fa      	ldr	r2, [r7, #28]
 800b91c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b91e:	697b      	ldr	r3, [r7, #20]
 800b920:	69fa      	ldr	r2, [r7, #28]
 800b922:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b924:	69bb      	ldr	r3, [r7, #24]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	61fb      	str	r3, [r7, #28]
 800b92a:	e009      	b.n	800b940 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	891a      	ldrh	r2, [r3, #8]
 800b930:	887b      	ldrh	r3, [r7, #2]
 800b932:	4413      	add	r3, r2
 800b934:	b29a      	uxth	r2, r3
 800b936:	69fb      	ldr	r3, [r7, #28]
 800b938:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b93a:	69fb      	ldr	r3, [r7, #28]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	61fb      	str	r3, [r7, #28]
 800b940:	69fb      	ldr	r3, [r7, #28]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d1f2      	bne.n	800b92c <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b946:	bf00      	nop
 800b948:	bf00      	nop
 800b94a:	3724      	adds	r7, #36	@ 0x24
 800b94c:	46bd      	mov	sp, r7
 800b94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b952:	4770      	bx	lr

0800b954 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b082      	sub	sp, #8
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f009 fc37 	bl	80151d0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800b962:	bf00      	nop
 800b964:	3708      	adds	r7, #8
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}
	...

0800b96c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b084      	sub	sp, #16
 800b970:	af00      	add	r7, sp, #0
 800b972:	4603      	mov	r3, r0
 800b974:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b976:	79fb      	ldrb	r3, [r7, #7]
 800b978:	4a08      	ldr	r2, [pc, #32]	@ (800b99c <disk_status+0x30>)
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	4413      	add	r3, r2
 800b97e:	685b      	ldr	r3, [r3, #4]
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	79fa      	ldrb	r2, [r7, #7]
 800b984:	4905      	ldr	r1, [pc, #20]	@ (800b99c <disk_status+0x30>)
 800b986:	440a      	add	r2, r1
 800b988:	7a12      	ldrb	r2, [r2, #8]
 800b98a:	4610      	mov	r0, r2
 800b98c:	4798      	blx	r3
 800b98e:	4603      	mov	r3, r0
 800b990:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b992:	7bfb      	ldrb	r3, [r7, #15]
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	200065b4 	.word	0x200065b4

0800b9a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b084      	sub	sp, #16
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b9ae:	79fb      	ldrb	r3, [r7, #7]
 800b9b0:	4a0e      	ldr	r2, [pc, #56]	@ (800b9ec <disk_initialize+0x4c>)
 800b9b2:	5cd3      	ldrb	r3, [r2, r3]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d114      	bne.n	800b9e2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b9b8:	79fb      	ldrb	r3, [r7, #7]
 800b9ba:	4a0c      	ldr	r2, [pc, #48]	@ (800b9ec <disk_initialize+0x4c>)
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	4413      	add	r3, r2
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	79fa      	ldrb	r2, [r7, #7]
 800b9c6:	4909      	ldr	r1, [pc, #36]	@ (800b9ec <disk_initialize+0x4c>)
 800b9c8:	440a      	add	r2, r1
 800b9ca:	7a12      	ldrb	r2, [r2, #8]
 800b9cc:	4610      	mov	r0, r2
 800b9ce:	4798      	blx	r3
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800b9d4:	7bfb      	ldrb	r3, [r7, #15]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d103      	bne.n	800b9e2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800b9da:	79fb      	ldrb	r3, [r7, #7]
 800b9dc:	4a03      	ldr	r2, [pc, #12]	@ (800b9ec <disk_initialize+0x4c>)
 800b9de:	2101      	movs	r1, #1
 800b9e0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800b9e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3710      	adds	r7, #16
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}
 800b9ec:	200065b4 	.word	0x200065b4

0800b9f0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b9f0:	b590      	push	{r4, r7, lr}
 800b9f2:	b087      	sub	sp, #28
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60b9      	str	r1, [r7, #8]
 800b9f8:	607a      	str	r2, [r7, #4]
 800b9fa:	603b      	str	r3, [r7, #0]
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ba00:	7bfb      	ldrb	r3, [r7, #15]
 800ba02:	4a0a      	ldr	r2, [pc, #40]	@ (800ba2c <disk_read+0x3c>)
 800ba04:	009b      	lsls	r3, r3, #2
 800ba06:	4413      	add	r3, r2
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	689c      	ldr	r4, [r3, #8]
 800ba0c:	7bfb      	ldrb	r3, [r7, #15]
 800ba0e:	4a07      	ldr	r2, [pc, #28]	@ (800ba2c <disk_read+0x3c>)
 800ba10:	4413      	add	r3, r2
 800ba12:	7a18      	ldrb	r0, [r3, #8]
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	68b9      	ldr	r1, [r7, #8]
 800ba1a:	47a0      	blx	r4
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ba20:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	371c      	adds	r7, #28
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd90      	pop	{r4, r7, pc}
 800ba2a:	bf00      	nop
 800ba2c:	200065b4 	.word	0x200065b4

0800ba30 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ba30:	b590      	push	{r4, r7, lr}
 800ba32:	b087      	sub	sp, #28
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60b9      	str	r1, [r7, #8]
 800ba38:	607a      	str	r2, [r7, #4]
 800ba3a:	603b      	str	r3, [r7, #0]
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ba40:	7bfb      	ldrb	r3, [r7, #15]
 800ba42:	4a0a      	ldr	r2, [pc, #40]	@ (800ba6c <disk_write+0x3c>)
 800ba44:	009b      	lsls	r3, r3, #2
 800ba46:	4413      	add	r3, r2
 800ba48:	685b      	ldr	r3, [r3, #4]
 800ba4a:	68dc      	ldr	r4, [r3, #12]
 800ba4c:	7bfb      	ldrb	r3, [r7, #15]
 800ba4e:	4a07      	ldr	r2, [pc, #28]	@ (800ba6c <disk_write+0x3c>)
 800ba50:	4413      	add	r3, r2
 800ba52:	7a18      	ldrb	r0, [r3, #8]
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	68b9      	ldr	r1, [r7, #8]
 800ba5a:	47a0      	blx	r4
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ba60:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	371c      	adds	r7, #28
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd90      	pop	{r4, r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	200065b4 	.word	0x200065b4

0800ba70 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ba70:	b480      	push	{r7}
 800ba72:	b085      	sub	sp, #20
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ba80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ba84:	021b      	lsls	r3, r3, #8
 800ba86:	b21a      	sxth	r2, r3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	b21b      	sxth	r3, r3
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	b21b      	sxth	r3, r3
 800ba92:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ba94:	89fb      	ldrh	r3, [r7, #14]
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3714      	adds	r7, #20
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa0:	4770      	bx	lr

0800baa2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800baa2:	b480      	push	{r7}
 800baa4:	b085      	sub	sp, #20
 800baa6:	af00      	add	r7, sp, #0
 800baa8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	3303      	adds	r3, #3
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	021b      	lsls	r3, r3, #8
 800bab6:	687a      	ldr	r2, [r7, #4]
 800bab8:	3202      	adds	r2, #2
 800baba:	7812      	ldrb	r2, [r2, #0]
 800babc:	4313      	orrs	r3, r2
 800babe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	021b      	lsls	r3, r3, #8
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	3201      	adds	r2, #1
 800bac8:	7812      	ldrb	r2, [r2, #0]
 800baca:	4313      	orrs	r3, r2
 800bacc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	021b      	lsls	r3, r3, #8
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	7812      	ldrb	r2, [r2, #0]
 800bad6:	4313      	orrs	r3, r2
 800bad8:	60fb      	str	r3, [r7, #12]
	return rv;
 800bada:	68fb      	ldr	r3, [r7, #12]
}
 800badc:	4618      	mov	r0, r3
 800bade:	3714      	adds	r7, #20
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr

0800bae8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bae8:	b480      	push	{r7}
 800baea:	b083      	sub	sp, #12
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
 800baf0:	460b      	mov	r3, r1
 800baf2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	1c5a      	adds	r2, r3, #1
 800baf8:	607a      	str	r2, [r7, #4]
 800bafa:	887a      	ldrh	r2, [r7, #2]
 800bafc:	b2d2      	uxtb	r2, r2
 800bafe:	701a      	strb	r2, [r3, #0]
 800bb00:	887b      	ldrh	r3, [r7, #2]
 800bb02:	0a1b      	lsrs	r3, r3, #8
 800bb04:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	1c5a      	adds	r2, r3, #1
 800bb0a:	607a      	str	r2, [r7, #4]
 800bb0c:	887a      	ldrh	r2, [r7, #2]
 800bb0e:	b2d2      	uxtb	r2, r2
 800bb10:	701a      	strb	r2, [r3, #0]
}
 800bb12:	bf00      	nop
 800bb14:	370c      	adds	r7, #12
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr

0800bb1e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bb1e:	b480      	push	{r7}
 800bb20:	b083      	sub	sp, #12
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	6078      	str	r0, [r7, #4]
 800bb26:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	607a      	str	r2, [r7, #4]
 800bb2e:	683a      	ldr	r2, [r7, #0]
 800bb30:	b2d2      	uxtb	r2, r2
 800bb32:	701a      	strb	r2, [r3, #0]
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	0a1b      	lsrs	r3, r3, #8
 800bb38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	1c5a      	adds	r2, r3, #1
 800bb3e:	607a      	str	r2, [r7, #4]
 800bb40:	683a      	ldr	r2, [r7, #0]
 800bb42:	b2d2      	uxtb	r2, r2
 800bb44:	701a      	strb	r2, [r3, #0]
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	0a1b      	lsrs	r3, r3, #8
 800bb4a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	1c5a      	adds	r2, r3, #1
 800bb50:	607a      	str	r2, [r7, #4]
 800bb52:	683a      	ldr	r2, [r7, #0]
 800bb54:	b2d2      	uxtb	r2, r2
 800bb56:	701a      	strb	r2, [r3, #0]
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	0a1b      	lsrs	r3, r3, #8
 800bb5c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	1c5a      	adds	r2, r3, #1
 800bb62:	607a      	str	r2, [r7, #4]
 800bb64:	683a      	ldr	r2, [r7, #0]
 800bb66:	b2d2      	uxtb	r2, r2
 800bb68:	701a      	strb	r2, [r3, #0]
}
 800bb6a:	bf00      	nop
 800bb6c:	370c      	adds	r7, #12
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bb76:	b480      	push	{r7}
 800bb78:	b087      	sub	sp, #28
 800bb7a:	af00      	add	r7, sp, #0
 800bb7c:	60f8      	str	r0, [r7, #12]
 800bb7e:	60b9      	str	r1, [r7, #8]
 800bb80:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d00d      	beq.n	800bbac <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bb90:	693a      	ldr	r2, [r7, #16]
 800bb92:	1c53      	adds	r3, r2, #1
 800bb94:	613b      	str	r3, [r7, #16]
 800bb96:	697b      	ldr	r3, [r7, #20]
 800bb98:	1c59      	adds	r1, r3, #1
 800bb9a:	6179      	str	r1, [r7, #20]
 800bb9c:	7812      	ldrb	r2, [r2, #0]
 800bb9e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	3b01      	subs	r3, #1
 800bba4:	607b      	str	r3, [r7, #4]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d1f1      	bne.n	800bb90 <mem_cpy+0x1a>
	}
}
 800bbac:	bf00      	nop
 800bbae:	371c      	adds	r7, #28
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bbb8:	b480      	push	{r7}
 800bbba:	b087      	sub	sp, #28
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	60b9      	str	r1, [r7, #8]
 800bbc2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	1c5a      	adds	r2, r3, #1
 800bbcc:	617a      	str	r2, [r7, #20]
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	b2d2      	uxtb	r2, r2
 800bbd2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	607b      	str	r3, [r7, #4]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d1f3      	bne.n	800bbc8 <mem_set+0x10>
}
 800bbe0:	bf00      	nop
 800bbe2:	bf00      	nop
 800bbe4:	371c      	adds	r7, #28
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bbee:	b480      	push	{r7}
 800bbf0:	b089      	sub	sp, #36	@ 0x24
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	60f8      	str	r0, [r7, #12]
 800bbf6:	60b9      	str	r1, [r7, #8]
 800bbf8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	61fb      	str	r3, [r7, #28]
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bc02:	2300      	movs	r3, #0
 800bc04:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bc06:	69fb      	ldr	r3, [r7, #28]
 800bc08:	1c5a      	adds	r2, r3, #1
 800bc0a:	61fa      	str	r2, [r7, #28]
 800bc0c:	781b      	ldrb	r3, [r3, #0]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	1c5a      	adds	r2, r3, #1
 800bc14:	61ba      	str	r2, [r7, #24]
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	1acb      	subs	r3, r1, r3
 800bc1a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	607b      	str	r3, [r7, #4]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d002      	beq.n	800bc2e <mem_cmp+0x40>
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d0eb      	beq.n	800bc06 <mem_cmp+0x18>

	return r;
 800bc2e:	697b      	ldr	r3, [r7, #20]
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3724      	adds	r7, #36	@ 0x24
 800bc34:	46bd      	mov	sp, r7
 800bc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3a:	4770      	bx	lr

0800bc3c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bc3c:	b480      	push	{r7}
 800bc3e:	b083      	sub	sp, #12
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
 800bc44:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bc46:	e002      	b.n	800bc4e <chk_chr+0x12>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	607b      	str	r3, [r7, #4]
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d005      	beq.n	800bc62 <chk_chr+0x26>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	781b      	ldrb	r3, [r3, #0]
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d1f2      	bne.n	800bc48 <chk_chr+0xc>
	return *str;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	781b      	ldrb	r3, [r3, #0]
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	370c      	adds	r7, #12
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc70:	4770      	bx	lr

0800bc72 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b082      	sub	sp, #8
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d009      	beq.n	800bc94 <lock_fs+0x22>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	691b      	ldr	r3, [r3, #16]
 800bc84:	4618      	mov	r0, r3
 800bc86:	f002 ff36 	bl	800eaf6 <ff_req_grant>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d001      	beq.n	800bc94 <lock_fs+0x22>
 800bc90:	2301      	movs	r3, #1
 800bc92:	e000      	b.n	800bc96 <lock_fs+0x24>
 800bc94:	2300      	movs	r3, #0
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3708      	adds	r7, #8
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800bc9e:	b580      	push	{r7, lr}
 800bca0:	b082      	sub	sp, #8
 800bca2:	af00      	add	r7, sp, #0
 800bca4:	6078      	str	r0, [r7, #4]
 800bca6:	460b      	mov	r3, r1
 800bca8:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d00d      	beq.n	800bccc <unlock_fs+0x2e>
 800bcb0:	78fb      	ldrb	r3, [r7, #3]
 800bcb2:	2b0c      	cmp	r3, #12
 800bcb4:	d00a      	beq.n	800bccc <unlock_fs+0x2e>
 800bcb6:	78fb      	ldrb	r3, [r7, #3]
 800bcb8:	2b0b      	cmp	r3, #11
 800bcba:	d007      	beq.n	800bccc <unlock_fs+0x2e>
 800bcbc:	78fb      	ldrb	r3, [r7, #3]
 800bcbe:	2b0f      	cmp	r3, #15
 800bcc0:	d004      	beq.n	800bccc <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	691b      	ldr	r3, [r3, #16]
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f002 ff2a 	bl	800eb20 <ff_rel_grant>
	}
}
 800bccc:	bf00      	nop
 800bcce:	3708      	adds	r7, #8
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	b085      	sub	sp, #20
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
 800bcdc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bcde:	2300      	movs	r3, #0
 800bce0:	60bb      	str	r3, [r7, #8]
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	60fb      	str	r3, [r7, #12]
 800bce6:	e029      	b.n	800bd3c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bce8:	4a27      	ldr	r2, [pc, #156]	@ (800bd88 <chk_lock+0xb4>)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	011b      	lsls	r3, r3, #4
 800bcee:	4413      	add	r3, r2
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d01d      	beq.n	800bd32 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bcf6:	4a24      	ldr	r2, [pc, #144]	@ (800bd88 <chk_lock+0xb4>)
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	011b      	lsls	r3, r3, #4
 800bcfc:	4413      	add	r3, r2
 800bcfe:	681a      	ldr	r2, [r3, #0]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d116      	bne.n	800bd36 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bd08:	4a1f      	ldr	r2, [pc, #124]	@ (800bd88 <chk_lock+0xb4>)
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	011b      	lsls	r3, r3, #4
 800bd0e:	4413      	add	r3, r2
 800bd10:	3304      	adds	r3, #4
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d10c      	bne.n	800bd36 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bd1c:	4a1a      	ldr	r2, [pc, #104]	@ (800bd88 <chk_lock+0xb4>)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	011b      	lsls	r3, r3, #4
 800bd22:	4413      	add	r3, r2
 800bd24:	3308      	adds	r3, #8
 800bd26:	681a      	ldr	r2, [r3, #0]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d102      	bne.n	800bd36 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bd30:	e007      	b.n	800bd42 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bd32:	2301      	movs	r3, #1
 800bd34:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	3301      	adds	r3, #1
 800bd3a:	60fb      	str	r3, [r7, #12]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d9d2      	bls.n	800bce8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2b02      	cmp	r3, #2
 800bd46:	d109      	bne.n	800bd5c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d102      	bne.n	800bd54 <chk_lock+0x80>
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	d101      	bne.n	800bd58 <chk_lock+0x84>
 800bd54:	2300      	movs	r3, #0
 800bd56:	e010      	b.n	800bd7a <chk_lock+0xa6>
 800bd58:	2312      	movs	r3, #18
 800bd5a:	e00e      	b.n	800bd7a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d108      	bne.n	800bd74 <chk_lock+0xa0>
 800bd62:	4a09      	ldr	r2, [pc, #36]	@ (800bd88 <chk_lock+0xb4>)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	011b      	lsls	r3, r3, #4
 800bd68:	4413      	add	r3, r2
 800bd6a:	330c      	adds	r3, #12
 800bd6c:	881b      	ldrh	r3, [r3, #0]
 800bd6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd72:	d101      	bne.n	800bd78 <chk_lock+0xa4>
 800bd74:	2310      	movs	r3, #16
 800bd76:	e000      	b.n	800bd7a <chk_lock+0xa6>
 800bd78:	2300      	movs	r3, #0
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3714      	adds	r7, #20
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd84:	4770      	bx	lr
 800bd86:	bf00      	nop
 800bd88:	20006594 	.word	0x20006594

0800bd8c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bd8c:	b480      	push	{r7}
 800bd8e:	b083      	sub	sp, #12
 800bd90:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bd92:	2300      	movs	r3, #0
 800bd94:	607b      	str	r3, [r7, #4]
 800bd96:	e002      	b.n	800bd9e <enq_lock+0x12>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	3301      	adds	r3, #1
 800bd9c:	607b      	str	r3, [r7, #4]
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	d806      	bhi.n	800bdb2 <enq_lock+0x26>
 800bda4:	4a09      	ldr	r2, [pc, #36]	@ (800bdcc <enq_lock+0x40>)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	011b      	lsls	r3, r3, #4
 800bdaa:	4413      	add	r3, r2
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d1f2      	bne.n	800bd98 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2b02      	cmp	r3, #2
 800bdb6:	bf14      	ite	ne
 800bdb8:	2301      	movne	r3, #1
 800bdba:	2300      	moveq	r3, #0
 800bdbc:	b2db      	uxtb	r3, r3
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	370c      	adds	r7, #12
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc8:	4770      	bx	lr
 800bdca:	bf00      	nop
 800bdcc:	20006594 	.word	0x20006594

0800bdd0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b085      	sub	sp, #20
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bdda:	2300      	movs	r3, #0
 800bddc:	60fb      	str	r3, [r7, #12]
 800bdde:	e01f      	b.n	800be20 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bde0:	4a41      	ldr	r2, [pc, #260]	@ (800bee8 <inc_lock+0x118>)
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	011b      	lsls	r3, r3, #4
 800bde6:	4413      	add	r3, r2
 800bde8:	681a      	ldr	r2, [r3, #0]
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	429a      	cmp	r2, r3
 800bdf0:	d113      	bne.n	800be1a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bdf2:	4a3d      	ldr	r2, [pc, #244]	@ (800bee8 <inc_lock+0x118>)
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	011b      	lsls	r3, r3, #4
 800bdf8:	4413      	add	r3, r2
 800bdfa:	3304      	adds	r3, #4
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800be02:	429a      	cmp	r2, r3
 800be04:	d109      	bne.n	800be1a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800be06:	4a38      	ldr	r2, [pc, #224]	@ (800bee8 <inc_lock+0x118>)
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	011b      	lsls	r3, r3, #4
 800be0c:	4413      	add	r3, r2
 800be0e:	3308      	adds	r3, #8
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800be16:	429a      	cmp	r2, r3
 800be18:	d006      	beq.n	800be28 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	3301      	adds	r3, #1
 800be1e:	60fb      	str	r3, [r7, #12]
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	2b01      	cmp	r3, #1
 800be24:	d9dc      	bls.n	800bde0 <inc_lock+0x10>
 800be26:	e000      	b.n	800be2a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800be28:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	2b02      	cmp	r3, #2
 800be2e:	d132      	bne.n	800be96 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800be30:	2300      	movs	r3, #0
 800be32:	60fb      	str	r3, [r7, #12]
 800be34:	e002      	b.n	800be3c <inc_lock+0x6c>
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	3301      	adds	r3, #1
 800be3a:	60fb      	str	r3, [r7, #12]
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d806      	bhi.n	800be50 <inc_lock+0x80>
 800be42:	4a29      	ldr	r2, [pc, #164]	@ (800bee8 <inc_lock+0x118>)
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	011b      	lsls	r3, r3, #4
 800be48:	4413      	add	r3, r2
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1f2      	bne.n	800be36 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2b02      	cmp	r3, #2
 800be54:	d101      	bne.n	800be5a <inc_lock+0x8a>
 800be56:	2300      	movs	r3, #0
 800be58:	e040      	b.n	800bedc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681a      	ldr	r2, [r3, #0]
 800be5e:	4922      	ldr	r1, [pc, #136]	@ (800bee8 <inc_lock+0x118>)
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	011b      	lsls	r3, r3, #4
 800be64:	440b      	add	r3, r1
 800be66:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	689a      	ldr	r2, [r3, #8]
 800be6c:	491e      	ldr	r1, [pc, #120]	@ (800bee8 <inc_lock+0x118>)
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	011b      	lsls	r3, r3, #4
 800be72:	440b      	add	r3, r1
 800be74:	3304      	adds	r3, #4
 800be76:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	695a      	ldr	r2, [r3, #20]
 800be7c:	491a      	ldr	r1, [pc, #104]	@ (800bee8 <inc_lock+0x118>)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	011b      	lsls	r3, r3, #4
 800be82:	440b      	add	r3, r1
 800be84:	3308      	adds	r3, #8
 800be86:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800be88:	4a17      	ldr	r2, [pc, #92]	@ (800bee8 <inc_lock+0x118>)
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	011b      	lsls	r3, r3, #4
 800be8e:	4413      	add	r3, r2
 800be90:	330c      	adds	r3, #12
 800be92:	2200      	movs	r2, #0
 800be94:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d009      	beq.n	800beb0 <inc_lock+0xe0>
 800be9c:	4a12      	ldr	r2, [pc, #72]	@ (800bee8 <inc_lock+0x118>)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	011b      	lsls	r3, r3, #4
 800bea2:	4413      	add	r3, r2
 800bea4:	330c      	adds	r3, #12
 800bea6:	881b      	ldrh	r3, [r3, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d001      	beq.n	800beb0 <inc_lock+0xe0>
 800beac:	2300      	movs	r3, #0
 800beae:	e015      	b.n	800bedc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d108      	bne.n	800bec8 <inc_lock+0xf8>
 800beb6:	4a0c      	ldr	r2, [pc, #48]	@ (800bee8 <inc_lock+0x118>)
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	011b      	lsls	r3, r3, #4
 800bebc:	4413      	add	r3, r2
 800bebe:	330c      	adds	r3, #12
 800bec0:	881b      	ldrh	r3, [r3, #0]
 800bec2:	3301      	adds	r3, #1
 800bec4:	b29a      	uxth	r2, r3
 800bec6:	e001      	b.n	800becc <inc_lock+0xfc>
 800bec8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800becc:	4906      	ldr	r1, [pc, #24]	@ (800bee8 <inc_lock+0x118>)
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	011b      	lsls	r3, r3, #4
 800bed2:	440b      	add	r3, r1
 800bed4:	330c      	adds	r3, #12
 800bed6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	3301      	adds	r3, #1
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3714      	adds	r7, #20
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr
 800bee8:	20006594 	.word	0x20006594

0800beec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800beec:	b480      	push	{r7}
 800beee:	b085      	sub	sp, #20
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bef4:	2300      	movs	r3, #0
 800bef6:	60fb      	str	r3, [r7, #12]
 800bef8:	e010      	b.n	800bf1c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800befa:	4a0d      	ldr	r2, [pc, #52]	@ (800bf30 <clear_lock+0x44>)
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	011b      	lsls	r3, r3, #4
 800bf00:	4413      	add	r3, r2
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	687a      	ldr	r2, [r7, #4]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d105      	bne.n	800bf16 <clear_lock+0x2a>
 800bf0a:	4a09      	ldr	r2, [pc, #36]	@ (800bf30 <clear_lock+0x44>)
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	011b      	lsls	r3, r3, #4
 800bf10:	4413      	add	r3, r2
 800bf12:	2200      	movs	r2, #0
 800bf14:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	3301      	adds	r3, #1
 800bf1a:	60fb      	str	r3, [r7, #12]
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2b01      	cmp	r3, #1
 800bf20:	d9eb      	bls.n	800befa <clear_lock+0xe>
	}
}
 800bf22:	bf00      	nop
 800bf24:	bf00      	nop
 800bf26:	3714      	adds	r7, #20
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2e:	4770      	bx	lr
 800bf30:	20006594 	.word	0x20006594

0800bf34 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b086      	sub	sp, #24
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	78db      	ldrb	r3, [r3, #3]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d034      	beq.n	800bfb2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf4c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	7858      	ldrb	r0, [r3, #1]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800bf58:	2301      	movs	r3, #1
 800bf5a:	697a      	ldr	r2, [r7, #20]
 800bf5c:	f7ff fd68 	bl	800ba30 <disk_write>
 800bf60:	4603      	mov	r3, r0
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d002      	beq.n	800bf6c <sync_window+0x38>
			res = FR_DISK_ERR;
 800bf66:	2301      	movs	r3, #1
 800bf68:	73fb      	strb	r3, [r7, #15]
 800bf6a:	e022      	b.n	800bfb2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf76:	697a      	ldr	r2, [r7, #20]
 800bf78:	1ad2      	subs	r2, r2, r3
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6a1b      	ldr	r3, [r3, #32]
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d217      	bcs.n	800bfb2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	789b      	ldrb	r3, [r3, #2]
 800bf86:	613b      	str	r3, [r7, #16]
 800bf88:	e010      	b.n	800bfac <sync_window+0x78>
					wsect += fs->fsize;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6a1b      	ldr	r3, [r3, #32]
 800bf8e:	697a      	ldr	r2, [r7, #20]
 800bf90:	4413      	add	r3, r2
 800bf92:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	7858      	ldrb	r0, [r3, #1]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	697a      	ldr	r2, [r7, #20]
 800bfa2:	f7ff fd45 	bl	800ba30 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	3b01      	subs	r3, #1
 800bfaa:	613b      	str	r3, [r7, #16]
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d8eb      	bhi.n	800bf8a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bfb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	3718      	adds	r7, #24
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}

0800bfbc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b084      	sub	sp, #16
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfce:	683a      	ldr	r2, [r7, #0]
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d01b      	beq.n	800c00c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f7ff ffad 	bl	800bf34 <sync_window>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bfde:	7bfb      	ldrb	r3, [r7, #15]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d113      	bne.n	800c00c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	7858      	ldrb	r0, [r3, #1]
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800bfee:	2301      	movs	r3, #1
 800bff0:	683a      	ldr	r2, [r7, #0]
 800bff2:	f7ff fcfd 	bl	800b9f0 <disk_read>
 800bff6:	4603      	mov	r3, r0
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d004      	beq.n	800c006 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bffc:	f04f 33ff 	mov.w	r3, #4294967295
 800c000:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c002:	2301      	movs	r3, #1
 800c004:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	683a      	ldr	r2, [r7, #0]
 800c00a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800c00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3710      	adds	r7, #16
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}

0800c016 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c016:	b480      	push	{r7}
 800c018:	b083      	sub	sp, #12
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
 800c01e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	3b02      	subs	r3, #2
 800c024:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	69db      	ldr	r3, [r3, #28]
 800c02a:	3b02      	subs	r3, #2
 800c02c:	683a      	ldr	r2, [r7, #0]
 800c02e:	429a      	cmp	r2, r3
 800c030:	d301      	bcc.n	800c036 <clust2sect+0x20>
 800c032:	2300      	movs	r3, #0
 800c034:	e008      	b.n	800c048 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	895b      	ldrh	r3, [r3, #10]
 800c03a:	461a      	mov	r2, r3
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	fb03 f202 	mul.w	r2, r3, r2
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c046:	4413      	add	r3, r2
}
 800c048:	4618      	mov	r0, r3
 800c04a:	370c      	adds	r7, #12
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr

0800c054 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b086      	sub	sp, #24
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	2b01      	cmp	r3, #1
 800c068:	d904      	bls.n	800c074 <get_fat+0x20>
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	69db      	ldr	r3, [r3, #28]
 800c06e:	683a      	ldr	r2, [r7, #0]
 800c070:	429a      	cmp	r2, r3
 800c072:	d302      	bcc.n	800c07a <get_fat+0x26>
		val = 1;	/* Internal error */
 800c074:	2301      	movs	r3, #1
 800c076:	617b      	str	r3, [r7, #20]
 800c078:	e08e      	b.n	800c198 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c07a:	f04f 33ff 	mov.w	r3, #4294967295
 800c07e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	2b03      	cmp	r3, #3
 800c086:	d061      	beq.n	800c14c <get_fat+0xf8>
 800c088:	2b03      	cmp	r3, #3
 800c08a:	dc7b      	bgt.n	800c184 <get_fat+0x130>
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d002      	beq.n	800c096 <get_fat+0x42>
 800c090:	2b02      	cmp	r3, #2
 800c092:	d041      	beq.n	800c118 <get_fat+0xc4>
 800c094:	e076      	b.n	800c184 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	60fb      	str	r3, [r7, #12]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	085b      	lsrs	r3, r3, #1
 800c09e:	68fa      	ldr	r2, [r7, #12]
 800c0a0:	4413      	add	r3, r2
 800c0a2:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	0a5b      	lsrs	r3, r3, #9
 800c0ac:	4413      	add	r3, r2
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	6938      	ldr	r0, [r7, #16]
 800c0b2:	f7ff ff83 	bl	800bfbc <move_window>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d166      	bne.n	800c18a <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	1c5a      	adds	r2, r3, #1
 800c0c0:	60fa      	str	r2, [r7, #12]
 800c0c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0c6:	693a      	ldr	r2, [r7, #16]
 800c0c8:	4413      	add	r3, r2
 800c0ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c0ce:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	0a5b      	lsrs	r3, r3, #9
 800c0d8:	4413      	add	r3, r2
 800c0da:	4619      	mov	r1, r3
 800c0dc:	6938      	ldr	r0, [r7, #16]
 800c0de:	f7ff ff6d 	bl	800bfbc <move_window>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d152      	bne.n	800c18e <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0ee:	693a      	ldr	r2, [r7, #16]
 800c0f0:	4413      	add	r3, r2
 800c0f2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c0f6:	021b      	lsls	r3, r3, #8
 800c0f8:	68ba      	ldr	r2, [r7, #8]
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	f003 0301 	and.w	r3, r3, #1
 800c104:	2b00      	cmp	r3, #0
 800c106:	d002      	beq.n	800c10e <get_fat+0xba>
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	091b      	lsrs	r3, r3, #4
 800c10c:	e002      	b.n	800c114 <get_fat+0xc0>
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c114:	617b      	str	r3, [r7, #20]
			break;
 800c116:	e03f      	b.n	800c198 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	0a1b      	lsrs	r3, r3, #8
 800c120:	4413      	add	r3, r2
 800c122:	4619      	mov	r1, r3
 800c124:	6938      	ldr	r0, [r7, #16]
 800c126:	f7ff ff49 	bl	800bfbc <move_window>
 800c12a:	4603      	mov	r3, r0
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d130      	bne.n	800c192 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	005b      	lsls	r3, r3, #1
 800c13a:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c13e:	4413      	add	r3, r2
 800c140:	4618      	mov	r0, r3
 800c142:	f7ff fc95 	bl	800ba70 <ld_word>
 800c146:	4603      	mov	r3, r0
 800c148:	617b      	str	r3, [r7, #20]
			break;
 800c14a:	e025      	b.n	800c198 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	09db      	lsrs	r3, r3, #7
 800c154:	4413      	add	r3, r2
 800c156:	4619      	mov	r1, r3
 800c158:	6938      	ldr	r0, [r7, #16]
 800c15a:	f7ff ff2f 	bl	800bfbc <move_window>
 800c15e:	4603      	mov	r3, r0
 800c160:	2b00      	cmp	r3, #0
 800c162:	d118      	bne.n	800c196 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c172:	4413      	add	r3, r2
 800c174:	4618      	mov	r0, r3
 800c176:	f7ff fc94 	bl	800baa2 <ld_dword>
 800c17a:	4603      	mov	r3, r0
 800c17c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c180:	617b      	str	r3, [r7, #20]
			break;
 800c182:	e009      	b.n	800c198 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c184:	2301      	movs	r3, #1
 800c186:	617b      	str	r3, [r7, #20]
 800c188:	e006      	b.n	800c198 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c18a:	bf00      	nop
 800c18c:	e004      	b.n	800c198 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c18e:	bf00      	nop
 800c190:	e002      	b.n	800c198 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c192:	bf00      	nop
 800c194:	e000      	b.n	800c198 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c196:	bf00      	nop
		}
	}

	return val;
 800c198:	697b      	ldr	r3, [r7, #20]
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3718      	adds	r7, #24
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c1a2:	b590      	push	{r4, r7, lr}
 800c1a4:	b089      	sub	sp, #36	@ 0x24
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	60f8      	str	r0, [r7, #12]
 800c1aa:	60b9      	str	r1, [r7, #8]
 800c1ac:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c1ae:	2302      	movs	r3, #2
 800c1b0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	f240 80d9 	bls.w	800c36c <put_fat+0x1ca>
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	69db      	ldr	r3, [r3, #28]
 800c1be:	68ba      	ldr	r2, [r7, #8]
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	f080 80d3 	bcs.w	800c36c <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	f000 8096 	beq.w	800c2fc <put_fat+0x15a>
 800c1d0:	2b03      	cmp	r3, #3
 800c1d2:	f300 80cb 	bgt.w	800c36c <put_fat+0x1ca>
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d002      	beq.n	800c1e0 <put_fat+0x3e>
 800c1da:	2b02      	cmp	r3, #2
 800c1dc:	d06e      	beq.n	800c2bc <put_fat+0x11a>
 800c1de:	e0c5      	b.n	800c36c <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	61bb      	str	r3, [r7, #24]
 800c1e4:	69bb      	ldr	r3, [r7, #24]
 800c1e6:	085b      	lsrs	r3, r3, #1
 800c1e8:	69ba      	ldr	r2, [r7, #24]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c1f2:	69bb      	ldr	r3, [r7, #24]
 800c1f4:	0a5b      	lsrs	r3, r3, #9
 800c1f6:	4413      	add	r3, r2
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	68f8      	ldr	r0, [r7, #12]
 800c1fc:	f7ff fede 	bl	800bfbc <move_window>
 800c200:	4603      	mov	r3, r0
 800c202:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c204:	7ffb      	ldrb	r3, [r7, #31]
 800c206:	2b00      	cmp	r3, #0
 800c208:	f040 80a9 	bne.w	800c35e <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	1c59      	adds	r1, r3, #1
 800c216:	61b9      	str	r1, [r7, #24]
 800c218:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c21c:	4413      	add	r3, r2
 800c21e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	f003 0301 	and.w	r3, r3, #1
 800c226:	2b00      	cmp	r3, #0
 800c228:	d00d      	beq.n	800c246 <put_fat+0xa4>
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	b25b      	sxtb	r3, r3
 800c230:	f003 030f 	and.w	r3, r3, #15
 800c234:	b25a      	sxtb	r2, r3
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	b25b      	sxtb	r3, r3
 800c23a:	011b      	lsls	r3, r3, #4
 800c23c:	b25b      	sxtb	r3, r3
 800c23e:	4313      	orrs	r3, r2
 800c240:	b25b      	sxtb	r3, r3
 800c242:	b2db      	uxtb	r3, r3
 800c244:	e001      	b.n	800c24a <put_fat+0xa8>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	b2db      	uxtb	r3, r3
 800c24a:	697a      	ldr	r2, [r7, #20]
 800c24c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2201      	movs	r2, #1
 800c252:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	0a5b      	lsrs	r3, r3, #9
 800c25c:	4413      	add	r3, r2
 800c25e:	4619      	mov	r1, r3
 800c260:	68f8      	ldr	r0, [r7, #12]
 800c262:	f7ff feab 	bl	800bfbc <move_window>
 800c266:	4603      	mov	r3, r0
 800c268:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c26a:	7ffb      	ldrb	r3, [r7, #31]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d178      	bne.n	800c362 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c276:	69bb      	ldr	r3, [r7, #24]
 800c278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c27c:	4413      	add	r3, r2
 800c27e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	f003 0301 	and.w	r3, r3, #1
 800c286:	2b00      	cmp	r3, #0
 800c288:	d003      	beq.n	800c292 <put_fat+0xf0>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	091b      	lsrs	r3, r3, #4
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	e00e      	b.n	800c2b0 <put_fat+0x10e>
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	b25b      	sxtb	r3, r3
 800c298:	f023 030f 	bic.w	r3, r3, #15
 800c29c:	b25a      	sxtb	r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	0a1b      	lsrs	r3, r3, #8
 800c2a2:	b25b      	sxtb	r3, r3
 800c2a4:	f003 030f 	and.w	r3, r3, #15
 800c2a8:	b25b      	sxtb	r3, r3
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	b25b      	sxtb	r3, r3
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	697a      	ldr	r2, [r7, #20]
 800c2b2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	70da      	strb	r2, [r3, #3]
			break;
 800c2ba:	e057      	b.n	800c36c <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	0a1b      	lsrs	r3, r3, #8
 800c2c4:	4413      	add	r3, r2
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	68f8      	ldr	r0, [r7, #12]
 800c2ca:	f7ff fe77 	bl	800bfbc <move_window>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c2d2:	7ffb      	ldrb	r3, [r7, #31]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d146      	bne.n	800c366 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	005b      	lsls	r3, r3, #1
 800c2e2:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c2e6:	4413      	add	r3, r2
 800c2e8:	687a      	ldr	r2, [r7, #4]
 800c2ea:	b292      	uxth	r2, r2
 800c2ec:	4611      	mov	r1, r2
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f7ff fbfa 	bl	800bae8 <st_word>
			fs->wflag = 1;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	70da      	strb	r2, [r3, #3]
			break;
 800c2fa:	e037      	b.n	800c36c <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	09db      	lsrs	r3, r3, #7
 800c304:	4413      	add	r3, r2
 800c306:	4619      	mov	r1, r3
 800c308:	68f8      	ldr	r0, [r7, #12]
 800c30a:	f7ff fe57 	bl	800bfbc <move_window>
 800c30e:	4603      	mov	r3, r0
 800c310:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c312:	7ffb      	ldrb	r3, [r7, #31]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d128      	bne.n	800c36a <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c32c:	4413      	add	r3, r2
 800c32e:	4618      	mov	r0, r3
 800c330:	f7ff fbb7 	bl	800baa2 <ld_dword>
 800c334:	4603      	mov	r3, r0
 800c336:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c33a:	4323      	orrs	r3, r4
 800c33c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	009b      	lsls	r3, r3, #2
 800c348:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c34c:	4413      	add	r3, r2
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	4618      	mov	r0, r3
 800c352:	f7ff fbe4 	bl	800bb1e <st_dword>
			fs->wflag = 1;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2201      	movs	r2, #1
 800c35a:	70da      	strb	r2, [r3, #3]
			break;
 800c35c:	e006      	b.n	800c36c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c35e:	bf00      	nop
 800c360:	e004      	b.n	800c36c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c362:	bf00      	nop
 800c364:	e002      	b.n	800c36c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c366:	bf00      	nop
 800c368:	e000      	b.n	800c36c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c36a:	bf00      	nop
		}
	}
	return res;
 800c36c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c36e:	4618      	mov	r0, r3
 800c370:	3724      	adds	r7, #36	@ 0x24
 800c372:	46bd      	mov	sp, r7
 800c374:	bd90      	pop	{r4, r7, pc}

0800c376 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c376:	b580      	push	{r7, lr}
 800c378:	b088      	sub	sp, #32
 800c37a:	af00      	add	r7, sp, #0
 800c37c:	60f8      	str	r0, [r7, #12]
 800c37e:	60b9      	str	r1, [r7, #8]
 800c380:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c382:	2300      	movs	r3, #0
 800c384:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	2b01      	cmp	r3, #1
 800c390:	d904      	bls.n	800c39c <remove_chain+0x26>
 800c392:	69bb      	ldr	r3, [r7, #24]
 800c394:	69db      	ldr	r3, [r3, #28]
 800c396:	68ba      	ldr	r2, [r7, #8]
 800c398:	429a      	cmp	r2, r3
 800c39a:	d301      	bcc.n	800c3a0 <remove_chain+0x2a>
 800c39c:	2302      	movs	r3, #2
 800c39e:	e04b      	b.n	800c438 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d00c      	beq.n	800c3c0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c3a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3aa:	6879      	ldr	r1, [r7, #4]
 800c3ac:	69b8      	ldr	r0, [r7, #24]
 800c3ae:	f7ff fef8 	bl	800c1a2 <put_fat>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c3b6:	7ffb      	ldrb	r3, [r7, #31]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d001      	beq.n	800c3c0 <remove_chain+0x4a>
 800c3bc:	7ffb      	ldrb	r3, [r7, #31]
 800c3be:	e03b      	b.n	800c438 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c3c0:	68b9      	ldr	r1, [r7, #8]
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	f7ff fe46 	bl	800c054 <get_fat>
 800c3c8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d031      	beq.n	800c434 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	2b01      	cmp	r3, #1
 800c3d4:	d101      	bne.n	800c3da <remove_chain+0x64>
 800c3d6:	2302      	movs	r3, #2
 800c3d8:	e02e      	b.n	800c438 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e0:	d101      	bne.n	800c3e6 <remove_chain+0x70>
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	e028      	b.n	800c438 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	68b9      	ldr	r1, [r7, #8]
 800c3ea:	69b8      	ldr	r0, [r7, #24]
 800c3ec:	f7ff fed9 	bl	800c1a2 <put_fat>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c3f4:	7ffb      	ldrb	r3, [r7, #31]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d001      	beq.n	800c3fe <remove_chain+0x88>
 800c3fa:	7ffb      	ldrb	r3, [r7, #31]
 800c3fc:	e01c      	b.n	800c438 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c3fe:	69bb      	ldr	r3, [r7, #24]
 800c400:	699a      	ldr	r2, [r3, #24]
 800c402:	69bb      	ldr	r3, [r7, #24]
 800c404:	69db      	ldr	r3, [r3, #28]
 800c406:	3b02      	subs	r3, #2
 800c408:	429a      	cmp	r2, r3
 800c40a:	d20b      	bcs.n	800c424 <remove_chain+0xae>
			fs->free_clst++;
 800c40c:	69bb      	ldr	r3, [r7, #24]
 800c40e:	699b      	ldr	r3, [r3, #24]
 800c410:	1c5a      	adds	r2, r3, #1
 800c412:	69bb      	ldr	r3, [r7, #24]
 800c414:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c416:	69bb      	ldr	r3, [r7, #24]
 800c418:	791b      	ldrb	r3, [r3, #4]
 800c41a:	f043 0301 	orr.w	r3, r3, #1
 800c41e:	b2da      	uxtb	r2, r3
 800c420:	69bb      	ldr	r3, [r7, #24]
 800c422:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c428:	69bb      	ldr	r3, [r7, #24]
 800c42a:	69db      	ldr	r3, [r3, #28]
 800c42c:	68ba      	ldr	r2, [r7, #8]
 800c42e:	429a      	cmp	r2, r3
 800c430:	d3c6      	bcc.n	800c3c0 <remove_chain+0x4a>
 800c432:	e000      	b.n	800c436 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c434:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c436:	2300      	movs	r3, #0
}
 800c438:	4618      	mov	r0, r3
 800c43a:	3720      	adds	r7, #32
 800c43c:	46bd      	mov	sp, r7
 800c43e:	bd80      	pop	{r7, pc}

0800c440 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b088      	sub	sp, #32
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d10d      	bne.n	800c472 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c456:	693b      	ldr	r3, [r7, #16]
 800c458:	695b      	ldr	r3, [r3, #20]
 800c45a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c45c:	69bb      	ldr	r3, [r7, #24]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d004      	beq.n	800c46c <create_chain+0x2c>
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	69db      	ldr	r3, [r3, #28]
 800c466:	69ba      	ldr	r2, [r7, #24]
 800c468:	429a      	cmp	r2, r3
 800c46a:	d31b      	bcc.n	800c4a4 <create_chain+0x64>
 800c46c:	2301      	movs	r3, #1
 800c46e:	61bb      	str	r3, [r7, #24]
 800c470:	e018      	b.n	800c4a4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c472:	6839      	ldr	r1, [r7, #0]
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f7ff fded 	bl	800c054 <get_fat>
 800c47a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d801      	bhi.n	800c486 <create_chain+0x46>
 800c482:	2301      	movs	r3, #1
 800c484:	e070      	b.n	800c568 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c48c:	d101      	bne.n	800c492 <create_chain+0x52>
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	e06a      	b.n	800c568 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	69db      	ldr	r3, [r3, #28]
 800c496:	68fa      	ldr	r2, [r7, #12]
 800c498:	429a      	cmp	r2, r3
 800c49a:	d201      	bcs.n	800c4a0 <create_chain+0x60>
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	e063      	b.n	800c568 <create_chain+0x128>
		scl = clst;
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c4a4:	69bb      	ldr	r3, [r7, #24]
 800c4a6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c4a8:	69fb      	ldr	r3, [r7, #28]
 800c4aa:	3301      	adds	r3, #1
 800c4ac:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	69db      	ldr	r3, [r3, #28]
 800c4b2:	69fa      	ldr	r2, [r7, #28]
 800c4b4:	429a      	cmp	r2, r3
 800c4b6:	d307      	bcc.n	800c4c8 <create_chain+0x88>
				ncl = 2;
 800c4b8:	2302      	movs	r3, #2
 800c4ba:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c4bc:	69fa      	ldr	r2, [r7, #28]
 800c4be:	69bb      	ldr	r3, [r7, #24]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d901      	bls.n	800c4c8 <create_chain+0x88>
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	e04f      	b.n	800c568 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c4c8:	69f9      	ldr	r1, [r7, #28]
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f7ff fdc2 	bl	800c054 <get_fat>
 800c4d0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d00e      	beq.n	800c4f6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	d003      	beq.n	800c4e6 <create_chain+0xa6>
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4e4:	d101      	bne.n	800c4ea <create_chain+0xaa>
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	e03e      	b.n	800c568 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c4ea:	69fa      	ldr	r2, [r7, #28]
 800c4ec:	69bb      	ldr	r3, [r7, #24]
 800c4ee:	429a      	cmp	r2, r3
 800c4f0:	d1da      	bne.n	800c4a8 <create_chain+0x68>
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	e038      	b.n	800c568 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c4f6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4fc:	69f9      	ldr	r1, [r7, #28]
 800c4fe:	6938      	ldr	r0, [r7, #16]
 800c500:	f7ff fe4f 	bl	800c1a2 <put_fat>
 800c504:	4603      	mov	r3, r0
 800c506:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c508:	7dfb      	ldrb	r3, [r7, #23]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d109      	bne.n	800c522 <create_chain+0xe2>
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d006      	beq.n	800c522 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c514:	69fa      	ldr	r2, [r7, #28]
 800c516:	6839      	ldr	r1, [r7, #0]
 800c518:	6938      	ldr	r0, [r7, #16]
 800c51a:	f7ff fe42 	bl	800c1a2 <put_fat>
 800c51e:	4603      	mov	r3, r0
 800c520:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c522:	7dfb      	ldrb	r3, [r7, #23]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d116      	bne.n	800c556 <create_chain+0x116>
		fs->last_clst = ncl;
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	69fa      	ldr	r2, [r7, #28]
 800c52c:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	699a      	ldr	r2, [r3, #24]
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	69db      	ldr	r3, [r3, #28]
 800c536:	3b02      	subs	r3, #2
 800c538:	429a      	cmp	r2, r3
 800c53a:	d804      	bhi.n	800c546 <create_chain+0x106>
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	699b      	ldr	r3, [r3, #24]
 800c540:	1e5a      	subs	r2, r3, #1
 800c542:	693b      	ldr	r3, [r7, #16]
 800c544:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c546:	693b      	ldr	r3, [r7, #16]
 800c548:	791b      	ldrb	r3, [r3, #4]
 800c54a:	f043 0301 	orr.w	r3, r3, #1
 800c54e:	b2da      	uxtb	r2, r3
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	711a      	strb	r2, [r3, #4]
 800c554:	e007      	b.n	800c566 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c556:	7dfb      	ldrb	r3, [r7, #23]
 800c558:	2b01      	cmp	r3, #1
 800c55a:	d102      	bne.n	800c562 <create_chain+0x122>
 800c55c:	f04f 33ff 	mov.w	r3, #4294967295
 800c560:	e000      	b.n	800c564 <create_chain+0x124>
 800c562:	2301      	movs	r3, #1
 800c564:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c566:	69fb      	ldr	r3, [r7, #28]
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3720      	adds	r7, #32
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c570:	b480      	push	{r7}
 800c572:	b087      	sub	sp, #28
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c584:	3304      	adds	r3, #4
 800c586:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	0a5b      	lsrs	r3, r3, #9
 800c58c:	68fa      	ldr	r2, [r7, #12]
 800c58e:	8952      	ldrh	r2, [r2, #10]
 800c590:	fbb3 f3f2 	udiv	r3, r3, r2
 800c594:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	1d1a      	adds	r2, r3, #4
 800c59a:	613a      	str	r2, [r7, #16]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d101      	bne.n	800c5aa <clmt_clust+0x3a>
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	e010      	b.n	800c5cc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c5aa:	697a      	ldr	r2, [r7, #20]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	429a      	cmp	r2, r3
 800c5b0:	d307      	bcc.n	800c5c2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c5b2:	697a      	ldr	r2, [r7, #20]
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	1ad3      	subs	r3, r2, r3
 800c5b8:	617b      	str	r3, [r7, #20]
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	3304      	adds	r3, #4
 800c5be:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c5c0:	e7e9      	b.n	800c596 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c5c2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	681a      	ldr	r2, [r3, #0]
 800c5c8:	697b      	ldr	r3, [r7, #20]
 800c5ca:	4413      	add	r3, r2
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	371c      	adds	r7, #28
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr

0800c5d8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b086      	sub	sp, #24
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
 800c5e0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c5ee:	d204      	bcs.n	800c5fa <dir_sdi+0x22>
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	f003 031f 	and.w	r3, r3, #31
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d001      	beq.n	800c5fe <dir_sdi+0x26>
		return FR_INT_ERR;
 800c5fa:	2302      	movs	r3, #2
 800c5fc:	e063      	b.n	800c6c6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	683a      	ldr	r2, [r7, #0]
 800c602:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	689b      	ldr	r3, [r3, #8]
 800c608:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d106      	bne.n	800c61e <dir_sdi+0x46>
 800c610:	693b      	ldr	r3, [r7, #16]
 800c612:	781b      	ldrb	r3, [r3, #0]
 800c614:	2b02      	cmp	r3, #2
 800c616:	d902      	bls.n	800c61e <dir_sdi+0x46>
		clst = fs->dirbase;
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c61c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d10c      	bne.n	800c63e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	095b      	lsrs	r3, r3, #5
 800c628:	693a      	ldr	r2, [r7, #16]
 800c62a:	8912      	ldrh	r2, [r2, #8]
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d301      	bcc.n	800c634 <dir_sdi+0x5c>
 800c630:	2302      	movs	r3, #2
 800c632:	e048      	b.n	800c6c6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c634:	693b      	ldr	r3, [r7, #16]
 800c636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	61da      	str	r2, [r3, #28]
 800c63c:	e029      	b.n	800c692 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	895b      	ldrh	r3, [r3, #10]
 800c642:	025b      	lsls	r3, r3, #9
 800c644:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c646:	e019      	b.n	800c67c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6979      	ldr	r1, [r7, #20]
 800c64c:	4618      	mov	r0, r3
 800c64e:	f7ff fd01 	bl	800c054 <get_fat>
 800c652:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c654:	697b      	ldr	r3, [r7, #20]
 800c656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c65a:	d101      	bne.n	800c660 <dir_sdi+0x88>
 800c65c:	2301      	movs	r3, #1
 800c65e:	e032      	b.n	800c6c6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d904      	bls.n	800c670 <dir_sdi+0x98>
 800c666:	693b      	ldr	r3, [r7, #16]
 800c668:	69db      	ldr	r3, [r3, #28]
 800c66a:	697a      	ldr	r2, [r7, #20]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d301      	bcc.n	800c674 <dir_sdi+0x9c>
 800c670:	2302      	movs	r3, #2
 800c672:	e028      	b.n	800c6c6 <dir_sdi+0xee>
			ofs -= csz;
 800c674:	683a      	ldr	r2, [r7, #0]
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	1ad3      	subs	r3, r2, r3
 800c67a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c67c:	683a      	ldr	r2, [r7, #0]
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	429a      	cmp	r2, r3
 800c682:	d2e1      	bcs.n	800c648 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c684:	6979      	ldr	r1, [r7, #20]
 800c686:	6938      	ldr	r0, [r7, #16]
 800c688:	f7ff fcc5 	bl	800c016 <clust2sect>
 800c68c:	4602      	mov	r2, r0
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	697a      	ldr	r2, [r7, #20]
 800c696:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	69db      	ldr	r3, [r3, #28]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d101      	bne.n	800c6a4 <dir_sdi+0xcc>
 800c6a0:	2302      	movs	r3, #2
 800c6a2:	e010      	b.n	800c6c6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	69da      	ldr	r2, [r3, #28]
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	0a5b      	lsrs	r3, r3, #9
 800c6ac:	441a      	add	r2, r3
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6be:	441a      	add	r2, r3
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c6c4:	2300      	movs	r3, #0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3718      	adds	r7, #24
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}

0800c6ce <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c6ce:	b580      	push	{r7, lr}
 800c6d0:	b086      	sub	sp, #24
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
 800c6d6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	695b      	ldr	r3, [r3, #20]
 800c6e2:	3320      	adds	r3, #32
 800c6e4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	69db      	ldr	r3, [r3, #28]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d003      	beq.n	800c6f6 <dir_next+0x28>
 800c6ee:	68bb      	ldr	r3, [r7, #8]
 800c6f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6f4:	d301      	bcc.n	800c6fa <dir_next+0x2c>
 800c6f6:	2304      	movs	r3, #4
 800c6f8:	e0aa      	b.n	800c850 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c6fa:	68bb      	ldr	r3, [r7, #8]
 800c6fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c700:	2b00      	cmp	r3, #0
 800c702:	f040 8098 	bne.w	800c836 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	69db      	ldr	r3, [r3, #28]
 800c70a:	1c5a      	adds	r2, r3, #1
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	699b      	ldr	r3, [r3, #24]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d10b      	bne.n	800c730 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	095b      	lsrs	r3, r3, #5
 800c71c:	68fa      	ldr	r2, [r7, #12]
 800c71e:	8912      	ldrh	r2, [r2, #8]
 800c720:	4293      	cmp	r3, r2
 800c722:	f0c0 8088 	bcc.w	800c836 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2200      	movs	r2, #0
 800c72a:	61da      	str	r2, [r3, #28]
 800c72c:	2304      	movs	r3, #4
 800c72e:	e08f      	b.n	800c850 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	0a5b      	lsrs	r3, r3, #9
 800c734:	68fa      	ldr	r2, [r7, #12]
 800c736:	8952      	ldrh	r2, [r2, #10]
 800c738:	3a01      	subs	r2, #1
 800c73a:	4013      	ands	r3, r2
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d17a      	bne.n	800c836 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	699b      	ldr	r3, [r3, #24]
 800c746:	4619      	mov	r1, r3
 800c748:	4610      	mov	r0, r2
 800c74a:	f7ff fc83 	bl	800c054 <get_fat>
 800c74e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	2b01      	cmp	r3, #1
 800c754:	d801      	bhi.n	800c75a <dir_next+0x8c>
 800c756:	2302      	movs	r3, #2
 800c758:	e07a      	b.n	800c850 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c760:	d101      	bne.n	800c766 <dir_next+0x98>
 800c762:	2301      	movs	r3, #1
 800c764:	e074      	b.n	800c850 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	69db      	ldr	r3, [r3, #28]
 800c76a:	697a      	ldr	r2, [r7, #20]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d358      	bcc.n	800c822 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d104      	bne.n	800c780 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	61da      	str	r2, [r3, #28]
 800c77c:	2304      	movs	r3, #4
 800c77e:	e067      	b.n	800c850 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	699b      	ldr	r3, [r3, #24]
 800c786:	4619      	mov	r1, r3
 800c788:	4610      	mov	r0, r2
 800c78a:	f7ff fe59 	bl	800c440 <create_chain>
 800c78e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d101      	bne.n	800c79a <dir_next+0xcc>
 800c796:	2307      	movs	r3, #7
 800c798:	e05a      	b.n	800c850 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c79a:	697b      	ldr	r3, [r7, #20]
 800c79c:	2b01      	cmp	r3, #1
 800c79e:	d101      	bne.n	800c7a4 <dir_next+0xd6>
 800c7a0:	2302      	movs	r3, #2
 800c7a2:	e055      	b.n	800c850 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7aa:	d101      	bne.n	800c7b0 <dir_next+0xe2>
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	e04f      	b.n	800c850 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c7b0:	68f8      	ldr	r0, [r7, #12]
 800c7b2:	f7ff fbbf 	bl	800bf34 <sync_window>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d001      	beq.n	800c7c0 <dir_next+0xf2>
 800c7bc:	2301      	movs	r3, #1
 800c7be:	e047      	b.n	800c850 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	3338      	adds	r3, #56	@ 0x38
 800c7c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c7c8:	2100      	movs	r1, #0
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7ff f9f4 	bl	800bbb8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	613b      	str	r3, [r7, #16]
 800c7d4:	6979      	ldr	r1, [r7, #20]
 800c7d6:	68f8      	ldr	r0, [r7, #12]
 800c7d8:	f7ff fc1d 	bl	800c016 <clust2sect>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	635a      	str	r2, [r3, #52]	@ 0x34
 800c7e2:	e012      	b.n	800c80a <dir_next+0x13c>
						fs->wflag = 1;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c7ea:	68f8      	ldr	r0, [r7, #12]
 800c7ec:	f7ff fba2 	bl	800bf34 <sync_window>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d001      	beq.n	800c7fa <dir_next+0x12c>
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	e02a      	b.n	800c850 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	3301      	adds	r3, #1
 800c7fe:	613b      	str	r3, [r7, #16]
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c804:	1c5a      	adds	r2, r3, #1
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	635a      	str	r2, [r3, #52]	@ 0x34
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	895b      	ldrh	r3, [r3, #10]
 800c80e:	461a      	mov	r2, r3
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	4293      	cmp	r3, r2
 800c814:	d3e6      	bcc.n	800c7e4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	1ad2      	subs	r2, r2, r3
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c828:	6979      	ldr	r1, [r7, #20]
 800c82a:	68f8      	ldr	r0, [r7, #12]
 800c82c:	f7ff fbf3 	bl	800c016 <clust2sect>
 800c830:	4602      	mov	r2, r0
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	68ba      	ldr	r2, [r7, #8]
 800c83a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c848:	441a      	add	r2, r3
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c84e:	2300      	movs	r3, #0
}
 800c850:	4618      	mov	r0, r3
 800c852:	3718      	adds	r7, #24
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}

0800c858 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b086      	sub	sp, #24
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
 800c860:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c868:	2100      	movs	r1, #0
 800c86a:	6878      	ldr	r0, [r7, #4]
 800c86c:	f7ff feb4 	bl	800c5d8 <dir_sdi>
 800c870:	4603      	mov	r3, r0
 800c872:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c874:	7dfb      	ldrb	r3, [r7, #23]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d12b      	bne.n	800c8d2 <dir_alloc+0x7a>
		n = 0;
 800c87a:	2300      	movs	r3, #0
 800c87c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	69db      	ldr	r3, [r3, #28]
 800c882:	4619      	mov	r1, r3
 800c884:	68f8      	ldr	r0, [r7, #12]
 800c886:	f7ff fb99 	bl	800bfbc <move_window>
 800c88a:	4603      	mov	r3, r0
 800c88c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c88e:	7dfb      	ldrb	r3, [r7, #23]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d11d      	bne.n	800c8d0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6a1b      	ldr	r3, [r3, #32]
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	2be5      	cmp	r3, #229	@ 0xe5
 800c89c:	d004      	beq.n	800c8a8 <dir_alloc+0x50>
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6a1b      	ldr	r3, [r3, #32]
 800c8a2:	781b      	ldrb	r3, [r3, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d107      	bne.n	800c8b8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	613b      	str	r3, [r7, #16]
 800c8ae:	693a      	ldr	r2, [r7, #16]
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	d102      	bne.n	800c8bc <dir_alloc+0x64>
 800c8b6:	e00c      	b.n	800c8d2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c8bc:	2101      	movs	r1, #1
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f7ff ff05 	bl	800c6ce <dir_next>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c8c8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d0d7      	beq.n	800c87e <dir_alloc+0x26>
 800c8ce:	e000      	b.n	800c8d2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c8d0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c8d2:	7dfb      	ldrb	r3, [r7, #23]
 800c8d4:	2b04      	cmp	r3, #4
 800c8d6:	d101      	bne.n	800c8dc <dir_alloc+0x84>
 800c8d8:	2307      	movs	r3, #7
 800c8da:	75fb      	strb	r3, [r7, #23]
	return res;
 800c8dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3718      	adds	r7, #24
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}

0800c8e6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c8e6:	b580      	push	{r7, lr}
 800c8e8:	b084      	sub	sp, #16
 800c8ea:	af00      	add	r7, sp, #0
 800c8ec:	6078      	str	r0, [r7, #4]
 800c8ee:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	331a      	adds	r3, #26
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f7ff f8bb 	bl	800ba70 <ld_word>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	781b      	ldrb	r3, [r3, #0]
 800c902:	2b03      	cmp	r3, #3
 800c904:	d109      	bne.n	800c91a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	3314      	adds	r3, #20
 800c90a:	4618      	mov	r0, r3
 800c90c:	f7ff f8b0 	bl	800ba70 <ld_word>
 800c910:	4603      	mov	r3, r0
 800c912:	041b      	lsls	r3, r3, #16
 800c914:	68fa      	ldr	r2, [r7, #12]
 800c916:	4313      	orrs	r3, r2
 800c918:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c91a:	68fb      	ldr	r3, [r7, #12]
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3710      	adds	r7, #16
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}

0800c924 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b084      	sub	sp, #16
 800c928:	af00      	add	r7, sp, #0
 800c92a:	60f8      	str	r0, [r7, #12]
 800c92c:	60b9      	str	r1, [r7, #8]
 800c92e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	331a      	adds	r3, #26
 800c934:	687a      	ldr	r2, [r7, #4]
 800c936:	b292      	uxth	r2, r2
 800c938:	4611      	mov	r1, r2
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7ff f8d4 	bl	800bae8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	781b      	ldrb	r3, [r3, #0]
 800c944:	2b03      	cmp	r3, #3
 800c946:	d109      	bne.n	800c95c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	f103 0214 	add.w	r2, r3, #20
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	0c1b      	lsrs	r3, r3, #16
 800c952:	b29b      	uxth	r3, r3
 800c954:	4619      	mov	r1, r3
 800c956:	4610      	mov	r0, r2
 800c958:	f7ff f8c6 	bl	800bae8 <st_word>
	}
}
 800c95c:	bf00      	nop
 800c95e:	3710      	adds	r7, #16
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}

0800c964 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c964:	b590      	push	{r4, r7, lr}
 800c966:	b087      	sub	sp, #28
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
 800c96c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	331a      	adds	r3, #26
 800c972:	4618      	mov	r0, r3
 800c974:	f7ff f87c 	bl	800ba70 <ld_word>
 800c978:	4603      	mov	r3, r0
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d001      	beq.n	800c982 <cmp_lfn+0x1e>
 800c97e:	2300      	movs	r3, #0
 800c980:	e059      	b.n	800ca36 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	781b      	ldrb	r3, [r3, #0]
 800c986:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c98a:	1e5a      	subs	r2, r3, #1
 800c98c:	4613      	mov	r3, r2
 800c98e:	005b      	lsls	r3, r3, #1
 800c990:	4413      	add	r3, r2
 800c992:	009b      	lsls	r3, r3, #2
 800c994:	4413      	add	r3, r2
 800c996:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c998:	2301      	movs	r3, #1
 800c99a:	81fb      	strh	r3, [r7, #14]
 800c99c:	2300      	movs	r3, #0
 800c99e:	613b      	str	r3, [r7, #16]
 800c9a0:	e033      	b.n	800ca0a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c9a2:	4a27      	ldr	r2, [pc, #156]	@ (800ca40 <cmp_lfn+0xdc>)
 800c9a4:	693b      	ldr	r3, [r7, #16]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	461a      	mov	r2, r3
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f7ff f85d 	bl	800ba70 <ld_word>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c9ba:	89fb      	ldrh	r3, [r7, #14]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d01a      	beq.n	800c9f6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	2bfe      	cmp	r3, #254	@ 0xfe
 800c9c4:	d812      	bhi.n	800c9ec <cmp_lfn+0x88>
 800c9c6:	89bb      	ldrh	r3, [r7, #12]
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f001 ffe3 	bl	800e994 <ff_wtoupper>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	461c      	mov	r4, r3
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	1c5a      	adds	r2, r3, #1
 800c9d6:	617a      	str	r2, [r7, #20]
 800c9d8:	005b      	lsls	r3, r3, #1
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	4413      	add	r3, r2
 800c9de:	881b      	ldrh	r3, [r3, #0]
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f001 ffd7 	bl	800e994 <ff_wtoupper>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	429c      	cmp	r4, r3
 800c9ea:	d001      	beq.n	800c9f0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	e022      	b.n	800ca36 <cmp_lfn+0xd2>
			}
			wc = uc;
 800c9f0:	89bb      	ldrh	r3, [r7, #12]
 800c9f2:	81fb      	strh	r3, [r7, #14]
 800c9f4:	e006      	b.n	800ca04 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c9f6:	89bb      	ldrh	r3, [r7, #12]
 800c9f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	d001      	beq.n	800ca04 <cmp_lfn+0xa0>
 800ca00:	2300      	movs	r3, #0
 800ca02:	e018      	b.n	800ca36 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	3301      	adds	r3, #1
 800ca08:	613b      	str	r3, [r7, #16]
 800ca0a:	693b      	ldr	r3, [r7, #16]
 800ca0c:	2b0c      	cmp	r3, #12
 800ca0e:	d9c8      	bls.n	800c9a2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d00b      	beq.n	800ca34 <cmp_lfn+0xd0>
 800ca1c:	89fb      	ldrh	r3, [r7, #14]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d008      	beq.n	800ca34 <cmp_lfn+0xd0>
 800ca22:	697b      	ldr	r3, [r7, #20]
 800ca24:	005b      	lsls	r3, r3, #1
 800ca26:	687a      	ldr	r2, [r7, #4]
 800ca28:	4413      	add	r3, r2
 800ca2a:	881b      	ldrh	r3, [r3, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d001      	beq.n	800ca34 <cmp_lfn+0xd0>
 800ca30:	2300      	movs	r3, #0
 800ca32:	e000      	b.n	800ca36 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ca34:	2301      	movs	r3, #1
}
 800ca36:	4618      	mov	r0, r3
 800ca38:	371c      	adds	r7, #28
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd90      	pop	{r4, r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	08022514 	.word	0x08022514

0800ca44 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b088      	sub	sp, #32
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	60f8      	str	r0, [r7, #12]
 800ca4c:	60b9      	str	r1, [r7, #8]
 800ca4e:	4611      	mov	r1, r2
 800ca50:	461a      	mov	r2, r3
 800ca52:	460b      	mov	r3, r1
 800ca54:	71fb      	strb	r3, [r7, #7]
 800ca56:	4613      	mov	r3, r2
 800ca58:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	330d      	adds	r3, #13
 800ca5e:	79ba      	ldrb	r2, [r7, #6]
 800ca60:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	330b      	adds	r3, #11
 800ca66:	220f      	movs	r2, #15
 800ca68:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	330c      	adds	r3, #12
 800ca6e:	2200      	movs	r2, #0
 800ca70:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	331a      	adds	r3, #26
 800ca76:	2100      	movs	r1, #0
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f7ff f835 	bl	800bae8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ca7e:	79fb      	ldrb	r3, [r7, #7]
 800ca80:	1e5a      	subs	r2, r3, #1
 800ca82:	4613      	mov	r3, r2
 800ca84:	005b      	lsls	r3, r3, #1
 800ca86:	4413      	add	r3, r2
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	4413      	add	r3, r2
 800ca8c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	82fb      	strh	r3, [r7, #22]
 800ca92:	2300      	movs	r3, #0
 800ca94:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ca96:	8afb      	ldrh	r3, [r7, #22]
 800ca98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d007      	beq.n	800cab0 <put_lfn+0x6c>
 800caa0:	69fb      	ldr	r3, [r7, #28]
 800caa2:	1c5a      	adds	r2, r3, #1
 800caa4:	61fa      	str	r2, [r7, #28]
 800caa6:	005b      	lsls	r3, r3, #1
 800caa8:	68fa      	ldr	r2, [r7, #12]
 800caaa:	4413      	add	r3, r2
 800caac:	881b      	ldrh	r3, [r3, #0]
 800caae:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800cab0:	4a17      	ldr	r2, [pc, #92]	@ (800cb10 <put_lfn+0xcc>)
 800cab2:	69bb      	ldr	r3, [r7, #24]
 800cab4:	4413      	add	r3, r2
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	461a      	mov	r2, r3
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	4413      	add	r3, r2
 800cabe:	8afa      	ldrh	r2, [r7, #22]
 800cac0:	4611      	mov	r1, r2
 800cac2:	4618      	mov	r0, r3
 800cac4:	f7ff f810 	bl	800bae8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cac8:	8afb      	ldrh	r3, [r7, #22]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d102      	bne.n	800cad4 <put_lfn+0x90>
 800cace:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cad2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800cad4:	69bb      	ldr	r3, [r7, #24]
 800cad6:	3301      	adds	r3, #1
 800cad8:	61bb      	str	r3, [r7, #24]
 800cada:	69bb      	ldr	r3, [r7, #24]
 800cadc:	2b0c      	cmp	r3, #12
 800cade:	d9da      	bls.n	800ca96 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cae0:	8afb      	ldrh	r3, [r7, #22]
 800cae2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d006      	beq.n	800caf8 <put_lfn+0xb4>
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	005b      	lsls	r3, r3, #1
 800caee:	68fa      	ldr	r2, [r7, #12]
 800caf0:	4413      	add	r3, r2
 800caf2:	881b      	ldrh	r3, [r3, #0]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d103      	bne.n	800cb00 <put_lfn+0xbc>
 800caf8:	79fb      	ldrb	r3, [r7, #7]
 800cafa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cafe:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	79fa      	ldrb	r2, [r7, #7]
 800cb04:	701a      	strb	r2, [r3, #0]
}
 800cb06:	bf00      	nop
 800cb08:	3720      	adds	r7, #32
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	08022514 	.word	0x08022514

0800cb14 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b08c      	sub	sp, #48	@ 0x30
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	607a      	str	r2, [r7, #4]
 800cb20:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800cb22:	220b      	movs	r2, #11
 800cb24:	68b9      	ldr	r1, [r7, #8]
 800cb26:	68f8      	ldr	r0, [r7, #12]
 800cb28:	f7ff f825 	bl	800bb76 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	2b05      	cmp	r3, #5
 800cb30:	d92b      	bls.n	800cb8a <gen_numname+0x76>
		sr = seq;
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800cb36:	e022      	b.n	800cb7e <gen_numname+0x6a>
			wc = *lfn++;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	1c9a      	adds	r2, r3, #2
 800cb3c:	607a      	str	r2, [r7, #4]
 800cb3e:	881b      	ldrh	r3, [r3, #0]
 800cb40:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800cb42:	2300      	movs	r3, #0
 800cb44:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb46:	e017      	b.n	800cb78 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800cb48:	69fb      	ldr	r3, [r7, #28]
 800cb4a:	005a      	lsls	r2, r3, #1
 800cb4c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb4e:	f003 0301 	and.w	r3, r3, #1
 800cb52:	4413      	add	r3, r2
 800cb54:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800cb56:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb58:	085b      	lsrs	r3, r3, #1
 800cb5a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cb5c:	69fb      	ldr	r3, [r7, #28]
 800cb5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d005      	beq.n	800cb72 <gen_numname+0x5e>
 800cb66:	69fb      	ldr	r3, [r7, #28]
 800cb68:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800cb6c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800cb70:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb74:	3301      	adds	r3, #1
 800cb76:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb7a:	2b0f      	cmp	r3, #15
 800cb7c:	d9e4      	bls.n	800cb48 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	881b      	ldrh	r3, [r3, #0]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d1d8      	bne.n	800cb38 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cb86:	69fb      	ldr	r3, [r7, #28]
 800cb88:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cb8a:	2307      	movs	r3, #7
 800cb8c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	b2db      	uxtb	r3, r3
 800cb92:	f003 030f 	and.w	r3, r3, #15
 800cb96:	b2db      	uxtb	r3, r3
 800cb98:	3330      	adds	r3, #48	@ 0x30
 800cb9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800cb9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cba2:	2b39      	cmp	r3, #57	@ 0x39
 800cba4:	d904      	bls.n	800cbb0 <gen_numname+0x9c>
 800cba6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cbaa:	3307      	adds	r3, #7
 800cbac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800cbb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb2:	1e5a      	subs	r2, r3, #1
 800cbb4:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cbb6:	3330      	adds	r3, #48	@ 0x30
 800cbb8:	443b      	add	r3, r7
 800cbba:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cbbe:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	091b      	lsrs	r3, r3, #4
 800cbc6:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d1df      	bne.n	800cb8e <gen_numname+0x7a>
	ns[i] = '~';
 800cbce:	f107 0214 	add.w	r2, r7, #20
 800cbd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd4:	4413      	add	r3, r2
 800cbd6:	227e      	movs	r2, #126	@ 0x7e
 800cbd8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800cbda:	2300      	movs	r3, #0
 800cbdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbde:	e002      	b.n	800cbe6 <gen_numname+0xd2>
 800cbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d205      	bcs.n	800cbfa <gen_numname+0xe6>
 800cbee:	68fa      	ldr	r2, [r7, #12]
 800cbf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf2:	4413      	add	r3, r2
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	2b20      	cmp	r3, #32
 800cbf8:	d1f2      	bne.n	800cbe0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800cbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbfc:	2b07      	cmp	r3, #7
 800cbfe:	d807      	bhi.n	800cc10 <gen_numname+0xfc>
 800cc00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc02:	1c5a      	adds	r2, r3, #1
 800cc04:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cc06:	3330      	adds	r3, #48	@ 0x30
 800cc08:	443b      	add	r3, r7
 800cc0a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800cc0e:	e000      	b.n	800cc12 <gen_numname+0xfe>
 800cc10:	2120      	movs	r1, #32
 800cc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc14:	1c5a      	adds	r2, r3, #1
 800cc16:	627a      	str	r2, [r7, #36]	@ 0x24
 800cc18:	68fa      	ldr	r2, [r7, #12]
 800cc1a:	4413      	add	r3, r2
 800cc1c:	460a      	mov	r2, r1
 800cc1e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800cc20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc22:	2b07      	cmp	r3, #7
 800cc24:	d9e9      	bls.n	800cbfa <gen_numname+0xe6>
}
 800cc26:	bf00      	nop
 800cc28:	bf00      	nop
 800cc2a:	3730      	adds	r7, #48	@ 0x30
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}

0800cc30 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b085      	sub	sp, #20
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800cc38:	2300      	movs	r3, #0
 800cc3a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800cc3c:	230b      	movs	r3, #11
 800cc3e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800cc40:	7bfb      	ldrb	r3, [r7, #15]
 800cc42:	b2da      	uxtb	r2, r3
 800cc44:	0852      	lsrs	r2, r2, #1
 800cc46:	01db      	lsls	r3, r3, #7
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	b2da      	uxtb	r2, r3
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	1c59      	adds	r1, r3, #1
 800cc50:	6079      	str	r1, [r7, #4]
 800cc52:	781b      	ldrb	r3, [r3, #0]
 800cc54:	4413      	add	r3, r2
 800cc56:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	3b01      	subs	r3, #1
 800cc5c:	60bb      	str	r3, [r7, #8]
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d1ed      	bne.n	800cc40 <sum_sfn+0x10>
	return sum;
 800cc64:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3714      	adds	r7, #20
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc70:	4770      	bx	lr

0800cc72 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cc72:	b580      	push	{r7, lr}
 800cc74:	b086      	sub	sp, #24
 800cc76:	af00      	add	r7, sp, #0
 800cc78:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cc80:	2100      	movs	r1, #0
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f7ff fca8 	bl	800c5d8 <dir_sdi>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cc8c:	7dfb      	ldrb	r3, [r7, #23]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d001      	beq.n	800cc96 <dir_find+0x24>
 800cc92:	7dfb      	ldrb	r3, [r7, #23]
 800cc94:	e0a9      	b.n	800cdea <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cc96:	23ff      	movs	r3, #255	@ 0xff
 800cc98:	753b      	strb	r3, [r7, #20]
 800cc9a:	7d3b      	ldrb	r3, [r7, #20]
 800cc9c:	757b      	strb	r3, [r7, #21]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f04f 32ff 	mov.w	r2, #4294967295
 800cca4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	69db      	ldr	r3, [r3, #28]
 800ccaa:	4619      	mov	r1, r3
 800ccac:	6938      	ldr	r0, [r7, #16]
 800ccae:	f7ff f985 	bl	800bfbc <move_window>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ccb6:	7dfb      	ldrb	r3, [r7, #23]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	f040 8090 	bne.w	800cdde <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6a1b      	ldr	r3, [r3, #32]
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ccc6:	7dbb      	ldrb	r3, [r7, #22]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d102      	bne.n	800ccd2 <dir_find+0x60>
 800cccc:	2304      	movs	r3, #4
 800ccce:	75fb      	strb	r3, [r7, #23]
 800ccd0:	e08a      	b.n	800cde8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6a1b      	ldr	r3, [r3, #32]
 800ccd6:	330b      	adds	r3, #11
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ccde:	73fb      	strb	r3, [r7, #15]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	7bfa      	ldrb	r2, [r7, #15]
 800cce4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800cce6:	7dbb      	ldrb	r3, [r7, #22]
 800cce8:	2be5      	cmp	r3, #229	@ 0xe5
 800ccea:	d007      	beq.n	800ccfc <dir_find+0x8a>
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
 800ccee:	f003 0308 	and.w	r3, r3, #8
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d009      	beq.n	800cd0a <dir_find+0x98>
 800ccf6:	7bfb      	ldrb	r3, [r7, #15]
 800ccf8:	2b0f      	cmp	r3, #15
 800ccfa:	d006      	beq.n	800cd0a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ccfc:	23ff      	movs	r3, #255	@ 0xff
 800ccfe:	757b      	strb	r3, [r7, #21]
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f04f 32ff 	mov.w	r2, #4294967295
 800cd06:	631a      	str	r2, [r3, #48]	@ 0x30
 800cd08:	e05e      	b.n	800cdc8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800cd0a:	7bfb      	ldrb	r3, [r7, #15]
 800cd0c:	2b0f      	cmp	r3, #15
 800cd0e:	d136      	bne.n	800cd7e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cd16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d154      	bne.n	800cdc8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800cd1e:	7dbb      	ldrb	r3, [r7, #22]
 800cd20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d00d      	beq.n	800cd44 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6a1b      	ldr	r3, [r3, #32]
 800cd2c:	7b5b      	ldrb	r3, [r3, #13]
 800cd2e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800cd30:	7dbb      	ldrb	r3, [r7, #22]
 800cd32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd36:	75bb      	strb	r3, [r7, #22]
 800cd38:	7dbb      	ldrb	r3, [r7, #22]
 800cd3a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	695a      	ldr	r2, [r3, #20]
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cd44:	7dba      	ldrb	r2, [r7, #22]
 800cd46:	7d7b      	ldrb	r3, [r7, #21]
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d115      	bne.n	800cd78 <dir_find+0x106>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6a1b      	ldr	r3, [r3, #32]
 800cd50:	330d      	adds	r3, #13
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	7d3a      	ldrb	r2, [r7, #20]
 800cd56:	429a      	cmp	r2, r3
 800cd58:	d10e      	bne.n	800cd78 <dir_find+0x106>
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	68da      	ldr	r2, [r3, #12]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6a1b      	ldr	r3, [r3, #32]
 800cd62:	4619      	mov	r1, r3
 800cd64:	4610      	mov	r0, r2
 800cd66:	f7ff fdfd 	bl	800c964 <cmp_lfn>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d003      	beq.n	800cd78 <dir_find+0x106>
 800cd70:	7d7b      	ldrb	r3, [r7, #21]
 800cd72:	3b01      	subs	r3, #1
 800cd74:	b2db      	uxtb	r3, r3
 800cd76:	e000      	b.n	800cd7a <dir_find+0x108>
 800cd78:	23ff      	movs	r3, #255	@ 0xff
 800cd7a:	757b      	strb	r3, [r7, #21]
 800cd7c:	e024      	b.n	800cdc8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cd7e:	7d7b      	ldrb	r3, [r7, #21]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d109      	bne.n	800cd98 <dir_find+0x126>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6a1b      	ldr	r3, [r3, #32]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7ff ff51 	bl	800cc30 <sum_sfn>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	461a      	mov	r2, r3
 800cd92:	7d3b      	ldrb	r3, [r7, #20]
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d024      	beq.n	800cde2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cd9e:	f003 0301 	and.w	r3, r3, #1
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10a      	bne.n	800cdbc <dir_find+0x14a>
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	6a18      	ldr	r0, [r3, #32]
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	3324      	adds	r3, #36	@ 0x24
 800cdae:	220b      	movs	r2, #11
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	f7fe ff1c 	bl	800bbee <mem_cmp>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d014      	beq.n	800cde6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cdbc:	23ff      	movs	r3, #255	@ 0xff
 800cdbe:	757b      	strb	r3, [r7, #21]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f04f 32ff 	mov.w	r2, #4294967295
 800cdc6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cdc8:	2100      	movs	r1, #0
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f7ff fc7f 	bl	800c6ce <dir_next>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cdd4:	7dfb      	ldrb	r3, [r7, #23]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	f43f af65 	beq.w	800cca6 <dir_find+0x34>
 800cddc:	e004      	b.n	800cde8 <dir_find+0x176>
		if (res != FR_OK) break;
 800cdde:	bf00      	nop
 800cde0:	e002      	b.n	800cde8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cde2:	bf00      	nop
 800cde4:	e000      	b.n	800cde8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cde6:	bf00      	nop

	return res;
 800cde8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3718      	adds	r7, #24
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}
	...

0800cdf4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b08c      	sub	sp, #48	@ 0x30
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ce08:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d001      	beq.n	800ce14 <dir_register+0x20>
 800ce10:	2306      	movs	r3, #6
 800ce12:	e0e0      	b.n	800cfd6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ce14:	2300      	movs	r3, #0
 800ce16:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce18:	e002      	b.n	800ce20 <dir_register+0x2c>
 800ce1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce20:	69fb      	ldr	r3, [r7, #28]
 800ce22:	68da      	ldr	r2, [r3, #12]
 800ce24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce26:	005b      	lsls	r3, r3, #1
 800ce28:	4413      	add	r3, r2
 800ce2a:	881b      	ldrh	r3, [r3, #0]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d1f4      	bne.n	800ce1a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800ce36:	f107 030c 	add.w	r3, r7, #12
 800ce3a:	220c      	movs	r2, #12
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7fe fe9a 	bl	800bb76 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ce42:	7dfb      	ldrb	r3, [r7, #23]
 800ce44:	f003 0301 	and.w	r3, r3, #1
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d032      	beq.n	800ceb2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2240      	movs	r2, #64	@ 0x40
 800ce50:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800ce54:	2301      	movs	r3, #1
 800ce56:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce58:	e016      	b.n	800ce88 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800ce60:	69fb      	ldr	r3, [r7, #28]
 800ce62:	68da      	ldr	r2, [r3, #12]
 800ce64:	f107 010c 	add.w	r1, r7, #12
 800ce68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce6a:	f7ff fe53 	bl	800cb14 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f7ff feff 	bl	800cc72 <dir_find>
 800ce74:	4603      	mov	r3, r0
 800ce76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800ce7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d106      	bne.n	800ce90 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ce82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce84:	3301      	adds	r3, #1
 800ce86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce8a:	2b63      	cmp	r3, #99	@ 0x63
 800ce8c:	d9e5      	bls.n	800ce5a <dir_register+0x66>
 800ce8e:	e000      	b.n	800ce92 <dir_register+0x9e>
			if (res != FR_OK) break;
 800ce90:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ce92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce94:	2b64      	cmp	r3, #100	@ 0x64
 800ce96:	d101      	bne.n	800ce9c <dir_register+0xa8>
 800ce98:	2307      	movs	r3, #7
 800ce9a:	e09c      	b.n	800cfd6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ce9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cea0:	2b04      	cmp	r3, #4
 800cea2:	d002      	beq.n	800ceaa <dir_register+0xb6>
 800cea4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cea8:	e095      	b.n	800cfd6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ceaa:	7dfa      	ldrb	r2, [r7, #23]
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ceb2:	7dfb      	ldrb	r3, [r7, #23]
 800ceb4:	f003 0302 	and.w	r3, r3, #2
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d007      	beq.n	800cecc <dir_register+0xd8>
 800cebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cebe:	330c      	adds	r3, #12
 800cec0:	4a47      	ldr	r2, [pc, #284]	@ (800cfe0 <dir_register+0x1ec>)
 800cec2:	fba2 2303 	umull	r2, r3, r2, r3
 800cec6:	089b      	lsrs	r3, r3, #2
 800cec8:	3301      	adds	r3, #1
 800ceca:	e000      	b.n	800cece <dir_register+0xda>
 800cecc:	2301      	movs	r3, #1
 800cece:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ced0:	6a39      	ldr	r1, [r7, #32]
 800ced2:	6878      	ldr	r0, [r7, #4]
 800ced4:	f7ff fcc0 	bl	800c858 <dir_alloc>
 800ced8:	4603      	mov	r3, r0
 800ceda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800cede:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d148      	bne.n	800cf78 <dir_register+0x184>
 800cee6:	6a3b      	ldr	r3, [r7, #32]
 800cee8:	3b01      	subs	r3, #1
 800ceea:	623b      	str	r3, [r7, #32]
 800ceec:	6a3b      	ldr	r3, [r7, #32]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d042      	beq.n	800cf78 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	695a      	ldr	r2, [r3, #20]
 800cef6:	6a3b      	ldr	r3, [r7, #32]
 800cef8:	015b      	lsls	r3, r3, #5
 800cefa:	1ad3      	subs	r3, r2, r3
 800cefc:	4619      	mov	r1, r3
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f7ff fb6a 	bl	800c5d8 <dir_sdi>
 800cf04:	4603      	mov	r3, r0
 800cf06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800cf0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d132      	bne.n	800cf78 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	3324      	adds	r3, #36	@ 0x24
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7ff fe8a 	bl	800cc30 <sum_sfn>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	69db      	ldr	r3, [r3, #28]
 800cf24:	4619      	mov	r1, r3
 800cf26:	69f8      	ldr	r0, [r7, #28]
 800cf28:	f7ff f848 	bl	800bfbc <move_window>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800cf32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d11d      	bne.n	800cf76 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800cf3a:	69fb      	ldr	r3, [r7, #28]
 800cf3c:	68d8      	ldr	r0, [r3, #12]
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6a19      	ldr	r1, [r3, #32]
 800cf42:	6a3b      	ldr	r3, [r7, #32]
 800cf44:	b2da      	uxtb	r2, r3
 800cf46:	7efb      	ldrb	r3, [r7, #27]
 800cf48:	f7ff fd7c 	bl	800ca44 <put_lfn>
				fs->wflag = 1;
 800cf4c:	69fb      	ldr	r3, [r7, #28]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800cf52:	2100      	movs	r1, #0
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f7ff fbba 	bl	800c6ce <dir_next>
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800cf60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d107      	bne.n	800cf78 <dir_register+0x184>
 800cf68:	6a3b      	ldr	r3, [r7, #32]
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	623b      	str	r3, [r7, #32]
 800cf6e:	6a3b      	ldr	r3, [r7, #32]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d1d5      	bne.n	800cf20 <dir_register+0x12c>
 800cf74:	e000      	b.n	800cf78 <dir_register+0x184>
				if (res != FR_OK) break;
 800cf76:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cf78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d128      	bne.n	800cfd2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	69db      	ldr	r3, [r3, #28]
 800cf84:	4619      	mov	r1, r3
 800cf86:	69f8      	ldr	r0, [r7, #28]
 800cf88:	f7ff f818 	bl	800bfbc <move_window>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800cf92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d11b      	bne.n	800cfd2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6a1b      	ldr	r3, [r3, #32]
 800cf9e:	2220      	movs	r2, #32
 800cfa0:	2100      	movs	r1, #0
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7fe fe08 	bl	800bbb8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6a18      	ldr	r0, [r3, #32]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	3324      	adds	r3, #36	@ 0x24
 800cfb0:	220b      	movs	r2, #11
 800cfb2:	4619      	mov	r1, r3
 800cfb4:	f7fe fddf 	bl	800bb76 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6a1b      	ldr	r3, [r3, #32]
 800cfc2:	330c      	adds	r3, #12
 800cfc4:	f002 0218 	and.w	r2, r2, #24
 800cfc8:	b2d2      	uxtb	r2, r2
 800cfca:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	2201      	movs	r2, #1
 800cfd0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cfd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3730      	adds	r7, #48	@ 0x30
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	4ec4ec4f 	.word	0x4ec4ec4f

0800cfe4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b08a      	sub	sp, #40	@ 0x28
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
 800cfec:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	613b      	str	r3, [r7, #16]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	68db      	ldr	r3, [r3, #12]
 800cffa:	60fb      	str	r3, [r7, #12]
 800cffc:	2300      	movs	r3, #0
 800cffe:	617b      	str	r3, [r7, #20]
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d004:	69bb      	ldr	r3, [r7, #24]
 800d006:	1c5a      	adds	r2, r3, #1
 800d008:	61ba      	str	r2, [r7, #24]
 800d00a:	693a      	ldr	r2, [r7, #16]
 800d00c:	4413      	add	r3, r2
 800d00e:	781b      	ldrb	r3, [r3, #0]
 800d010:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d012:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d014:	2b1f      	cmp	r3, #31
 800d016:	d940      	bls.n	800d09a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d018:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d01a:	2b2f      	cmp	r3, #47	@ 0x2f
 800d01c:	d006      	beq.n	800d02c <create_name+0x48>
 800d01e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d020:	2b5c      	cmp	r3, #92	@ 0x5c
 800d022:	d110      	bne.n	800d046 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d024:	e002      	b.n	800d02c <create_name+0x48>
 800d026:	69bb      	ldr	r3, [r7, #24]
 800d028:	3301      	adds	r3, #1
 800d02a:	61bb      	str	r3, [r7, #24]
 800d02c:	693a      	ldr	r2, [r7, #16]
 800d02e:	69bb      	ldr	r3, [r7, #24]
 800d030:	4413      	add	r3, r2
 800d032:	781b      	ldrb	r3, [r3, #0]
 800d034:	2b2f      	cmp	r3, #47	@ 0x2f
 800d036:	d0f6      	beq.n	800d026 <create_name+0x42>
 800d038:	693a      	ldr	r2, [r7, #16]
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	4413      	add	r3, r2
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	2b5c      	cmp	r3, #92	@ 0x5c
 800d042:	d0f0      	beq.n	800d026 <create_name+0x42>
			break;
 800d044:	e02a      	b.n	800d09c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d046:	697b      	ldr	r3, [r7, #20]
 800d048:	2bfe      	cmp	r3, #254	@ 0xfe
 800d04a:	d901      	bls.n	800d050 <create_name+0x6c>
 800d04c:	2306      	movs	r3, #6
 800d04e:	e17d      	b.n	800d34c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d050:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d052:	b2db      	uxtb	r3, r3
 800d054:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d056:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d058:	2101      	movs	r1, #1
 800d05a:	4618      	mov	r0, r3
 800d05c:	f001 fc5e 	bl	800e91c <ff_convert>
 800d060:	4603      	mov	r3, r0
 800d062:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d064:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d066:	2b00      	cmp	r3, #0
 800d068:	d101      	bne.n	800d06e <create_name+0x8a>
 800d06a:	2306      	movs	r3, #6
 800d06c:	e16e      	b.n	800d34c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d06e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d070:	2b7f      	cmp	r3, #127	@ 0x7f
 800d072:	d809      	bhi.n	800d088 <create_name+0xa4>
 800d074:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d076:	4619      	mov	r1, r3
 800d078:	488d      	ldr	r0, [pc, #564]	@ (800d2b0 <create_name+0x2cc>)
 800d07a:	f7fe fddf 	bl	800bc3c <chk_chr>
 800d07e:	4603      	mov	r3, r0
 800d080:	2b00      	cmp	r3, #0
 800d082:	d001      	beq.n	800d088 <create_name+0xa4>
 800d084:	2306      	movs	r3, #6
 800d086:	e161      	b.n	800d34c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	1c5a      	adds	r2, r3, #1
 800d08c:	617a      	str	r2, [r7, #20]
 800d08e:	005b      	lsls	r3, r3, #1
 800d090:	68fa      	ldr	r2, [r7, #12]
 800d092:	4413      	add	r3, r2
 800d094:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d096:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d098:	e7b4      	b.n	800d004 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d09a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d09c:	693a      	ldr	r2, [r7, #16]
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	441a      	add	r2, r3
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d0a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d0a8:	2b1f      	cmp	r3, #31
 800d0aa:	d801      	bhi.n	800d0b0 <create_name+0xcc>
 800d0ac:	2304      	movs	r3, #4
 800d0ae:	e000      	b.n	800d0b2 <create_name+0xce>
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d0b6:	e011      	b.n	800d0dc <create_name+0xf8>
		w = lfn[di - 1];
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d0be:	3b01      	subs	r3, #1
 800d0c0:	005b      	lsls	r3, r3, #1
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	881b      	ldrh	r3, [r3, #0]
 800d0c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800d0ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d0cc:	2b20      	cmp	r3, #32
 800d0ce:	d002      	beq.n	800d0d6 <create_name+0xf2>
 800d0d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d0d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0d4:	d106      	bne.n	800d0e4 <create_name+0x100>
		di--;
 800d0d6:	697b      	ldr	r3, [r7, #20]
 800d0d8:	3b01      	subs	r3, #1
 800d0da:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d1ea      	bne.n	800d0b8 <create_name+0xd4>
 800d0e2:	e000      	b.n	800d0e6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d0e4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	005b      	lsls	r3, r3, #1
 800d0ea:	68fa      	ldr	r2, [r7, #12]
 800d0ec:	4413      	add	r3, r2
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d101      	bne.n	800d0fc <create_name+0x118>
 800d0f8:	2306      	movs	r3, #6
 800d0fa:	e127      	b.n	800d34c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	3324      	adds	r3, #36	@ 0x24
 800d100:	220b      	movs	r2, #11
 800d102:	2120      	movs	r1, #32
 800d104:	4618      	mov	r0, r3
 800d106:	f7fe fd57 	bl	800bbb8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d10a:	2300      	movs	r3, #0
 800d10c:	61bb      	str	r3, [r7, #24]
 800d10e:	e002      	b.n	800d116 <create_name+0x132>
 800d110:	69bb      	ldr	r3, [r7, #24]
 800d112:	3301      	adds	r3, #1
 800d114:	61bb      	str	r3, [r7, #24]
 800d116:	69bb      	ldr	r3, [r7, #24]
 800d118:	005b      	lsls	r3, r3, #1
 800d11a:	68fa      	ldr	r2, [r7, #12]
 800d11c:	4413      	add	r3, r2
 800d11e:	881b      	ldrh	r3, [r3, #0]
 800d120:	2b20      	cmp	r3, #32
 800d122:	d0f5      	beq.n	800d110 <create_name+0x12c>
 800d124:	69bb      	ldr	r3, [r7, #24]
 800d126:	005b      	lsls	r3, r3, #1
 800d128:	68fa      	ldr	r2, [r7, #12]
 800d12a:	4413      	add	r3, r2
 800d12c:	881b      	ldrh	r3, [r3, #0]
 800d12e:	2b2e      	cmp	r3, #46	@ 0x2e
 800d130:	d0ee      	beq.n	800d110 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d132:	69bb      	ldr	r3, [r7, #24]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d009      	beq.n	800d14c <create_name+0x168>
 800d138:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d13c:	f043 0303 	orr.w	r3, r3, #3
 800d140:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d144:	e002      	b.n	800d14c <create_name+0x168>
 800d146:	697b      	ldr	r3, [r7, #20]
 800d148:	3b01      	subs	r3, #1
 800d14a:	617b      	str	r3, [r7, #20]
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d009      	beq.n	800d166 <create_name+0x182>
 800d152:	697b      	ldr	r3, [r7, #20]
 800d154:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d158:	3b01      	subs	r3, #1
 800d15a:	005b      	lsls	r3, r3, #1
 800d15c:	68fa      	ldr	r2, [r7, #12]
 800d15e:	4413      	add	r3, r2
 800d160:	881b      	ldrh	r3, [r3, #0]
 800d162:	2b2e      	cmp	r3, #46	@ 0x2e
 800d164:	d1ef      	bne.n	800d146 <create_name+0x162>

	i = b = 0; ni = 8;
 800d166:	2300      	movs	r3, #0
 800d168:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d16c:	2300      	movs	r3, #0
 800d16e:	623b      	str	r3, [r7, #32]
 800d170:	2308      	movs	r3, #8
 800d172:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d174:	69bb      	ldr	r3, [r7, #24]
 800d176:	1c5a      	adds	r2, r3, #1
 800d178:	61ba      	str	r2, [r7, #24]
 800d17a:	005b      	lsls	r3, r3, #1
 800d17c:	68fa      	ldr	r2, [r7, #12]
 800d17e:	4413      	add	r3, r2
 800d180:	881b      	ldrh	r3, [r3, #0]
 800d182:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d184:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d186:	2b00      	cmp	r3, #0
 800d188:	f000 8090 	beq.w	800d2ac <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d18c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d18e:	2b20      	cmp	r3, #32
 800d190:	d006      	beq.n	800d1a0 <create_name+0x1bc>
 800d192:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d194:	2b2e      	cmp	r3, #46	@ 0x2e
 800d196:	d10a      	bne.n	800d1ae <create_name+0x1ca>
 800d198:	69ba      	ldr	r2, [r7, #24]
 800d19a:	697b      	ldr	r3, [r7, #20]
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d006      	beq.n	800d1ae <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d1a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d1a4:	f043 0303 	orr.w	r3, r3, #3
 800d1a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d1ac:	e07d      	b.n	800d2aa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d1ae:	6a3a      	ldr	r2, [r7, #32]
 800d1b0:	69fb      	ldr	r3, [r7, #28]
 800d1b2:	429a      	cmp	r2, r3
 800d1b4:	d203      	bcs.n	800d1be <create_name+0x1da>
 800d1b6:	69ba      	ldr	r2, [r7, #24]
 800d1b8:	697b      	ldr	r3, [r7, #20]
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d123      	bne.n	800d206 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	2b0b      	cmp	r3, #11
 800d1c2:	d106      	bne.n	800d1d2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d1c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d1c8:	f043 0303 	orr.w	r3, r3, #3
 800d1cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d1d0:	e075      	b.n	800d2be <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d1d2:	69ba      	ldr	r2, [r7, #24]
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	429a      	cmp	r2, r3
 800d1d8:	d005      	beq.n	800d1e6 <create_name+0x202>
 800d1da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d1de:	f043 0303 	orr.w	r3, r3, #3
 800d1e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800d1e6:	69ba      	ldr	r2, [r7, #24]
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d866      	bhi.n	800d2bc <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	61bb      	str	r3, [r7, #24]
 800d1f2:	2308      	movs	r3, #8
 800d1f4:	623b      	str	r3, [r7, #32]
 800d1f6:	230b      	movs	r3, #11
 800d1f8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d1fa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d1fe:	009b      	lsls	r3, r3, #2
 800d200:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d204:	e051      	b.n	800d2aa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d206:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d208:	2b7f      	cmp	r3, #127	@ 0x7f
 800d20a:	d914      	bls.n	800d236 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d20c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d20e:	2100      	movs	r1, #0
 800d210:	4618      	mov	r0, r3
 800d212:	f001 fb83 	bl	800e91c <ff_convert>
 800d216:	4603      	mov	r3, r0
 800d218:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d21a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d004      	beq.n	800d22a <create_name+0x246>
 800d220:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d222:	3b80      	subs	r3, #128	@ 0x80
 800d224:	4a23      	ldr	r2, [pc, #140]	@ (800d2b4 <create_name+0x2d0>)
 800d226:	5cd3      	ldrb	r3, [r2, r3]
 800d228:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d22a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d22e:	f043 0302 	orr.w	r3, r3, #2
 800d232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d236:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d007      	beq.n	800d24c <create_name+0x268>
 800d23c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d23e:	4619      	mov	r1, r3
 800d240:	481d      	ldr	r0, [pc, #116]	@ (800d2b8 <create_name+0x2d4>)
 800d242:	f7fe fcfb 	bl	800bc3c <chk_chr>
 800d246:	4603      	mov	r3, r0
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d008      	beq.n	800d25e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d24c:	235f      	movs	r3, #95	@ 0x5f
 800d24e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d254:	f043 0303 	orr.w	r3, r3, #3
 800d258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d25c:	e01b      	b.n	800d296 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d25e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d260:	2b40      	cmp	r3, #64	@ 0x40
 800d262:	d909      	bls.n	800d278 <create_name+0x294>
 800d264:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d266:	2b5a      	cmp	r3, #90	@ 0x5a
 800d268:	d806      	bhi.n	800d278 <create_name+0x294>
					b |= 2;
 800d26a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d26e:	f043 0302 	orr.w	r3, r3, #2
 800d272:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d276:	e00e      	b.n	800d296 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d278:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d27a:	2b60      	cmp	r3, #96	@ 0x60
 800d27c:	d90b      	bls.n	800d296 <create_name+0x2b2>
 800d27e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d280:	2b7a      	cmp	r3, #122	@ 0x7a
 800d282:	d808      	bhi.n	800d296 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d284:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d288:	f043 0301 	orr.w	r3, r3, #1
 800d28c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d290:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d292:	3b20      	subs	r3, #32
 800d294:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d296:	6a3b      	ldr	r3, [r7, #32]
 800d298:	1c5a      	adds	r2, r3, #1
 800d29a:	623a      	str	r2, [r7, #32]
 800d29c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d29e:	b2d1      	uxtb	r1, r2
 800d2a0:	687a      	ldr	r2, [r7, #4]
 800d2a2:	4413      	add	r3, r2
 800d2a4:	460a      	mov	r2, r1
 800d2a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d2aa:	e763      	b.n	800d174 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d2ac:	bf00      	nop
 800d2ae:	e006      	b.n	800d2be <create_name+0x2da>
 800d2b0:	0801f7cc 	.word	0x0801f7cc
 800d2b4:	08022494 	.word	0x08022494
 800d2b8:	0801f7d8 	.word	0x0801f7d8
			if (si > di) break;			/* No extension */
 800d2bc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d2c4:	2be5      	cmp	r3, #229	@ 0xe5
 800d2c6:	d103      	bne.n	800d2d0 <create_name+0x2ec>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2205      	movs	r2, #5
 800d2cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800d2d0:	69fb      	ldr	r3, [r7, #28]
 800d2d2:	2b08      	cmp	r3, #8
 800d2d4:	d104      	bne.n	800d2e0 <create_name+0x2fc>
 800d2d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d2da:	009b      	lsls	r3, r3, #2
 800d2dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d2e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d2e4:	f003 030c 	and.w	r3, r3, #12
 800d2e8:	2b0c      	cmp	r3, #12
 800d2ea:	d005      	beq.n	800d2f8 <create_name+0x314>
 800d2ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d2f0:	f003 0303 	and.w	r3, r3, #3
 800d2f4:	2b03      	cmp	r3, #3
 800d2f6:	d105      	bne.n	800d304 <create_name+0x320>
 800d2f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2fc:	f043 0302 	orr.w	r3, r3, #2
 800d300:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d304:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d308:	f003 0302 	and.w	r3, r3, #2
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d117      	bne.n	800d340 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d310:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d314:	f003 0303 	and.w	r3, r3, #3
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d105      	bne.n	800d328 <create_name+0x344>
 800d31c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d320:	f043 0310 	orr.w	r3, r3, #16
 800d324:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d328:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d32c:	f003 030c 	and.w	r3, r3, #12
 800d330:	2b04      	cmp	r3, #4
 800d332:	d105      	bne.n	800d340 <create_name+0x35c>
 800d334:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d338:	f043 0308 	orr.w	r3, r3, #8
 800d33c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d346:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800d34a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d34c:	4618      	mov	r0, r3
 800d34e:	3728      	adds	r7, #40	@ 0x28
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b086      	sub	sp, #24
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
 800d35c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d368:	e002      	b.n	800d370 <follow_path+0x1c>
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	3301      	adds	r3, #1
 800d36e:	603b      	str	r3, [r7, #0]
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	781b      	ldrb	r3, [r3, #0]
 800d374:	2b2f      	cmp	r3, #47	@ 0x2f
 800d376:	d0f8      	beq.n	800d36a <follow_path+0x16>
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d37e:	d0f4      	beq.n	800d36a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	2200      	movs	r2, #0
 800d384:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	781b      	ldrb	r3, [r3, #0]
 800d38a:	2b1f      	cmp	r3, #31
 800d38c:	d80a      	bhi.n	800d3a4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2280      	movs	r2, #128	@ 0x80
 800d392:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d396:	2100      	movs	r1, #0
 800d398:	6878      	ldr	r0, [r7, #4]
 800d39a:	f7ff f91d 	bl	800c5d8 <dir_sdi>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	75fb      	strb	r3, [r7, #23]
 800d3a2:	e043      	b.n	800d42c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d3a4:	463b      	mov	r3, r7
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	6878      	ldr	r0, [r7, #4]
 800d3aa:	f7ff fe1b 	bl	800cfe4 <create_name>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d3b2:	7dfb      	ldrb	r3, [r7, #23]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d134      	bne.n	800d422 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d3b8:	6878      	ldr	r0, [r7, #4]
 800d3ba:	f7ff fc5a 	bl	800cc72 <dir_find>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d3c8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d3ca:	7dfb      	ldrb	r3, [r7, #23]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d00a      	beq.n	800d3e6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d3d0:	7dfb      	ldrb	r3, [r7, #23]
 800d3d2:	2b04      	cmp	r3, #4
 800d3d4:	d127      	bne.n	800d426 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d3d6:	7afb      	ldrb	r3, [r7, #11]
 800d3d8:	f003 0304 	and.w	r3, r3, #4
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d122      	bne.n	800d426 <follow_path+0xd2>
 800d3e0:	2305      	movs	r3, #5
 800d3e2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d3e4:	e01f      	b.n	800d426 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d3e6:	7afb      	ldrb	r3, [r7, #11]
 800d3e8:	f003 0304 	and.w	r3, r3, #4
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d11c      	bne.n	800d42a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d3f0:	693b      	ldr	r3, [r7, #16]
 800d3f2:	799b      	ldrb	r3, [r3, #6]
 800d3f4:	f003 0310 	and.w	r3, r3, #16
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d102      	bne.n	800d402 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d3fc:	2305      	movs	r3, #5
 800d3fe:	75fb      	strb	r3, [r7, #23]
 800d400:	e014      	b.n	800d42c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	695b      	ldr	r3, [r3, #20]
 800d40c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d410:	4413      	add	r3, r2
 800d412:	4619      	mov	r1, r3
 800d414:	68f8      	ldr	r0, [r7, #12]
 800d416:	f7ff fa66 	bl	800c8e6 <ld_clust>
 800d41a:	4602      	mov	r2, r0
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d420:	e7c0      	b.n	800d3a4 <follow_path+0x50>
			if (res != FR_OK) break;
 800d422:	bf00      	nop
 800d424:	e002      	b.n	800d42c <follow_path+0xd8>
				break;
 800d426:	bf00      	nop
 800d428:	e000      	b.n	800d42c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d42a:	bf00      	nop
			}
		}
	}

	return res;
 800d42c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3718      	adds	r7, #24
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}

0800d436 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d436:	b480      	push	{r7}
 800d438:	b087      	sub	sp, #28
 800d43a:	af00      	add	r7, sp, #0
 800d43c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d43e:	f04f 33ff 	mov.w	r3, #4294967295
 800d442:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d031      	beq.n	800d4b0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	617b      	str	r3, [r7, #20]
 800d452:	e002      	b.n	800d45a <get_ldnumber+0x24>
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	3301      	adds	r3, #1
 800d458:	617b      	str	r3, [r7, #20]
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	2b1f      	cmp	r3, #31
 800d460:	d903      	bls.n	800d46a <get_ldnumber+0x34>
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	781b      	ldrb	r3, [r3, #0]
 800d466:	2b3a      	cmp	r3, #58	@ 0x3a
 800d468:	d1f4      	bne.n	800d454 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d46a:	697b      	ldr	r3, [r7, #20]
 800d46c:	781b      	ldrb	r3, [r3, #0]
 800d46e:	2b3a      	cmp	r3, #58	@ 0x3a
 800d470:	d11c      	bne.n	800d4ac <get_ldnumber+0x76>
			tp = *path;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	1c5a      	adds	r2, r3, #1
 800d47c:	60fa      	str	r2, [r7, #12]
 800d47e:	781b      	ldrb	r3, [r3, #0]
 800d480:	3b30      	subs	r3, #48	@ 0x30
 800d482:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	2b09      	cmp	r3, #9
 800d488:	d80e      	bhi.n	800d4a8 <get_ldnumber+0x72>
 800d48a:	68fa      	ldr	r2, [r7, #12]
 800d48c:	697b      	ldr	r3, [r7, #20]
 800d48e:	429a      	cmp	r2, r3
 800d490:	d10a      	bne.n	800d4a8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d492:	68bb      	ldr	r3, [r7, #8]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d107      	bne.n	800d4a8 <get_ldnumber+0x72>
					vol = (int)i;
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	3301      	adds	r3, #1
 800d4a0:	617b      	str	r3, [r7, #20]
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	697a      	ldr	r2, [r7, #20]
 800d4a6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d4a8:	693b      	ldr	r3, [r7, #16]
 800d4aa:	e002      	b.n	800d4b2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d4b0:	693b      	ldr	r3, [r7, #16]
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	371c      	adds	r7, #28
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr
	...

0800d4c0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b082      	sub	sp, #8
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
 800d4c8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	70da      	strb	r2, [r3, #3]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d4d6:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d4d8:	6839      	ldr	r1, [r7, #0]
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7fe fd6e 	bl	800bfbc <move_window>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d001      	beq.n	800d4ea <check_fs+0x2a>
 800d4e6:	2304      	movs	r3, #4
 800d4e8:	e038      	b.n	800d55c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	3338      	adds	r3, #56	@ 0x38
 800d4ee:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f7fe fabc 	bl	800ba70 <ld_word>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	461a      	mov	r2, r3
 800d4fc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d500:	429a      	cmp	r2, r3
 800d502:	d001      	beq.n	800d508 <check_fs+0x48>
 800d504:	2303      	movs	r3, #3
 800d506:	e029      	b.n	800d55c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d50e:	2be9      	cmp	r3, #233	@ 0xe9
 800d510:	d009      	beq.n	800d526 <check_fs+0x66>
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d518:	2beb      	cmp	r3, #235	@ 0xeb
 800d51a:	d11e      	bne.n	800d55a <check_fs+0x9a>
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800d522:	2b90      	cmp	r3, #144	@ 0x90
 800d524:	d119      	bne.n	800d55a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	3338      	adds	r3, #56	@ 0x38
 800d52a:	3336      	adds	r3, #54	@ 0x36
 800d52c:	4618      	mov	r0, r3
 800d52e:	f7fe fab8 	bl	800baa2 <ld_dword>
 800d532:	4603      	mov	r3, r0
 800d534:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d538:	4a0a      	ldr	r2, [pc, #40]	@ (800d564 <check_fs+0xa4>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d101      	bne.n	800d542 <check_fs+0x82>
 800d53e:	2300      	movs	r3, #0
 800d540:	e00c      	b.n	800d55c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	3338      	adds	r3, #56	@ 0x38
 800d546:	3352      	adds	r3, #82	@ 0x52
 800d548:	4618      	mov	r0, r3
 800d54a:	f7fe faaa 	bl	800baa2 <ld_dword>
 800d54e:	4603      	mov	r3, r0
 800d550:	4a05      	ldr	r2, [pc, #20]	@ (800d568 <check_fs+0xa8>)
 800d552:	4293      	cmp	r3, r2
 800d554:	d101      	bne.n	800d55a <check_fs+0x9a>
 800d556:	2300      	movs	r3, #0
 800d558:	e000      	b.n	800d55c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d55a:	2302      	movs	r3, #2
}
 800d55c:	4618      	mov	r0, r3
 800d55e:	3708      	adds	r7, #8
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}
 800d564:	00544146 	.word	0x00544146
 800d568:	33544146 	.word	0x33544146

0800d56c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b096      	sub	sp, #88	@ 0x58
 800d570:	af00      	add	r7, sp, #0
 800d572:	60f8      	str	r0, [r7, #12]
 800d574:	60b9      	str	r1, [r7, #8]
 800d576:	4613      	mov	r3, r2
 800d578:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d57a:	68bb      	ldr	r3, [r7, #8]
 800d57c:	2200      	movs	r2, #0
 800d57e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d580:	68f8      	ldr	r0, [r7, #12]
 800d582:	f7ff ff58 	bl	800d436 <get_ldnumber>
 800d586:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	da01      	bge.n	800d592 <find_volume+0x26>
 800d58e:	230b      	movs	r3, #11
 800d590:	e235      	b.n	800d9fe <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d592:	4aa5      	ldr	r2, [pc, #660]	@ (800d828 <find_volume+0x2bc>)
 800d594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d59a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d59c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d101      	bne.n	800d5a6 <find_volume+0x3a>
 800d5a2:	230c      	movs	r3, #12
 800d5a4:	e22b      	b.n	800d9fe <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800d5a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d5a8:	f7fe fb63 	bl	800bc72 <lock_fs>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d101      	bne.n	800d5b6 <find_volume+0x4a>
 800d5b2:	230f      	movs	r3, #15
 800d5b4:	e223      	b.n	800d9fe <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d5ba:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d5bc:	79fb      	ldrb	r3, [r7, #7]
 800d5be:	f023 0301 	bic.w	r3, r3, #1
 800d5c2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d01a      	beq.n	800d602 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800d5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ce:	785b      	ldrb	r3, [r3, #1]
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	f7fe f9cb 	bl	800b96c <disk_status>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d5dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d5e0:	f003 0301 	and.w	r3, r3, #1
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d10c      	bne.n	800d602 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d5e8:	79fb      	ldrb	r3, [r7, #7]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d007      	beq.n	800d5fe <find_volume+0x92>
 800d5ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d5f2:	f003 0304 	and.w	r3, r3, #4
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d001      	beq.n	800d5fe <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800d5fa:	230a      	movs	r3, #10
 800d5fc:	e1ff      	b.n	800d9fe <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800d5fe:	2300      	movs	r3, #0
 800d600:	e1fd      	b.n	800d9fe <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d604:	2200      	movs	r2, #0
 800d606:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d60e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d612:	785b      	ldrb	r3, [r3, #1]
 800d614:	4618      	mov	r0, r3
 800d616:	f7fe f9c3 	bl	800b9a0 <disk_initialize>
 800d61a:	4603      	mov	r3, r0
 800d61c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d620:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d624:	f003 0301 	and.w	r3, r3, #1
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d001      	beq.n	800d630 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d62c:	2303      	movs	r3, #3
 800d62e:	e1e6      	b.n	800d9fe <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d630:	79fb      	ldrb	r3, [r7, #7]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d007      	beq.n	800d646 <find_volume+0xda>
 800d636:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d63a:	f003 0304 	and.w	r3, r3, #4
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d001      	beq.n	800d646 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800d642:	230a      	movs	r3, #10
 800d644:	e1db      	b.n	800d9fe <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d646:	2300      	movs	r3, #0
 800d648:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d64a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d64c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d64e:	f7ff ff37 	bl	800d4c0 <check_fs>
 800d652:	4603      	mov	r3, r0
 800d654:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d658:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d65c:	2b02      	cmp	r3, #2
 800d65e:	d149      	bne.n	800d6f4 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d660:	2300      	movs	r3, #0
 800d662:	643b      	str	r3, [r7, #64]	@ 0x40
 800d664:	e01e      	b.n	800d6a4 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d668:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d66c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d66e:	011b      	lsls	r3, r3, #4
 800d670:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d674:	4413      	add	r3, r2
 800d676:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d67a:	3304      	adds	r3, #4
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d006      	beq.n	800d690 <find_volume+0x124>
 800d682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d684:	3308      	adds	r3, #8
 800d686:	4618      	mov	r0, r3
 800d688:	f7fe fa0b 	bl	800baa2 <ld_dword>
 800d68c:	4602      	mov	r2, r0
 800d68e:	e000      	b.n	800d692 <find_volume+0x126>
 800d690:	2200      	movs	r2, #0
 800d692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d694:	009b      	lsls	r3, r3, #2
 800d696:	3358      	adds	r3, #88	@ 0x58
 800d698:	443b      	add	r3, r7
 800d69a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d69e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6a0:	3301      	adds	r3, #1
 800d6a2:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6a6:	2b03      	cmp	r3, #3
 800d6a8:	d9dd      	bls.n	800d666 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d6ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d002      	beq.n	800d6ba <find_volume+0x14e>
 800d6b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d6ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6bc:	009b      	lsls	r3, r3, #2
 800d6be:	3358      	adds	r3, #88	@ 0x58
 800d6c0:	443b      	add	r3, r7
 800d6c2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d6c6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d6c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d005      	beq.n	800d6da <find_volume+0x16e>
 800d6ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d6d0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d6d2:	f7ff fef5 	bl	800d4c0 <check_fs>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	e000      	b.n	800d6dc <find_volume+0x170>
 800d6da:	2303      	movs	r3, #3
 800d6dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d6e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d6e4:	2b01      	cmp	r3, #1
 800d6e6:	d905      	bls.n	800d6f4 <find_volume+0x188>
 800d6e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6ea:	3301      	adds	r3, #1
 800d6ec:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6f0:	2b03      	cmp	r3, #3
 800d6f2:	d9e2      	bls.n	800d6ba <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d6f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d6f8:	2b04      	cmp	r3, #4
 800d6fa:	d101      	bne.n	800d700 <find_volume+0x194>
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	e17e      	b.n	800d9fe <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d700:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d704:	2b01      	cmp	r3, #1
 800d706:	d901      	bls.n	800d70c <find_volume+0x1a0>
 800d708:	230d      	movs	r3, #13
 800d70a:	e178      	b.n	800d9fe <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70e:	3338      	adds	r3, #56	@ 0x38
 800d710:	330b      	adds	r3, #11
 800d712:	4618      	mov	r0, r3
 800d714:	f7fe f9ac 	bl	800ba70 <ld_word>
 800d718:	4603      	mov	r3, r0
 800d71a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d71e:	d001      	beq.n	800d724 <find_volume+0x1b8>
 800d720:	230d      	movs	r3, #13
 800d722:	e16c      	b.n	800d9fe <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d726:	3338      	adds	r3, #56	@ 0x38
 800d728:	3316      	adds	r3, #22
 800d72a:	4618      	mov	r0, r3
 800d72c:	f7fe f9a0 	bl	800ba70 <ld_word>
 800d730:	4603      	mov	r3, r0
 800d732:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d736:	2b00      	cmp	r3, #0
 800d738:	d106      	bne.n	800d748 <find_volume+0x1dc>
 800d73a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d73c:	3338      	adds	r3, #56	@ 0x38
 800d73e:	3324      	adds	r3, #36	@ 0x24
 800d740:	4618      	mov	r0, r3
 800d742:	f7fe f9ae 	bl	800baa2 <ld_dword>
 800d746:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d74a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d74c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d750:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d756:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d75a:	789b      	ldrb	r3, [r3, #2]
 800d75c:	2b01      	cmp	r3, #1
 800d75e:	d005      	beq.n	800d76c <find_volume+0x200>
 800d760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d762:	789b      	ldrb	r3, [r3, #2]
 800d764:	2b02      	cmp	r3, #2
 800d766:	d001      	beq.n	800d76c <find_volume+0x200>
 800d768:	230d      	movs	r3, #13
 800d76a:	e148      	b.n	800d9fe <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d76e:	789b      	ldrb	r3, [r3, #2]
 800d770:	461a      	mov	r2, r3
 800d772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d774:	fb02 f303 	mul.w	r3, r2, r3
 800d778:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d77c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d780:	461a      	mov	r2, r3
 800d782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d784:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d788:	895b      	ldrh	r3, [r3, #10]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d008      	beq.n	800d7a0 <find_volume+0x234>
 800d78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d790:	895b      	ldrh	r3, [r3, #10]
 800d792:	461a      	mov	r2, r3
 800d794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d796:	895b      	ldrh	r3, [r3, #10]
 800d798:	3b01      	subs	r3, #1
 800d79a:	4013      	ands	r3, r2
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d001      	beq.n	800d7a4 <find_volume+0x238>
 800d7a0:	230d      	movs	r3, #13
 800d7a2:	e12c      	b.n	800d9fe <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a6:	3338      	adds	r3, #56	@ 0x38
 800d7a8:	3311      	adds	r3, #17
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f7fe f960 	bl	800ba70 <ld_word>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	461a      	mov	r2, r3
 800d7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7b6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ba:	891b      	ldrh	r3, [r3, #8]
 800d7bc:	f003 030f 	and.w	r3, r3, #15
 800d7c0:	b29b      	uxth	r3, r3
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d001      	beq.n	800d7ca <find_volume+0x25e>
 800d7c6:	230d      	movs	r3, #13
 800d7c8:	e119      	b.n	800d9fe <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7cc:	3338      	adds	r3, #56	@ 0x38
 800d7ce:	3313      	adds	r3, #19
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f7fe f94d 	bl	800ba70 <ld_word>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d7da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d106      	bne.n	800d7ee <find_volume+0x282>
 800d7e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7e2:	3338      	adds	r3, #56	@ 0x38
 800d7e4:	3320      	adds	r3, #32
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7fe f95b 	bl	800baa2 <ld_dword>
 800d7ec:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f0:	3338      	adds	r3, #56	@ 0x38
 800d7f2:	330e      	adds	r3, #14
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f7fe f93b 	bl	800ba70 <ld_word>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d7fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d800:	2b00      	cmp	r3, #0
 800d802:	d101      	bne.n	800d808 <find_volume+0x29c>
 800d804:	230d      	movs	r3, #13
 800d806:	e0fa      	b.n	800d9fe <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d808:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d80a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d80c:	4413      	add	r3, r2
 800d80e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d810:	8912      	ldrh	r2, [r2, #8]
 800d812:	0912      	lsrs	r2, r2, #4
 800d814:	b292      	uxth	r2, r2
 800d816:	4413      	add	r3, r2
 800d818:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d81a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d81c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d81e:	429a      	cmp	r2, r3
 800d820:	d204      	bcs.n	800d82c <find_volume+0x2c0>
 800d822:	230d      	movs	r3, #13
 800d824:	e0eb      	b.n	800d9fe <find_volume+0x492>
 800d826:	bf00      	nop
 800d828:	2000658c 	.word	0x2000658c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d82c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d830:	1ad3      	subs	r3, r2, r3
 800d832:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d834:	8952      	ldrh	r2, [r2, #10]
 800d836:	fbb3 f3f2 	udiv	r3, r3, r2
 800d83a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d101      	bne.n	800d846 <find_volume+0x2da>
 800d842:	230d      	movs	r3, #13
 800d844:	e0db      	b.n	800d9fe <find_volume+0x492>
		fmt = FS_FAT32;
 800d846:	2303      	movs	r3, #3
 800d848:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d84e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d852:	4293      	cmp	r3, r2
 800d854:	d802      	bhi.n	800d85c <find_volume+0x2f0>
 800d856:	2302      	movs	r3, #2
 800d858:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d85e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d862:	4293      	cmp	r3, r2
 800d864:	d802      	bhi.n	800d86c <find_volume+0x300>
 800d866:	2301      	movs	r3, #1
 800d868:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86e:	1c9a      	adds	r2, r3, #2
 800d870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d872:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800d874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d876:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d878:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d87a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d87c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d87e:	441a      	add	r2, r3
 800d880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d882:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800d884:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d888:	441a      	add	r2, r3
 800d88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d88c:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800d88e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d892:	2b03      	cmp	r3, #3
 800d894:	d11e      	bne.n	800d8d4 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d898:	3338      	adds	r3, #56	@ 0x38
 800d89a:	332a      	adds	r3, #42	@ 0x2a
 800d89c:	4618      	mov	r0, r3
 800d89e:	f7fe f8e7 	bl	800ba70 <ld_word>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d001      	beq.n	800d8ac <find_volume+0x340>
 800d8a8:	230d      	movs	r3, #13
 800d8aa:	e0a8      	b.n	800d9fe <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ae:	891b      	ldrh	r3, [r3, #8]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d001      	beq.n	800d8b8 <find_volume+0x34c>
 800d8b4:	230d      	movs	r3, #13
 800d8b6:	e0a2      	b.n	800d9fe <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ba:	3338      	adds	r3, #56	@ 0x38
 800d8bc:	332c      	adds	r3, #44	@ 0x2c
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7fe f8ef 	bl	800baa2 <ld_dword>
 800d8c4:	4602      	mov	r2, r0
 800d8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c8:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d8ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8cc:	69db      	ldr	r3, [r3, #28]
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8d2:	e01f      	b.n	800d914 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d8d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d6:	891b      	ldrh	r3, [r3, #8]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d101      	bne.n	800d8e0 <find_volume+0x374>
 800d8dc:	230d      	movs	r3, #13
 800d8de:	e08e      	b.n	800d9fe <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d8e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8e6:	441a      	add	r2, r3
 800d8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ea:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d8ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d8f0:	2b02      	cmp	r3, #2
 800d8f2:	d103      	bne.n	800d8fc <find_volume+0x390>
 800d8f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8f6:	69db      	ldr	r3, [r3, #28]
 800d8f8:	005b      	lsls	r3, r3, #1
 800d8fa:	e00a      	b.n	800d912 <find_volume+0x3a6>
 800d8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8fe:	69da      	ldr	r2, [r3, #28]
 800d900:	4613      	mov	r3, r2
 800d902:	005b      	lsls	r3, r3, #1
 800d904:	4413      	add	r3, r2
 800d906:	085a      	lsrs	r2, r3, #1
 800d908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d90a:	69db      	ldr	r3, [r3, #28]
 800d90c:	f003 0301 	and.w	r3, r3, #1
 800d910:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d912:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d916:	6a1a      	ldr	r2, [r3, #32]
 800d918:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d91a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d91e:	0a5b      	lsrs	r3, r3, #9
 800d920:	429a      	cmp	r2, r3
 800d922:	d201      	bcs.n	800d928 <find_volume+0x3bc>
 800d924:	230d      	movs	r3, #13
 800d926:	e06a      	b.n	800d9fe <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d92a:	f04f 32ff 	mov.w	r2, #4294967295
 800d92e:	619a      	str	r2, [r3, #24]
 800d930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d932:	699a      	ldr	r2, [r3, #24]
 800d934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d936:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800d938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d93a:	2280      	movs	r2, #128	@ 0x80
 800d93c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d93e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d942:	2b03      	cmp	r3, #3
 800d944:	d149      	bne.n	800d9da <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d948:	3338      	adds	r3, #56	@ 0x38
 800d94a:	3330      	adds	r3, #48	@ 0x30
 800d94c:	4618      	mov	r0, r3
 800d94e:	f7fe f88f 	bl	800ba70 <ld_word>
 800d952:	4603      	mov	r3, r0
 800d954:	2b01      	cmp	r3, #1
 800d956:	d140      	bne.n	800d9da <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d95a:	3301      	adds	r3, #1
 800d95c:	4619      	mov	r1, r3
 800d95e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d960:	f7fe fb2c 	bl	800bfbc <move_window>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d137      	bne.n	800d9da <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800d96a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d96c:	2200      	movs	r2, #0
 800d96e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d972:	3338      	adds	r3, #56	@ 0x38
 800d974:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d978:	4618      	mov	r0, r3
 800d97a:	f7fe f879 	bl	800ba70 <ld_word>
 800d97e:	4603      	mov	r3, r0
 800d980:	461a      	mov	r2, r3
 800d982:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d986:	429a      	cmp	r2, r3
 800d988:	d127      	bne.n	800d9da <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d98c:	3338      	adds	r3, #56	@ 0x38
 800d98e:	4618      	mov	r0, r3
 800d990:	f7fe f887 	bl	800baa2 <ld_dword>
 800d994:	4603      	mov	r3, r0
 800d996:	4a1c      	ldr	r2, [pc, #112]	@ (800da08 <find_volume+0x49c>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d11e      	bne.n	800d9da <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d99e:	3338      	adds	r3, #56	@ 0x38
 800d9a0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	f7fe f87c 	bl	800baa2 <ld_dword>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	4a17      	ldr	r2, [pc, #92]	@ (800da0c <find_volume+0x4a0>)
 800d9ae:	4293      	cmp	r3, r2
 800d9b0:	d113      	bne.n	800d9da <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9b4:	3338      	adds	r3, #56	@ 0x38
 800d9b6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7fe f871 	bl	800baa2 <ld_dword>
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9c4:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9c8:	3338      	adds	r3, #56	@ 0x38
 800d9ca:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f7fe f867 	bl	800baa2 <ld_dword>
 800d9d4:	4602      	mov	r2, r0
 800d9d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9d8:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9dc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d9e0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d9e2:	4b0b      	ldr	r3, [pc, #44]	@ (800da10 <find_volume+0x4a4>)
 800d9e4:	881b      	ldrh	r3, [r3, #0]
 800d9e6:	3301      	adds	r3, #1
 800d9e8:	b29a      	uxth	r2, r3
 800d9ea:	4b09      	ldr	r3, [pc, #36]	@ (800da10 <find_volume+0x4a4>)
 800d9ec:	801a      	strh	r2, [r3, #0]
 800d9ee:	4b08      	ldr	r3, [pc, #32]	@ (800da10 <find_volume+0x4a4>)
 800d9f0:	881a      	ldrh	r2, [r3, #0]
 800d9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9f4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d9f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d9f8:	f7fe fa78 	bl	800beec <clear_lock>
#endif
	return FR_OK;
 800d9fc:	2300      	movs	r3, #0
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3758      	adds	r7, #88	@ 0x58
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	41615252 	.word	0x41615252
 800da0c:	61417272 	.word	0x61417272
 800da10:	20006590 	.word	0x20006590

0800da14 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800da1e:	2309      	movs	r3, #9
 800da20:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d02e      	beq.n	800da86 <validate+0x72>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d02a      	beq.n	800da86 <validate+0x72>
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	781b      	ldrb	r3, [r3, #0]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d025      	beq.n	800da86 <validate+0x72>
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	889a      	ldrh	r2, [r3, #4]
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	88db      	ldrh	r3, [r3, #6]
 800da44:	429a      	cmp	r2, r3
 800da46:	d11e      	bne.n	800da86 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	4618      	mov	r0, r3
 800da4e:	f7fe f910 	bl	800bc72 <lock_fs>
 800da52:	4603      	mov	r3, r0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d014      	beq.n	800da82 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	785b      	ldrb	r3, [r3, #1]
 800da5e:	4618      	mov	r0, r3
 800da60:	f7fd ff84 	bl	800b96c <disk_status>
 800da64:	4603      	mov	r3, r0
 800da66:	f003 0301 	and.w	r3, r3, #1
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d102      	bne.n	800da74 <validate+0x60>
				res = FR_OK;
 800da6e:	2300      	movs	r3, #0
 800da70:	73fb      	strb	r3, [r7, #15]
 800da72:	e008      	b.n	800da86 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2100      	movs	r1, #0
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7fe f90f 	bl	800bc9e <unlock_fs>
 800da80:	e001      	b.n	800da86 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800da82:	230f      	movs	r3, #15
 800da84:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800da86:	7bfb      	ldrb	r3, [r7, #15]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d102      	bne.n	800da92 <validate+0x7e>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	e000      	b.n	800da94 <validate+0x80>
 800da92:	2300      	movs	r3, #0
 800da94:	683a      	ldr	r2, [r7, #0]
 800da96:	6013      	str	r3, [r2, #0]
	return res;
 800da98:	7bfb      	ldrb	r3, [r7, #15]
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3710      	adds	r7, #16
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
	...

0800daa4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b088      	sub	sp, #32
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	60f8      	str	r0, [r7, #12]
 800daac:	60b9      	str	r1, [r7, #8]
 800daae:	4613      	mov	r3, r2
 800dab0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800dab2:	68bb      	ldr	r3, [r7, #8]
 800dab4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dab6:	f107 0310 	add.w	r3, r7, #16
 800daba:	4618      	mov	r0, r3
 800dabc:	f7ff fcbb 	bl	800d436 <get_ldnumber>
 800dac0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dac2:	69fb      	ldr	r3, [r7, #28]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	da01      	bge.n	800dacc <f_mount+0x28>
 800dac8:	230b      	movs	r3, #11
 800daca:	e048      	b.n	800db5e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800dacc:	4a26      	ldr	r2, [pc, #152]	@ (800db68 <f_mount+0xc4>)
 800dace:	69fb      	ldr	r3, [r7, #28]
 800dad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dad4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800dad6:	69bb      	ldr	r3, [r7, #24]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d00f      	beq.n	800dafc <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800dadc:	69b8      	ldr	r0, [r7, #24]
 800dade:	f7fe fa05 	bl	800beec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800dae2:	69bb      	ldr	r3, [r7, #24]
 800dae4:	691b      	ldr	r3, [r3, #16]
 800dae6:	4618      	mov	r0, r3
 800dae8:	f000 fff9 	bl	800eade <ff_del_syncobj>
 800daec:	4603      	mov	r3, r0
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d101      	bne.n	800daf6 <f_mount+0x52>
 800daf2:	2302      	movs	r3, #2
 800daf4:	e033      	b.n	800db5e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800daf6:	69bb      	ldr	r3, [r7, #24]
 800daf8:	2200      	movs	r2, #0
 800dafa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d00f      	beq.n	800db22 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	2200      	movs	r2, #0
 800db06:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800db08:	69fb      	ldr	r3, [r7, #28]
 800db0a:	b2da      	uxtb	r2, r3
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	3310      	adds	r3, #16
 800db10:	4619      	mov	r1, r3
 800db12:	4610      	mov	r0, r2
 800db14:	f000 ffc8 	bl	800eaa8 <ff_cre_syncobj>
 800db18:	4603      	mov	r3, r0
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d101      	bne.n	800db22 <f_mount+0x7e>
 800db1e:	2302      	movs	r3, #2
 800db20:	e01d      	b.n	800db5e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800db22:	68fa      	ldr	r2, [r7, #12]
 800db24:	4910      	ldr	r1, [pc, #64]	@ (800db68 <f_mount+0xc4>)
 800db26:	69fb      	ldr	r3, [r7, #28]
 800db28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d002      	beq.n	800db38 <f_mount+0x94>
 800db32:	79fb      	ldrb	r3, [r7, #7]
 800db34:	2b01      	cmp	r3, #1
 800db36:	d001      	beq.n	800db3c <f_mount+0x98>
 800db38:	2300      	movs	r3, #0
 800db3a:	e010      	b.n	800db5e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800db3c:	f107 010c 	add.w	r1, r7, #12
 800db40:	f107 0308 	add.w	r3, r7, #8
 800db44:	2200      	movs	r2, #0
 800db46:	4618      	mov	r0, r3
 800db48:	f7ff fd10 	bl	800d56c <find_volume>
 800db4c:	4603      	mov	r3, r0
 800db4e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	7dfa      	ldrb	r2, [r7, #23]
 800db54:	4611      	mov	r1, r2
 800db56:	4618      	mov	r0, r3
 800db58:	f7fe f8a1 	bl	800bc9e <unlock_fs>
 800db5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3720      	adds	r7, #32
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
 800db66:	bf00      	nop
 800db68:	2000658c 	.word	0x2000658c

0800db6c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800db72:	af00      	add	r7, sp, #0
 800db74:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800db78:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800db7c:	6018      	str	r0, [r3, #0]
 800db7e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800db82:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800db86:	6019      	str	r1, [r3, #0]
 800db88:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800db8c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800db90:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800db92:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800db96:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d101      	bne.n	800dba4 <f_open+0x38>
 800dba0:	2309      	movs	r3, #9
 800dba2:	e299      	b.n	800e0d8 <f_open+0x56c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800dba4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dba8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dbac:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800dbb0:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800dbb4:	7812      	ldrb	r2, [r2, #0]
 800dbb6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800dbba:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800dbbc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dbc0:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dbc4:	781a      	ldrb	r2, [r3, #0]
 800dbc6:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800dbca:	f107 0308 	add.w	r3, r7, #8
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f7ff fccc 	bl	800d56c <find_volume>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800dbda:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	f040 8265 	bne.w	800e0ae <f_open+0x542>
		dj.obj.fs = fs;
 800dbe4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dbe8:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800dbec:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dbf0:	f107 0214 	add.w	r2, r7, #20
 800dbf4:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800dbf6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dbfa:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800dbfe:	681a      	ldr	r2, [r3, #0]
 800dc00:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800dc04:	4611      	mov	r1, r2
 800dc06:	4618      	mov	r0, r3
 800dc08:	f7ff fba4 	bl	800d354 <follow_path>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800dc12:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d11c      	bne.n	800dc54 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800dc1a:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800dc1e:	b25b      	sxtb	r3, r3
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	da03      	bge.n	800dc2c <f_open+0xc0>
				res = FR_INVALID_NAME;
 800dc24:	2306      	movs	r3, #6
 800dc26:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800dc2a:	e013      	b.n	800dc54 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dc2c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dc30:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	2b01      	cmp	r3, #1
 800dc38:	bf8c      	ite	hi
 800dc3a:	2301      	movhi	r3, #1
 800dc3c:	2300      	movls	r3, #0
 800dc3e:	b2db      	uxtb	r3, r3
 800dc40:	461a      	mov	r2, r3
 800dc42:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800dc46:	4611      	mov	r1, r2
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f7fe f843 	bl	800bcd4 <chk_lock>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800dc54:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dc58:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dc5c:	781b      	ldrb	r3, [r3, #0]
 800dc5e:	f003 031c 	and.w	r3, r3, #28
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	f000 80a7 	beq.w	800ddb6 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800dc68:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d01f      	beq.n	800dcb0 <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800dc70:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dc74:	2b04      	cmp	r3, #4
 800dc76:	d10e      	bne.n	800dc96 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800dc78:	f7fe f888 	bl	800bd8c <enq_lock>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d006      	beq.n	800dc90 <f_open+0x124>
 800dc82:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800dc86:	4618      	mov	r0, r3
 800dc88:	f7ff f8b4 	bl	800cdf4 <dir_register>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	e000      	b.n	800dc92 <f_open+0x126>
 800dc90:	2312      	movs	r3, #18
 800dc92:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800dc96:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dc9a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dc9e:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800dca2:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800dca6:	7812      	ldrb	r2, [r2, #0]
 800dca8:	f042 0208 	orr.w	r2, r2, #8
 800dcac:	701a      	strb	r2, [r3, #0]
 800dcae:	e015      	b.n	800dcdc <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800dcb0:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800dcb4:	f003 0311 	and.w	r3, r3, #17
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d003      	beq.n	800dcc4 <f_open+0x158>
					res = FR_DENIED;
 800dcbc:	2307      	movs	r3, #7
 800dcbe:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800dcc2:	e00b      	b.n	800dcdc <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800dcc4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dcc8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	f003 0304 	and.w	r3, r3, #4
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d002      	beq.n	800dcdc <f_open+0x170>
 800dcd6:	2308      	movs	r3, #8
 800dcd8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800dcdc:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	f040 8088 	bne.w	800ddf6 <f_open+0x28a>
 800dce6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dcea:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800dcee:	781b      	ldrb	r3, [r3, #0]
 800dcf0:	f003 0308 	and.w	r3, r3, #8
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d07e      	beq.n	800ddf6 <f_open+0x28a>
				dw = GET_FATTIME();
 800dcf8:	f7fc fde2 	bl	800a8c0 <get_fattime>
 800dcfc:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800dd00:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800dd04:	330e      	adds	r3, #14
 800dd06:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f7fd ff07 	bl	800bb1e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800dd10:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800dd14:	3316      	adds	r3, #22
 800dd16:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f7fd feff 	bl	800bb1e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800dd20:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800dd24:	330b      	adds	r3, #11
 800dd26:	2220      	movs	r2, #32
 800dd28:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800dd2a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dd2e:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800dd32:	4611      	mov	r1, r2
 800dd34:	4618      	mov	r0, r3
 800dd36:	f7fe fdd6 	bl	800c8e6 <ld_clust>
 800dd3a:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800dd3e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dd42:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800dd46:	2200      	movs	r2, #0
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f7fe fdeb 	bl	800c924 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800dd4e:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800dd52:	331c      	adds	r3, #28
 800dd54:	2100      	movs	r1, #0
 800dd56:	4618      	mov	r0, r3
 800dd58:	f7fd fee1 	bl	800bb1e <st_dword>
					fs->wflag = 1;
 800dd5c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dd60:	2201      	movs	r2, #1
 800dd62:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800dd64:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d044      	beq.n	800ddf6 <f_open+0x28a>
						dw = fs->winsect;
 800dd6c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dd70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd72:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800dd76:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800dd80:	4618      	mov	r0, r3
 800dd82:	f7fe faf8 	bl	800c376 <remove_chain>
 800dd86:	4603      	mov	r3, r0
 800dd88:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800dd8c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d130      	bne.n	800ddf6 <f_open+0x28a>
							res = move_window(fs, dw);
 800dd94:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800dd98:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7fe f90d 	bl	800bfbc <move_window>
 800dda2:	4603      	mov	r3, r0
 800dda4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800dda8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ddac:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800ddb0:	3a01      	subs	r2, #1
 800ddb2:	615a      	str	r2, [r3, #20]
 800ddb4:	e01f      	b.n	800ddf6 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ddb6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d11b      	bne.n	800ddf6 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ddbe:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800ddc2:	f003 0310 	and.w	r3, r3, #16
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d003      	beq.n	800ddd2 <f_open+0x266>
					res = FR_NO_FILE;
 800ddca:	2304      	movs	r3, #4
 800ddcc:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800ddd0:	e011      	b.n	800ddf6 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ddd2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ddd6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	f003 0302 	and.w	r3, r3, #2
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d008      	beq.n	800ddf6 <f_open+0x28a>
 800dde4:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800dde8:	f003 0301 	and.w	r3, r3, #1
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d002      	beq.n	800ddf6 <f_open+0x28a>
						res = FR_DENIED;
 800ddf0:	2307      	movs	r3, #7
 800ddf2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800ddf6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d148      	bne.n	800de90 <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ddfe:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de02:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800de06:	781b      	ldrb	r3, [r3, #0]
 800de08:	f003 0308 	and.w	r3, r3, #8
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d00b      	beq.n	800de28 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800de10:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de14:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800de18:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800de1c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800de20:	7812      	ldrb	r2, [r2, #0]
 800de22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800de26:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800de28:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800de2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800de2e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de32:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800de3a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800de3e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de42:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800de4a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de4e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800de52:	781b      	ldrb	r3, [r3, #0]
 800de54:	2b01      	cmp	r3, #1
 800de56:	bf8c      	ite	hi
 800de58:	2301      	movhi	r3, #1
 800de5a:	2300      	movls	r3, #0
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	461a      	mov	r2, r3
 800de60:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800de64:	4611      	mov	r1, r2
 800de66:	4618      	mov	r0, r3
 800de68:	f7fd ffb2 	bl	800bdd0 <inc_lock>
 800de6c:	4602      	mov	r2, r0
 800de6e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de72:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800de7a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800de7e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	691b      	ldr	r3, [r3, #16]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d102      	bne.n	800de90 <f_open+0x324>
 800de8a:	2302      	movs	r3, #2
 800de8c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800de90:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800de94:	2b00      	cmp	r3, #0
 800de96:	f040 810a 	bne.w	800e0ae <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800de9a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800de9e:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800dea2:	4611      	mov	r1, r2
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7fe fd1e 	bl	800c8e6 <ld_clust>
 800deaa:	4602      	mov	r2, r0
 800deac:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800deb0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800deb8:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800debc:	331c      	adds	r3, #28
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fd fdef 	bl	800baa2 <ld_dword>
 800dec4:	4602      	mov	r2, r0
 800dec6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800deca:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ded2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ded6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	2200      	movs	r2, #0
 800dede:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dee0:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800dee4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dee8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800def0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800def4:	88da      	ldrh	r2, [r3, #6]
 800def6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800defa:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800df02:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df06:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800df10:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800df14:	7812      	ldrb	r2, [r2, #0]
 800df16:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800df18:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df1c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	2200      	movs	r2, #0
 800df24:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800df26:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df2a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	2200      	movs	r2, #0
 800df32:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800df34:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df38:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	2200      	movs	r2, #0
 800df40:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800df42:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df46:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	3330      	adds	r3, #48	@ 0x30
 800df4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df52:	2100      	movs	r1, #0
 800df54:	4618      	mov	r0, r3
 800df56:	f7fd fe2f 	bl	800bbb8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800df5a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df5e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800df62:	781b      	ldrb	r3, [r3, #0]
 800df64:	f003 0320 	and.w	r3, r3, #32
 800df68:	2b00      	cmp	r3, #0
 800df6a:	f000 80a0 	beq.w	800e0ae <f_open+0x542>
 800df6e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df72:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	68db      	ldr	r3, [r3, #12]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	f000 8097 	beq.w	800e0ae <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800df80:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df84:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	68da      	ldr	r2, [r3, #12]
 800df8c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800df90:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800df98:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800df9c:	895b      	ldrh	r3, [r3, #10]
 800df9e:	025b      	lsls	r3, r3, #9
 800dfa0:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dfa4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dfa8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	689b      	ldr	r3, [r3, #8]
 800dfb0:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dfb4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dfb8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	68db      	ldr	r3, [r3, #12]
 800dfc0:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800dfc4:	e021      	b.n	800e00a <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 800dfc6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800dfca:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f7fe f83d 	bl	800c054 <get_fat>
 800dfda:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800dfde:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800dfe2:	2b01      	cmp	r3, #1
 800dfe4:	d802      	bhi.n	800dfec <f_open+0x480>
 800dfe6:	2302      	movs	r3, #2
 800dfe8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dfec:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800dff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff4:	d102      	bne.n	800dffc <f_open+0x490>
 800dff6:	2301      	movs	r3, #1
 800dff8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dffc:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800e000:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800e004:	1ad3      	subs	r3, r2, r3
 800e006:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800e00a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d105      	bne.n	800e01e <f_open+0x4b2>
 800e012:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800e016:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800e01a:	429a      	cmp	r2, r3
 800e01c:	d8d3      	bhi.n	800dfc6 <f_open+0x45a>
				}
				fp->clust = clst;
 800e01e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e022:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800e02c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e02e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e032:	2b00      	cmp	r3, #0
 800e034:	d13b      	bne.n	800e0ae <f_open+0x542>
 800e036:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800e03a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d035      	beq.n	800e0ae <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e042:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e046:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800e04a:	4618      	mov	r0, r3
 800e04c:	f7fd ffe3 	bl	800c016 <clust2sect>
 800e050:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800e054:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d103      	bne.n	800e064 <f_open+0x4f8>
						res = FR_INT_ERR;
 800e05c:	2302      	movs	r3, #2
 800e05e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800e062:	e024      	b.n	800e0ae <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e064:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800e068:	0a5a      	lsrs	r2, r3, #9
 800e06a:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800e06e:	441a      	add	r2, r3
 800e070:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e074:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e07c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e080:	7858      	ldrb	r0, [r3, #1]
 800e082:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e086:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e090:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e094:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	6a1a      	ldr	r2, [r3, #32]
 800e09c:	2301      	movs	r3, #1
 800e09e:	f7fd fca7 	bl	800b9f0 <disk_read>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d002      	beq.n	800e0ae <f_open+0x542>
 800e0a8:	2301      	movs	r3, #1
 800e0aa:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e0ae:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d006      	beq.n	800e0c4 <f_open+0x558>
 800e0b6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e0ba:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e0c4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e0c8:	f897 2267 	ldrb.w	r2, [r7, #615]	@ 0x267
 800e0cc:	4611      	mov	r1, r2
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7fd fde5 	bl	800bc9e <unlock_fs>
 800e0d4:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b08e      	sub	sp, #56	@ 0x38
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	60f8      	str	r0, [r7, #12]
 800e0ea:	60b9      	str	r1, [r7, #8]
 800e0ec:	607a      	str	r2, [r7, #4]
 800e0ee:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	f107 0214 	add.w	r2, r7, #20
 800e100:	4611      	mov	r1, r2
 800e102:	4618      	mov	r0, r3
 800e104:	f7ff fc86 	bl	800da14 <validate>
 800e108:	4603      	mov	r3, r0
 800e10a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e10e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e112:	2b00      	cmp	r3, #0
 800e114:	d107      	bne.n	800e126 <f_read+0x44>
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	7d5b      	ldrb	r3, [r3, #21]
 800e11a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e11e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e122:	2b00      	cmp	r3, #0
 800e124:	d009      	beq.n	800e13a <f_read+0x58>
 800e126:	697b      	ldr	r3, [r7, #20]
 800e128:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e12c:	4611      	mov	r1, r2
 800e12e:	4618      	mov	r0, r3
 800e130:	f7fd fdb5 	bl	800bc9e <unlock_fs>
 800e134:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e138:	e13d      	b.n	800e3b6 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	7d1b      	ldrb	r3, [r3, #20]
 800e13e:	f003 0301 	and.w	r3, r3, #1
 800e142:	2b00      	cmp	r3, #0
 800e144:	d106      	bne.n	800e154 <f_read+0x72>
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	2107      	movs	r1, #7
 800e14a:	4618      	mov	r0, r3
 800e14c:	f7fd fda7 	bl	800bc9e <unlock_fs>
 800e150:	2307      	movs	r3, #7
 800e152:	e130      	b.n	800e3b6 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	68da      	ldr	r2, [r3, #12]
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	699b      	ldr	r3, [r3, #24]
 800e15c:	1ad3      	subs	r3, r2, r3
 800e15e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e160:	687a      	ldr	r2, [r7, #4]
 800e162:	6a3b      	ldr	r3, [r7, #32]
 800e164:	429a      	cmp	r2, r3
 800e166:	f240 811c 	bls.w	800e3a2 <f_read+0x2c0>
 800e16a:	6a3b      	ldr	r3, [r7, #32]
 800e16c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e16e:	e118      	b.n	800e3a2 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	699b      	ldr	r3, [r3, #24]
 800e174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e178:	2b00      	cmp	r3, #0
 800e17a:	f040 80e4 	bne.w	800e346 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	699b      	ldr	r3, [r3, #24]
 800e182:	0a5b      	lsrs	r3, r3, #9
 800e184:	697a      	ldr	r2, [r7, #20]
 800e186:	8952      	ldrh	r2, [r2, #10]
 800e188:	3a01      	subs	r2, #1
 800e18a:	4013      	ands	r3, r2
 800e18c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e18e:	69fb      	ldr	r3, [r7, #28]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d139      	bne.n	800e208 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	699b      	ldr	r3, [r3, #24]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d103      	bne.n	800e1a4 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	689b      	ldr	r3, [r3, #8]
 800e1a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800e1a2:	e013      	b.n	800e1cc <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d007      	beq.n	800e1bc <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	699b      	ldr	r3, [r3, #24]
 800e1b0:	4619      	mov	r1, r3
 800e1b2:	68f8      	ldr	r0, [r7, #12]
 800e1b4:	f7fe f9dc 	bl	800c570 <clmt_clust>
 800e1b8:	6338      	str	r0, [r7, #48]	@ 0x30
 800e1ba:	e007      	b.n	800e1cc <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e1bc:	68fa      	ldr	r2, [r7, #12]
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	69db      	ldr	r3, [r3, #28]
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	4610      	mov	r0, r2
 800e1c6:	f7fd ff45 	bl	800c054 <get_fat>
 800e1ca:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ce:	2b01      	cmp	r3, #1
 800e1d0:	d809      	bhi.n	800e1e6 <f_read+0x104>
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	2202      	movs	r2, #2
 800e1d6:	755a      	strb	r2, [r3, #21]
 800e1d8:	697b      	ldr	r3, [r7, #20]
 800e1da:	2102      	movs	r1, #2
 800e1dc:	4618      	mov	r0, r3
 800e1de:	f7fd fd5e 	bl	800bc9e <unlock_fs>
 800e1e2:	2302      	movs	r3, #2
 800e1e4:	e0e7      	b.n	800e3b6 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1ec:	d109      	bne.n	800e202 <f_read+0x120>
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	755a      	strb	r2, [r3, #21]
 800e1f4:	697b      	ldr	r3, [r7, #20]
 800e1f6:	2101      	movs	r1, #1
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f7fd fd50 	bl	800bc9e <unlock_fs>
 800e1fe:	2301      	movs	r3, #1
 800e200:	e0d9      	b.n	800e3b6 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e206:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e208:	697a      	ldr	r2, [r7, #20]
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	69db      	ldr	r3, [r3, #28]
 800e20e:	4619      	mov	r1, r3
 800e210:	4610      	mov	r0, r2
 800e212:	f7fd ff00 	bl	800c016 <clust2sect>
 800e216:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e218:	69bb      	ldr	r3, [r7, #24]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d109      	bne.n	800e232 <f_read+0x150>
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	2202      	movs	r2, #2
 800e222:	755a      	strb	r2, [r3, #21]
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	2102      	movs	r1, #2
 800e228:	4618      	mov	r0, r3
 800e22a:	f7fd fd38 	bl	800bc9e <unlock_fs>
 800e22e:	2302      	movs	r3, #2
 800e230:	e0c1      	b.n	800e3b6 <f_read+0x2d4>
			sect += csect;
 800e232:	69ba      	ldr	r2, [r7, #24]
 800e234:	69fb      	ldr	r3, [r7, #28]
 800e236:	4413      	add	r3, r2
 800e238:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	0a5b      	lsrs	r3, r3, #9
 800e23e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e242:	2b00      	cmp	r3, #0
 800e244:	d03e      	beq.n	800e2c4 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e246:	69fa      	ldr	r2, [r7, #28]
 800e248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e24a:	4413      	add	r3, r2
 800e24c:	697a      	ldr	r2, [r7, #20]
 800e24e:	8952      	ldrh	r2, [r2, #10]
 800e250:	4293      	cmp	r3, r2
 800e252:	d905      	bls.n	800e260 <f_read+0x17e>
					cc = fs->csize - csect;
 800e254:	697b      	ldr	r3, [r7, #20]
 800e256:	895b      	ldrh	r3, [r3, #10]
 800e258:	461a      	mov	r2, r3
 800e25a:	69fb      	ldr	r3, [r7, #28]
 800e25c:	1ad3      	subs	r3, r2, r3
 800e25e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e260:	697b      	ldr	r3, [r7, #20]
 800e262:	7858      	ldrb	r0, [r3, #1]
 800e264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e266:	69ba      	ldr	r2, [r7, #24]
 800e268:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e26a:	f7fd fbc1 	bl	800b9f0 <disk_read>
 800e26e:	4603      	mov	r3, r0
 800e270:	2b00      	cmp	r3, #0
 800e272:	d009      	beq.n	800e288 <f_read+0x1a6>
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	2201      	movs	r2, #1
 800e278:	755a      	strb	r2, [r3, #21]
 800e27a:	697b      	ldr	r3, [r7, #20]
 800e27c:	2101      	movs	r1, #1
 800e27e:	4618      	mov	r0, r3
 800e280:	f7fd fd0d 	bl	800bc9e <unlock_fs>
 800e284:	2301      	movs	r3, #1
 800e286:	e096      	b.n	800e3b6 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	7d1b      	ldrb	r3, [r3, #20]
 800e28c:	b25b      	sxtb	r3, r3
 800e28e:	2b00      	cmp	r3, #0
 800e290:	da14      	bge.n	800e2bc <f_read+0x1da>
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	6a1a      	ldr	r2, [r3, #32]
 800e296:	69bb      	ldr	r3, [r7, #24]
 800e298:	1ad3      	subs	r3, r2, r3
 800e29a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e29c:	429a      	cmp	r2, r3
 800e29e:	d90d      	bls.n	800e2bc <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	6a1a      	ldr	r2, [r3, #32]
 800e2a4:	69bb      	ldr	r3, [r7, #24]
 800e2a6:	1ad3      	subs	r3, r2, r3
 800e2a8:	025b      	lsls	r3, r3, #9
 800e2aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2ac:	18d0      	adds	r0, r2, r3
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	3330      	adds	r3, #48	@ 0x30
 800e2b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	f7fd fc5d 	bl	800bb76 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2be:	025b      	lsls	r3, r3, #9
 800e2c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800e2c2:	e05a      	b.n	800e37a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	6a1b      	ldr	r3, [r3, #32]
 800e2c8:	69ba      	ldr	r2, [r7, #24]
 800e2ca:	429a      	cmp	r2, r3
 800e2cc:	d038      	beq.n	800e340 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	7d1b      	ldrb	r3, [r3, #20]
 800e2d2:	b25b      	sxtb	r3, r3
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	da1d      	bge.n	800e314 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	7858      	ldrb	r0, [r3, #1]
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	6a1a      	ldr	r2, [r3, #32]
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	f7fd fba2 	bl	800ba30 <disk_write>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d009      	beq.n	800e306 <f_read+0x224>
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	2201      	movs	r2, #1
 800e2f6:	755a      	strb	r2, [r3, #21]
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	2101      	movs	r1, #1
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f7fd fcce 	bl	800bc9e <unlock_fs>
 800e302:	2301      	movs	r3, #1
 800e304:	e057      	b.n	800e3b6 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	7d1b      	ldrb	r3, [r3, #20]
 800e30a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e30e:	b2da      	uxtb	r2, r3
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e314:	697b      	ldr	r3, [r7, #20]
 800e316:	7858      	ldrb	r0, [r3, #1]
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e31e:	2301      	movs	r3, #1
 800e320:	69ba      	ldr	r2, [r7, #24]
 800e322:	f7fd fb65 	bl	800b9f0 <disk_read>
 800e326:	4603      	mov	r3, r0
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d009      	beq.n	800e340 <f_read+0x25e>
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	2201      	movs	r2, #1
 800e330:	755a      	strb	r2, [r3, #21]
 800e332:	697b      	ldr	r3, [r7, #20]
 800e334:	2101      	movs	r1, #1
 800e336:	4618      	mov	r0, r3
 800e338:	f7fd fcb1 	bl	800bc9e <unlock_fs>
 800e33c:	2301      	movs	r3, #1
 800e33e:	e03a      	b.n	800e3b6 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	69ba      	ldr	r2, [r7, #24]
 800e344:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	699b      	ldr	r3, [r3, #24]
 800e34a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e34e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e352:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e354:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	429a      	cmp	r2, r3
 800e35a:	d901      	bls.n	800e360 <f_read+0x27e>
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	699b      	ldr	r3, [r3, #24]
 800e36a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e36e:	4413      	add	r3, r2
 800e370:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e372:	4619      	mov	r1, r3
 800e374:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e376:	f7fd fbfe 	bl	800bb76 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e37a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e37c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e37e:	4413      	add	r3, r2
 800e380:	627b      	str	r3, [r7, #36]	@ 0x24
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	699a      	ldr	r2, [r3, #24]
 800e386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e388:	441a      	add	r2, r3
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	619a      	str	r2, [r3, #24]
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	681a      	ldr	r2, [r3, #0]
 800e392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e394:	441a      	add	r2, r3
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	601a      	str	r2, [r3, #0]
 800e39a:	687a      	ldr	r2, [r7, #4]
 800e39c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e39e:	1ad3      	subs	r3, r2, r3
 800e3a0:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	f47f aee3 	bne.w	800e170 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	2100      	movs	r1, #0
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7fd fc75 	bl	800bc9e <unlock_fs>
 800e3b4:	2300      	movs	r3, #0
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3738      	adds	r7, #56	@ 0x38
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}

0800e3be <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e3be:	b580      	push	{r7, lr}
 800e3c0:	b090      	sub	sp, #64	@ 0x40
 800e3c2:	af00      	add	r7, sp, #0
 800e3c4:	6078      	str	r0, [r7, #4]
 800e3c6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f107 0208 	add.w	r2, r7, #8
 800e3ce:	4611      	mov	r1, r2
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f7ff fb1f 	bl	800da14 <validate>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e3dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d103      	bne.n	800e3ec <f_lseek+0x2e>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	7d5b      	ldrb	r3, [r3, #21]
 800e3e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e3ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d009      	beq.n	800e408 <f_lseek+0x4a>
 800e3f4:	68bb      	ldr	r3, [r7, #8]
 800e3f6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e3fa:	4611      	mov	r1, r2
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f7fd fc4e 	bl	800bc9e <unlock_fs>
 800e402:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e406:	e229      	b.n	800e85c <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	f000 80ea 	beq.w	800e5e6 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e412:	683b      	ldr	r3, [r7, #0]
 800e414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e418:	d164      	bne.n	800e4e4 <f_lseek+0x126>
			tbl = fp->cltbl;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e41e:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e422:	1d1a      	adds	r2, r3, #4
 800e424:	627a      	str	r2, [r7, #36]	@ 0x24
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	617b      	str	r3, [r7, #20]
 800e42a:	2302      	movs	r3, #2
 800e42c:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	689b      	ldr	r3, [r3, #8]
 800e432:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800e434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e436:	2b00      	cmp	r3, #0
 800e438:	d044      	beq.n	800e4c4 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e43c:	613b      	str	r3, [r7, #16]
 800e43e:	2300      	movs	r3, #0
 800e440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e444:	3302      	adds	r3, #2
 800e446:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800e448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e44a:	60fb      	str	r3, [r7, #12]
 800e44c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e44e:	3301      	adds	r3, #1
 800e450:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e456:	4618      	mov	r0, r3
 800e458:	f7fd fdfc 	bl	800c054 <get_fat>
 800e45c:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e460:	2b01      	cmp	r3, #1
 800e462:	d809      	bhi.n	800e478 <f_lseek+0xba>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	2202      	movs	r2, #2
 800e468:	755a      	strb	r2, [r3, #21]
 800e46a:	68bb      	ldr	r3, [r7, #8]
 800e46c:	2102      	movs	r1, #2
 800e46e:	4618      	mov	r0, r3
 800e470:	f7fd fc15 	bl	800bc9e <unlock_fs>
 800e474:	2302      	movs	r3, #2
 800e476:	e1f1      	b.n	800e85c <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e47e:	d109      	bne.n	800e494 <f_lseek+0xd6>
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	2201      	movs	r2, #1
 800e484:	755a      	strb	r2, [r3, #21]
 800e486:	68bb      	ldr	r3, [r7, #8]
 800e488:	2101      	movs	r1, #1
 800e48a:	4618      	mov	r0, r3
 800e48c:	f7fd fc07 	bl	800bc9e <unlock_fs>
 800e490:	2301      	movs	r3, #1
 800e492:	e1e3      	b.n	800e85c <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	3301      	adds	r3, #1
 800e498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e49a:	429a      	cmp	r2, r3
 800e49c:	d0d4      	beq.n	800e448 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e49e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4a0:	697b      	ldr	r3, [r7, #20]
 800e4a2:	429a      	cmp	r2, r3
 800e4a4:	d809      	bhi.n	800e4ba <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800e4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4a8:	1d1a      	adds	r2, r3, #4
 800e4aa:	627a      	str	r2, [r7, #36]	@ 0x24
 800e4ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4ae:	601a      	str	r2, [r3, #0]
 800e4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b2:	1d1a      	adds	r2, r3, #4
 800e4b4:	627a      	str	r2, [r7, #36]	@ 0x24
 800e4b6:	693a      	ldr	r2, [r7, #16]
 800e4b8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	69db      	ldr	r3, [r3, #28]
 800e4be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4c0:	429a      	cmp	r2, r3
 800e4c2:	d3ba      	bcc.n	800e43a <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4ca:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e4cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4ce:	697b      	ldr	r3, [r7, #20]
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	d803      	bhi.n	800e4dc <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800e4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	601a      	str	r2, [r3, #0]
 800e4da:	e1b6      	b.n	800e84a <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e4dc:	2311      	movs	r3, #17
 800e4de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e4e2:	e1b2      	b.n	800e84a <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	68db      	ldr	r3, [r3, #12]
 800e4e8:	683a      	ldr	r2, [r7, #0]
 800e4ea:	429a      	cmp	r2, r3
 800e4ec:	d902      	bls.n	800e4f4 <f_lseek+0x136>
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	68db      	ldr	r3, [r3, #12]
 800e4f2:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	683a      	ldr	r2, [r7, #0]
 800e4f8:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	f000 81a4 	beq.w	800e84a <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e502:	683b      	ldr	r3, [r7, #0]
 800e504:	3b01      	subs	r3, #1
 800e506:	4619      	mov	r1, r3
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f7fe f831 	bl	800c570 <clmt_clust>
 800e50e:	4602      	mov	r2, r0
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e514:	68ba      	ldr	r2, [r7, #8]
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	69db      	ldr	r3, [r3, #28]
 800e51a:	4619      	mov	r1, r3
 800e51c:	4610      	mov	r0, r2
 800e51e:	f7fd fd7a 	bl	800c016 <clust2sect>
 800e522:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e524:	69bb      	ldr	r3, [r7, #24]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d109      	bne.n	800e53e <f_lseek+0x180>
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2202      	movs	r2, #2
 800e52e:	755a      	strb	r2, [r3, #21]
 800e530:	68bb      	ldr	r3, [r7, #8]
 800e532:	2102      	movs	r1, #2
 800e534:	4618      	mov	r0, r3
 800e536:	f7fd fbb2 	bl	800bc9e <unlock_fs>
 800e53a:	2302      	movs	r3, #2
 800e53c:	e18e      	b.n	800e85c <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	3b01      	subs	r3, #1
 800e542:	0a5b      	lsrs	r3, r3, #9
 800e544:	68ba      	ldr	r2, [r7, #8]
 800e546:	8952      	ldrh	r2, [r2, #10]
 800e548:	3a01      	subs	r2, #1
 800e54a:	4013      	ands	r3, r2
 800e54c:	69ba      	ldr	r2, [r7, #24]
 800e54e:	4413      	add	r3, r2
 800e550:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	699b      	ldr	r3, [r3, #24]
 800e556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	f000 8175 	beq.w	800e84a <f_lseek+0x48c>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	6a1b      	ldr	r3, [r3, #32]
 800e564:	69ba      	ldr	r2, [r7, #24]
 800e566:	429a      	cmp	r2, r3
 800e568:	f000 816f 	beq.w	800e84a <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	7d1b      	ldrb	r3, [r3, #20]
 800e570:	b25b      	sxtb	r3, r3
 800e572:	2b00      	cmp	r3, #0
 800e574:	da1d      	bge.n	800e5b2 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e576:	68bb      	ldr	r3, [r7, #8]
 800e578:	7858      	ldrb	r0, [r3, #1]
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	6a1a      	ldr	r2, [r3, #32]
 800e584:	2301      	movs	r3, #1
 800e586:	f7fd fa53 	bl	800ba30 <disk_write>
 800e58a:	4603      	mov	r3, r0
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d009      	beq.n	800e5a4 <f_lseek+0x1e6>
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	2201      	movs	r2, #1
 800e594:	755a      	strb	r2, [r3, #21]
 800e596:	68bb      	ldr	r3, [r7, #8]
 800e598:	2101      	movs	r1, #1
 800e59a:	4618      	mov	r0, r3
 800e59c:	f7fd fb7f 	bl	800bc9e <unlock_fs>
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	e15b      	b.n	800e85c <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	7d1b      	ldrb	r3, [r3, #20]
 800e5a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e5ac:	b2da      	uxtb	r2, r3
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e5b2:	68bb      	ldr	r3, [r7, #8]
 800e5b4:	7858      	ldrb	r0, [r3, #1]
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e5bc:	2301      	movs	r3, #1
 800e5be:	69ba      	ldr	r2, [r7, #24]
 800e5c0:	f7fd fa16 	bl	800b9f0 <disk_read>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d009      	beq.n	800e5de <f_lseek+0x220>
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	755a      	strb	r2, [r3, #21]
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	2101      	movs	r1, #1
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	f7fd fb62 	bl	800bc9e <unlock_fs>
 800e5da:	2301      	movs	r3, #1
 800e5dc:	e13e      	b.n	800e85c <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	69ba      	ldr	r2, [r7, #24]
 800e5e2:	621a      	str	r2, [r3, #32]
 800e5e4:	e131      	b.n	800e84a <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	68db      	ldr	r3, [r3, #12]
 800e5ea:	683a      	ldr	r2, [r7, #0]
 800e5ec:	429a      	cmp	r2, r3
 800e5ee:	d908      	bls.n	800e602 <f_lseek+0x244>
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	7d1b      	ldrb	r3, [r3, #20]
 800e5f4:	f003 0302 	and.w	r3, r3, #2
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d102      	bne.n	800e602 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	68db      	ldr	r3, [r3, #12]
 800e600:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	699b      	ldr	r3, [r3, #24]
 800e606:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e608:	2300      	movs	r3, #0
 800e60a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e610:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	2b00      	cmp	r3, #0
 800e616:	f000 80c0 	beq.w	800e79a <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e61a:	68bb      	ldr	r3, [r7, #8]
 800e61c:	895b      	ldrh	r3, [r3, #10]
 800e61e:	025b      	lsls	r3, r3, #9
 800e620:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e622:	6a3b      	ldr	r3, [r7, #32]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d01b      	beq.n	800e660 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	1e5a      	subs	r2, r3, #1
 800e62c:	69fb      	ldr	r3, [r7, #28]
 800e62e:	fbb2 f2f3 	udiv	r2, r2, r3
 800e632:	6a3b      	ldr	r3, [r7, #32]
 800e634:	1e59      	subs	r1, r3, #1
 800e636:	69fb      	ldr	r3, [r7, #28]
 800e638:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d30f      	bcc.n	800e660 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e640:	6a3b      	ldr	r3, [r7, #32]
 800e642:	1e5a      	subs	r2, r3, #1
 800e644:	69fb      	ldr	r3, [r7, #28]
 800e646:	425b      	negs	r3, r3
 800e648:	401a      	ands	r2, r3
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	699b      	ldr	r3, [r3, #24]
 800e652:	683a      	ldr	r2, [r7, #0]
 800e654:	1ad3      	subs	r3, r2, r3
 800e656:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	69db      	ldr	r3, [r3, #28]
 800e65c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e65e:	e02c      	b.n	800e6ba <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	689b      	ldr	r3, [r3, #8]
 800e664:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d123      	bne.n	800e6b4 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2100      	movs	r1, #0
 800e670:	4618      	mov	r0, r3
 800e672:	f7fd fee5 	bl	800c440 <create_chain>
 800e676:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e67a:	2b01      	cmp	r3, #1
 800e67c:	d109      	bne.n	800e692 <f_lseek+0x2d4>
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	2202      	movs	r2, #2
 800e682:	755a      	strb	r2, [r3, #21]
 800e684:	68bb      	ldr	r3, [r7, #8]
 800e686:	2102      	movs	r1, #2
 800e688:	4618      	mov	r0, r3
 800e68a:	f7fd fb08 	bl	800bc9e <unlock_fs>
 800e68e:	2302      	movs	r3, #2
 800e690:	e0e4      	b.n	800e85c <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e694:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e698:	d109      	bne.n	800e6ae <f_lseek+0x2f0>
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2201      	movs	r2, #1
 800e69e:	755a      	strb	r2, [r3, #21]
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	2101      	movs	r1, #1
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	f7fd fafa 	bl	800bc9e <unlock_fs>
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	e0d6      	b.n	800e85c <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e6b2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e6b8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e6ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d06c      	beq.n	800e79a <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800e6c0:	e044      	b.n	800e74c <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800e6c2:	683a      	ldr	r2, [r7, #0]
 800e6c4:	69fb      	ldr	r3, [r7, #28]
 800e6c6:	1ad3      	subs	r3, r2, r3
 800e6c8:	603b      	str	r3, [r7, #0]
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	699a      	ldr	r2, [r3, #24]
 800e6ce:	69fb      	ldr	r3, [r7, #28]
 800e6d0:	441a      	add	r2, r3
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	7d1b      	ldrb	r3, [r3, #20]
 800e6da:	f003 0302 	and.w	r3, r3, #2
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d00b      	beq.n	800e6fa <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f7fd feaa 	bl	800c440 <create_chain>
 800e6ec:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d108      	bne.n	800e706 <f_lseek+0x348>
							ofs = 0; break;
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	603b      	str	r3, [r7, #0]
 800e6f8:	e02c      	b.n	800e754 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e6fe:	4618      	mov	r0, r3
 800e700:	f7fd fca8 	bl	800c054 <get_fat>
 800e704:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e70c:	d109      	bne.n	800e722 <f_lseek+0x364>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2201      	movs	r2, #1
 800e712:	755a      	strb	r2, [r3, #21]
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	2101      	movs	r1, #1
 800e718:	4618      	mov	r0, r3
 800e71a:	f7fd fac0 	bl	800bc9e <unlock_fs>
 800e71e:	2301      	movs	r3, #1
 800e720:	e09c      	b.n	800e85c <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e724:	2b01      	cmp	r3, #1
 800e726:	d904      	bls.n	800e732 <f_lseek+0x374>
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	69db      	ldr	r3, [r3, #28]
 800e72c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e72e:	429a      	cmp	r2, r3
 800e730:	d309      	bcc.n	800e746 <f_lseek+0x388>
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	2202      	movs	r2, #2
 800e736:	755a      	strb	r2, [r3, #21]
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	2102      	movs	r1, #2
 800e73c:	4618      	mov	r0, r3
 800e73e:	f7fd faae 	bl	800bc9e <unlock_fs>
 800e742:	2302      	movs	r3, #2
 800e744:	e08a      	b.n	800e85c <f_lseek+0x49e>
					fp->clust = clst;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e74a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e74c:	683a      	ldr	r2, [r7, #0]
 800e74e:	69fb      	ldr	r3, [r7, #28]
 800e750:	429a      	cmp	r2, r3
 800e752:	d8b6      	bhi.n	800e6c2 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	699a      	ldr	r2, [r3, #24]
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	441a      	add	r2, r3
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e766:	2b00      	cmp	r3, #0
 800e768:	d017      	beq.n	800e79a <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e76a:	68bb      	ldr	r3, [r7, #8]
 800e76c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e76e:	4618      	mov	r0, r3
 800e770:	f7fd fc51 	bl	800c016 <clust2sect>
 800e774:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d109      	bne.n	800e790 <f_lseek+0x3d2>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2202      	movs	r2, #2
 800e780:	755a      	strb	r2, [r3, #21]
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	2102      	movs	r1, #2
 800e786:	4618      	mov	r0, r3
 800e788:	f7fd fa89 	bl	800bc9e <unlock_fs>
 800e78c:	2302      	movs	r3, #2
 800e78e:	e065      	b.n	800e85c <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	0a5b      	lsrs	r3, r3, #9
 800e794:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e796:	4413      	add	r3, r2
 800e798:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	699a      	ldr	r2, [r3, #24]
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	68db      	ldr	r3, [r3, #12]
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	d90a      	bls.n	800e7bc <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	699a      	ldr	r2, [r3, #24]
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	7d1b      	ldrb	r3, [r3, #20]
 800e7b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7b6:	b2da      	uxtb	r2, r3
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	699b      	ldr	r3, [r3, #24]
 800e7c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d040      	beq.n	800e84a <f_lseek+0x48c>
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	6a1b      	ldr	r3, [r3, #32]
 800e7cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e7ce:	429a      	cmp	r2, r3
 800e7d0:	d03b      	beq.n	800e84a <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	7d1b      	ldrb	r3, [r3, #20]
 800e7d6:	b25b      	sxtb	r3, r3
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	da1d      	bge.n	800e818 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e7dc:	68bb      	ldr	r3, [r7, #8]
 800e7de:	7858      	ldrb	r0, [r3, #1]
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	6a1a      	ldr	r2, [r3, #32]
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	f7fd f920 	bl	800ba30 <disk_write>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d009      	beq.n	800e80a <f_lseek+0x44c>
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	2201      	movs	r2, #1
 800e7fa:	755a      	strb	r2, [r3, #21]
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	2101      	movs	r1, #1
 800e800:	4618      	mov	r0, r3
 800e802:	f7fd fa4c 	bl	800bc9e <unlock_fs>
 800e806:	2301      	movs	r3, #1
 800e808:	e028      	b.n	800e85c <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	7d1b      	ldrb	r3, [r3, #20]
 800e80e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e812:	b2da      	uxtb	r2, r3
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e818:	68bb      	ldr	r3, [r7, #8]
 800e81a:	7858      	ldrb	r0, [r3, #1]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e822:	2301      	movs	r3, #1
 800e824:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e826:	f7fd f8e3 	bl	800b9f0 <disk_read>
 800e82a:	4603      	mov	r3, r0
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d009      	beq.n	800e844 <f_lseek+0x486>
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	2201      	movs	r2, #1
 800e834:	755a      	strb	r2, [r3, #21]
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	2101      	movs	r1, #1
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7fd fa2f 	bl	800bc9e <unlock_fs>
 800e840:	2301      	movs	r3, #1
 800e842:	e00b      	b.n	800e85c <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e848:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e850:	4611      	mov	r1, r2
 800e852:	4618      	mov	r0, r3
 800e854:	f7fd fa23 	bl	800bc9e <unlock_fs>
 800e858:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800e85c:	4618      	mov	r0, r3
 800e85e:	3740      	adds	r7, #64	@ 0x40
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}

0800e864 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e864:	b480      	push	{r7}
 800e866:	b087      	sub	sp, #28
 800e868:	af00      	add	r7, sp, #0
 800e86a:	60f8      	str	r0, [r7, #12]
 800e86c:	60b9      	str	r1, [r7, #8]
 800e86e:	4613      	mov	r3, r2
 800e870:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e872:	2301      	movs	r3, #1
 800e874:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e876:	2300      	movs	r3, #0
 800e878:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e87a:	4b1f      	ldr	r3, [pc, #124]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e87c:	7a5b      	ldrb	r3, [r3, #9]
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	2b00      	cmp	r3, #0
 800e882:	d131      	bne.n	800e8e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e884:	4b1c      	ldr	r3, [pc, #112]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e886:	7a5b      	ldrb	r3, [r3, #9]
 800e888:	b2db      	uxtb	r3, r3
 800e88a:	461a      	mov	r2, r3
 800e88c:	4b1a      	ldr	r3, [pc, #104]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e88e:	2100      	movs	r1, #0
 800e890:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e892:	4b19      	ldr	r3, [pc, #100]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e894:	7a5b      	ldrb	r3, [r3, #9]
 800e896:	b2db      	uxtb	r3, r3
 800e898:	4a17      	ldr	r2, [pc, #92]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e89a:	009b      	lsls	r3, r3, #2
 800e89c:	4413      	add	r3, r2
 800e89e:	68fa      	ldr	r2, [r7, #12]
 800e8a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e8a2:	4b15      	ldr	r3, [pc, #84]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e8a4:	7a5b      	ldrb	r3, [r3, #9]
 800e8a6:	b2db      	uxtb	r3, r3
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	4b13      	ldr	r3, [pc, #76]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e8ac:	4413      	add	r3, r2
 800e8ae:	79fa      	ldrb	r2, [r7, #7]
 800e8b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e8b2:	4b11      	ldr	r3, [pc, #68]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e8b4:	7a5b      	ldrb	r3, [r3, #9]
 800e8b6:	b2db      	uxtb	r3, r3
 800e8b8:	1c5a      	adds	r2, r3, #1
 800e8ba:	b2d1      	uxtb	r1, r2
 800e8bc:	4a0e      	ldr	r2, [pc, #56]	@ (800e8f8 <FATFS_LinkDriverEx+0x94>)
 800e8be:	7251      	strb	r1, [r2, #9]
 800e8c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e8c2:	7dbb      	ldrb	r3, [r7, #22]
 800e8c4:	3330      	adds	r3, #48	@ 0x30
 800e8c6:	b2da      	uxtb	r2, r3
 800e8c8:	68bb      	ldr	r3, [r7, #8]
 800e8ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	223a      	movs	r2, #58	@ 0x3a
 800e8d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	3302      	adds	r3, #2
 800e8d8:	222f      	movs	r2, #47	@ 0x2f
 800e8da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	3303      	adds	r3, #3
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e8e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	371c      	adds	r7, #28
 800e8ee:	46bd      	mov	sp, r7
 800e8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f4:	4770      	bx	lr
 800e8f6:	bf00      	nop
 800e8f8:	200065b4 	.word	0x200065b4

0800e8fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b082      	sub	sp, #8
 800e900:	af00      	add	r7, sp, #0
 800e902:	6078      	str	r0, [r7, #4]
 800e904:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e906:	2200      	movs	r2, #0
 800e908:	6839      	ldr	r1, [r7, #0]
 800e90a:	6878      	ldr	r0, [r7, #4]
 800e90c:	f7ff ffaa 	bl	800e864 <FATFS_LinkDriverEx>
 800e910:	4603      	mov	r3, r0
}
 800e912:	4618      	mov	r0, r3
 800e914:	3708      	adds	r7, #8
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
	...

0800e91c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e91c:	b480      	push	{r7}
 800e91e:	b085      	sub	sp, #20
 800e920:	af00      	add	r7, sp, #0
 800e922:	4603      	mov	r3, r0
 800e924:	6039      	str	r1, [r7, #0]
 800e926:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800e928:	88fb      	ldrh	r3, [r7, #6]
 800e92a:	2b7f      	cmp	r3, #127	@ 0x7f
 800e92c:	d802      	bhi.n	800e934 <ff_convert+0x18>
		c = chr;
 800e92e:	88fb      	ldrh	r3, [r7, #6]
 800e930:	81fb      	strh	r3, [r7, #14]
 800e932:	e025      	b.n	800e980 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d00b      	beq.n	800e952 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800e93a:	88fb      	ldrh	r3, [r7, #6]
 800e93c:	2bff      	cmp	r3, #255	@ 0xff
 800e93e:	d805      	bhi.n	800e94c <ff_convert+0x30>
 800e940:	88fb      	ldrh	r3, [r7, #6]
 800e942:	3b80      	subs	r3, #128	@ 0x80
 800e944:	4a12      	ldr	r2, [pc, #72]	@ (800e990 <ff_convert+0x74>)
 800e946:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e94a:	e000      	b.n	800e94e <ff_convert+0x32>
 800e94c:	2300      	movs	r3, #0
 800e94e:	81fb      	strh	r3, [r7, #14]
 800e950:	e016      	b.n	800e980 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800e952:	2300      	movs	r3, #0
 800e954:	81fb      	strh	r3, [r7, #14]
 800e956:	e009      	b.n	800e96c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800e958:	89fb      	ldrh	r3, [r7, #14]
 800e95a:	4a0d      	ldr	r2, [pc, #52]	@ (800e990 <ff_convert+0x74>)
 800e95c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e960:	88fa      	ldrh	r2, [r7, #6]
 800e962:	429a      	cmp	r2, r3
 800e964:	d006      	beq.n	800e974 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800e966:	89fb      	ldrh	r3, [r7, #14]
 800e968:	3301      	adds	r3, #1
 800e96a:	81fb      	strh	r3, [r7, #14]
 800e96c:	89fb      	ldrh	r3, [r7, #14]
 800e96e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e970:	d9f2      	bls.n	800e958 <ff_convert+0x3c>
 800e972:	e000      	b.n	800e976 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800e974:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800e976:	89fb      	ldrh	r3, [r7, #14]
 800e978:	3380      	adds	r3, #128	@ 0x80
 800e97a:	b29b      	uxth	r3, r3
 800e97c:	b2db      	uxtb	r3, r3
 800e97e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800e980:	89fb      	ldrh	r3, [r7, #14]
}
 800e982:	4618      	mov	r0, r3
 800e984:	3714      	adds	r7, #20
 800e986:	46bd      	mov	sp, r7
 800e988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop
 800e990:	08022524 	.word	0x08022524

0800e994 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e994:	b480      	push	{r7}
 800e996:	b087      	sub	sp, #28
 800e998:	af00      	add	r7, sp, #0
 800e99a:	4603      	mov	r3, r0
 800e99c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e99e:	88fb      	ldrh	r3, [r7, #6]
 800e9a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e9a4:	d201      	bcs.n	800e9aa <ff_wtoupper+0x16>
 800e9a6:	4b3e      	ldr	r3, [pc, #248]	@ (800eaa0 <ff_wtoupper+0x10c>)
 800e9a8:	e000      	b.n	800e9ac <ff_wtoupper+0x18>
 800e9aa:	4b3e      	ldr	r3, [pc, #248]	@ (800eaa4 <ff_wtoupper+0x110>)
 800e9ac:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	1c9a      	adds	r2, r3, #2
 800e9b2:	617a      	str	r2, [r7, #20]
 800e9b4:	881b      	ldrh	r3, [r3, #0]
 800e9b6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e9b8:	8a7b      	ldrh	r3, [r7, #18]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d068      	beq.n	800ea90 <ff_wtoupper+0xfc>
 800e9be:	88fa      	ldrh	r2, [r7, #6]
 800e9c0:	8a7b      	ldrh	r3, [r7, #18]
 800e9c2:	429a      	cmp	r2, r3
 800e9c4:	d364      	bcc.n	800ea90 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e9c6:	697b      	ldr	r3, [r7, #20]
 800e9c8:	1c9a      	adds	r2, r3, #2
 800e9ca:	617a      	str	r2, [r7, #20]
 800e9cc:	881b      	ldrh	r3, [r3, #0]
 800e9ce:	823b      	strh	r3, [r7, #16]
 800e9d0:	8a3b      	ldrh	r3, [r7, #16]
 800e9d2:	0a1b      	lsrs	r3, r3, #8
 800e9d4:	81fb      	strh	r3, [r7, #14]
 800e9d6:	8a3b      	ldrh	r3, [r7, #16]
 800e9d8:	b2db      	uxtb	r3, r3
 800e9da:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e9dc:	88fa      	ldrh	r2, [r7, #6]
 800e9de:	8a79      	ldrh	r1, [r7, #18]
 800e9e0:	8a3b      	ldrh	r3, [r7, #16]
 800e9e2:	440b      	add	r3, r1
 800e9e4:	429a      	cmp	r2, r3
 800e9e6:	da49      	bge.n	800ea7c <ff_wtoupper+0xe8>
			switch (cmd) {
 800e9e8:	89fb      	ldrh	r3, [r7, #14]
 800e9ea:	2b08      	cmp	r3, #8
 800e9ec:	d84f      	bhi.n	800ea8e <ff_wtoupper+0xfa>
 800e9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800e9f4 <ff_wtoupper+0x60>)
 800e9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9f4:	0800ea19 	.word	0x0800ea19
 800e9f8:	0800ea2b 	.word	0x0800ea2b
 800e9fc:	0800ea41 	.word	0x0800ea41
 800ea00:	0800ea49 	.word	0x0800ea49
 800ea04:	0800ea51 	.word	0x0800ea51
 800ea08:	0800ea59 	.word	0x0800ea59
 800ea0c:	0800ea61 	.word	0x0800ea61
 800ea10:	0800ea69 	.word	0x0800ea69
 800ea14:	0800ea71 	.word	0x0800ea71
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ea18:	88fa      	ldrh	r2, [r7, #6]
 800ea1a:	8a7b      	ldrh	r3, [r7, #18]
 800ea1c:	1ad3      	subs	r3, r2, r3
 800ea1e:	005b      	lsls	r3, r3, #1
 800ea20:	697a      	ldr	r2, [r7, #20]
 800ea22:	4413      	add	r3, r2
 800ea24:	881b      	ldrh	r3, [r3, #0]
 800ea26:	80fb      	strh	r3, [r7, #6]
 800ea28:	e027      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ea2a:	88fa      	ldrh	r2, [r7, #6]
 800ea2c:	8a7b      	ldrh	r3, [r7, #18]
 800ea2e:	1ad3      	subs	r3, r2, r3
 800ea30:	b29b      	uxth	r3, r3
 800ea32:	f003 0301 	and.w	r3, r3, #1
 800ea36:	b29b      	uxth	r3, r3
 800ea38:	88fa      	ldrh	r2, [r7, #6]
 800ea3a:	1ad3      	subs	r3, r2, r3
 800ea3c:	80fb      	strh	r3, [r7, #6]
 800ea3e:	e01c      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ea40:	88fb      	ldrh	r3, [r7, #6]
 800ea42:	3b10      	subs	r3, #16
 800ea44:	80fb      	strh	r3, [r7, #6]
 800ea46:	e018      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ea48:	88fb      	ldrh	r3, [r7, #6]
 800ea4a:	3b20      	subs	r3, #32
 800ea4c:	80fb      	strh	r3, [r7, #6]
 800ea4e:	e014      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ea50:	88fb      	ldrh	r3, [r7, #6]
 800ea52:	3b30      	subs	r3, #48	@ 0x30
 800ea54:	80fb      	strh	r3, [r7, #6]
 800ea56:	e010      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ea58:	88fb      	ldrh	r3, [r7, #6]
 800ea5a:	3b1a      	subs	r3, #26
 800ea5c:	80fb      	strh	r3, [r7, #6]
 800ea5e:	e00c      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ea60:	88fb      	ldrh	r3, [r7, #6]
 800ea62:	3308      	adds	r3, #8
 800ea64:	80fb      	strh	r3, [r7, #6]
 800ea66:	e008      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ea68:	88fb      	ldrh	r3, [r7, #6]
 800ea6a:	3b50      	subs	r3, #80	@ 0x50
 800ea6c:	80fb      	strh	r3, [r7, #6]
 800ea6e:	e004      	b.n	800ea7a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ea70:	88fb      	ldrh	r3, [r7, #6]
 800ea72:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800ea76:	80fb      	strh	r3, [r7, #6]
 800ea78:	bf00      	nop
			}
			break;
 800ea7a:	e008      	b.n	800ea8e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ea7c:	89fb      	ldrh	r3, [r7, #14]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d195      	bne.n	800e9ae <ff_wtoupper+0x1a>
 800ea82:	8a3b      	ldrh	r3, [r7, #16]
 800ea84:	005b      	lsls	r3, r3, #1
 800ea86:	697a      	ldr	r2, [r7, #20]
 800ea88:	4413      	add	r3, r2
 800ea8a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ea8c:	e78f      	b.n	800e9ae <ff_wtoupper+0x1a>
			break;
 800ea8e:	bf00      	nop
	}

	return chr;
 800ea90:	88fb      	ldrh	r3, [r7, #6]
}
 800ea92:	4618      	mov	r0, r3
 800ea94:	371c      	adds	r7, #28
 800ea96:	46bd      	mov	sp, r7
 800ea98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9c:	4770      	bx	lr
 800ea9e:	bf00      	nop
 800eaa0:	08022624 	.word	0x08022624
 800eaa4:	08022818 	.word	0x08022818

0800eaa8 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b084      	sub	sp, #16
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	4603      	mov	r3, r0
 800eab0:	6039      	str	r1, [r7, #0]
 800eab2:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800eab4:	2200      	movs	r2, #0
 800eab6:	2101      	movs	r1, #1
 800eab8:	2001      	movs	r0, #1
 800eaba:	f000 fc74 	bl	800f3a6 <osSemaphoreNew>
 800eabe:	4602      	mov	r2, r0
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	bf14      	ite	ne
 800eacc:	2301      	movne	r3, #1
 800eace:	2300      	moveq	r3, #0
 800ead0:	b2db      	uxtb	r3, r3
 800ead2:	60fb      	str	r3, [r7, #12]

    return ret;
 800ead4:	68fb      	ldr	r3, [r7, #12]
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3710      	adds	r7, #16
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}

0800eade <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b082      	sub	sp, #8
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800eae6:	6878      	ldr	r0, [r7, #4]
 800eae8:	f000 fd7c 	bl	800f5e4 <osSemaphoreDelete>
#endif
    return 1;
 800eaec:	2301      	movs	r3, #1
}
 800eaee:	4618      	mov	r0, r3
 800eaf0:	3708      	adds	r7, #8
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bd80      	pop	{r7, pc}

0800eaf6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800eaf6:	b580      	push	{r7, lr}
 800eaf8:	b084      	sub	sp, #16
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800eafe:	2300      	movs	r3, #0
 800eb00:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800eb02:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	f000 fcd6 	bl	800f4b8 <osSemaphoreAcquire>
 800eb0c:	4603      	mov	r3, r0
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d101      	bne.n	800eb16 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800eb12:	2301      	movs	r3, #1
 800eb14:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800eb16:	68fb      	ldr	r3, [r7, #12]
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	3710      	adds	r7, #16
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	bd80      	pop	{r7, pc}

0800eb20 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800eb28:	6878      	ldr	r0, [r7, #4]
 800eb2a:	f000 fd17 	bl	800f55c <osSemaphoreRelease>
#endif
}
 800eb2e:	bf00      	nop
 800eb30:	3708      	adds	r7, #8
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}
	...

0800eb38 <__NVIC_SetPriority>:
{
 800eb38:	b480      	push	{r7}
 800eb3a:	b083      	sub	sp, #12
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	4603      	mov	r3, r0
 800eb40:	6039      	str	r1, [r7, #0]
 800eb42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800eb44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	db0a      	blt.n	800eb62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	b2da      	uxtb	r2, r3
 800eb50:	490c      	ldr	r1, [pc, #48]	@ (800eb84 <__NVIC_SetPriority+0x4c>)
 800eb52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb56:	0112      	lsls	r2, r2, #4
 800eb58:	b2d2      	uxtb	r2, r2
 800eb5a:	440b      	add	r3, r1
 800eb5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800eb60:	e00a      	b.n	800eb78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eb62:	683b      	ldr	r3, [r7, #0]
 800eb64:	b2da      	uxtb	r2, r3
 800eb66:	4908      	ldr	r1, [pc, #32]	@ (800eb88 <__NVIC_SetPriority+0x50>)
 800eb68:	79fb      	ldrb	r3, [r7, #7]
 800eb6a:	f003 030f 	and.w	r3, r3, #15
 800eb6e:	3b04      	subs	r3, #4
 800eb70:	0112      	lsls	r2, r2, #4
 800eb72:	b2d2      	uxtb	r2, r2
 800eb74:	440b      	add	r3, r1
 800eb76:	761a      	strb	r2, [r3, #24]
}
 800eb78:	bf00      	nop
 800eb7a:	370c      	adds	r7, #12
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb82:	4770      	bx	lr
 800eb84:	e000e100 	.word	0xe000e100
 800eb88:	e000ed00 	.word	0xe000ed00

0800eb8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800eb90:	4b05      	ldr	r3, [pc, #20]	@ (800eba8 <SysTick_Handler+0x1c>)
 800eb92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800eb94:	f003 f9ce 	bl	8011f34 <xTaskGetSchedulerState>
 800eb98:	4603      	mov	r3, r0
 800eb9a:	2b01      	cmp	r3, #1
 800eb9c:	d001      	beq.n	800eba2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800eb9e:	f004 fb03 	bl	80131a8 <xPortSysTickHandler>
  }
}
 800eba2:	bf00      	nop
 800eba4:	bd80      	pop	{r7, pc}
 800eba6:	bf00      	nop
 800eba8:	e000e010 	.word	0xe000e010

0800ebac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ebac:	b580      	push	{r7, lr}
 800ebae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ebb0:	2100      	movs	r1, #0
 800ebb2:	f06f 0004 	mvn.w	r0, #4
 800ebb6:	f7ff ffbf 	bl	800eb38 <__NVIC_SetPriority>
#endif
}
 800ebba:	bf00      	nop
 800ebbc:	bd80      	pop	{r7, pc}
	...

0800ebc0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ebc0:	b480      	push	{r7}
 800ebc2:	b083      	sub	sp, #12
 800ebc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ebc6:	f3ef 8305 	mrs	r3, IPSR
 800ebca:	603b      	str	r3, [r7, #0]
  return(result);
 800ebcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d003      	beq.n	800ebda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ebd2:	f06f 0305 	mvn.w	r3, #5
 800ebd6:	607b      	str	r3, [r7, #4]
 800ebd8:	e00c      	b.n	800ebf4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ebda:	4b0a      	ldr	r3, [pc, #40]	@ (800ec04 <osKernelInitialize+0x44>)
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d105      	bne.n	800ebee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ebe2:	4b08      	ldr	r3, [pc, #32]	@ (800ec04 <osKernelInitialize+0x44>)
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ebe8:	2300      	movs	r3, #0
 800ebea:	607b      	str	r3, [r7, #4]
 800ebec:	e002      	b.n	800ebf4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ebee:	f04f 33ff 	mov.w	r3, #4294967295
 800ebf2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ebf4:	687b      	ldr	r3, [r7, #4]
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	370c      	adds	r7, #12
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec00:	4770      	bx	lr
 800ec02:	bf00      	nop
 800ec04:	200065c0 	.word	0x200065c0

0800ec08 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b082      	sub	sp, #8
 800ec0c:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800ec0e:	f003 f991 	bl	8011f34 <xTaskGetSchedulerState>
 800ec12:	4603      	mov	r3, r0
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d004      	beq.n	800ec22 <osKernelGetState+0x1a>
 800ec18:	2b02      	cmp	r3, #2
 800ec1a:	d105      	bne.n	800ec28 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800ec1c:	2302      	movs	r3, #2
 800ec1e:	607b      	str	r3, [r7, #4]
      break;
 800ec20:	e00c      	b.n	800ec3c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800ec22:	2303      	movs	r3, #3
 800ec24:	607b      	str	r3, [r7, #4]
      break;
 800ec26:	e009      	b.n	800ec3c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800ec28:	4b07      	ldr	r3, [pc, #28]	@ (800ec48 <osKernelGetState+0x40>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	2b01      	cmp	r3, #1
 800ec2e:	d102      	bne.n	800ec36 <osKernelGetState+0x2e>
        state = osKernelReady;
 800ec30:	2301      	movs	r3, #1
 800ec32:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800ec34:	e001      	b.n	800ec3a <osKernelGetState+0x32>
        state = osKernelInactive;
 800ec36:	2300      	movs	r3, #0
 800ec38:	607b      	str	r3, [r7, #4]
      break;
 800ec3a:	bf00      	nop
  }

  return (state);
 800ec3c:	687b      	ldr	r3, [r7, #4]
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3708      	adds	r7, #8
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	bf00      	nop
 800ec48:	200065c0 	.word	0x200065c0

0800ec4c <osKernelStart>:

osStatus_t osKernelStart (void) {
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b082      	sub	sp, #8
 800ec50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec52:	f3ef 8305 	mrs	r3, IPSR
 800ec56:	603b      	str	r3, [r7, #0]
  return(result);
 800ec58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d003      	beq.n	800ec66 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ec5e:	f06f 0305 	mvn.w	r3, #5
 800ec62:	607b      	str	r3, [r7, #4]
 800ec64:	e010      	b.n	800ec88 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ec66:	4b0b      	ldr	r3, [pc, #44]	@ (800ec94 <osKernelStart+0x48>)
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	2b01      	cmp	r3, #1
 800ec6c:	d109      	bne.n	800ec82 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ec6e:	f7ff ff9d 	bl	800ebac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ec72:	4b08      	ldr	r3, [pc, #32]	@ (800ec94 <osKernelStart+0x48>)
 800ec74:	2202      	movs	r2, #2
 800ec76:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ec78:	f002 fc34 	bl	80114e4 <vTaskStartScheduler>
      stat = osOK;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	607b      	str	r3, [r7, #4]
 800ec80:	e002      	b.n	800ec88 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ec82:	f04f 33ff 	mov.w	r3, #4294967295
 800ec86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ec88:	687b      	ldr	r3, [r7, #4]
}
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	3708      	adds	r7, #8
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	bd80      	pop	{r7, pc}
 800ec92:	bf00      	nop
 800ec94:	200065c0 	.word	0x200065c0

0800ec98 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b082      	sub	sp, #8
 800ec9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec9e:	f3ef 8305 	mrs	r3, IPSR
 800eca2:	603b      	str	r3, [r7, #0]
  return(result);
 800eca4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d003      	beq.n	800ecb2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800ecaa:	f002 fd47 	bl	801173c <xTaskGetTickCountFromISR>
 800ecae:	6078      	str	r0, [r7, #4]
 800ecb0:	e002      	b.n	800ecb8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800ecb2:	f002 fd33 	bl	801171c <xTaskGetTickCount>
 800ecb6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800ecb8:	687b      	ldr	r3, [r7, #4]
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	3708      	adds	r7, #8
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}

0800ecc2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ecc2:	b580      	push	{r7, lr}
 800ecc4:	b08e      	sub	sp, #56	@ 0x38
 800ecc6:	af04      	add	r7, sp, #16
 800ecc8:	60f8      	str	r0, [r7, #12]
 800ecca:	60b9      	str	r1, [r7, #8]
 800eccc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecd2:	f3ef 8305 	mrs	r3, IPSR
 800ecd6:	617b      	str	r3, [r7, #20]
  return(result);
 800ecd8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d17e      	bne.n	800eddc <osThreadNew+0x11a>
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d07b      	beq.n	800eddc <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ece4:	2380      	movs	r3, #128	@ 0x80
 800ece6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ece8:	2318      	movs	r3, #24
 800ecea:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ecec:	2300      	movs	r3, #0
 800ecee:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ecf0:	f04f 33ff 	mov.w	r3, #4294967295
 800ecf4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d045      	beq.n	800ed88 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d002      	beq.n	800ed0a <osThreadNew+0x48>
        name = attr->name;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	699b      	ldr	r3, [r3, #24]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d002      	beq.n	800ed18 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	699b      	ldr	r3, [r3, #24]
 800ed16:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ed18:	69fb      	ldr	r3, [r7, #28]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d008      	beq.n	800ed30 <osThreadNew+0x6e>
 800ed1e:	69fb      	ldr	r3, [r7, #28]
 800ed20:	2b38      	cmp	r3, #56	@ 0x38
 800ed22:	d805      	bhi.n	800ed30 <osThreadNew+0x6e>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	685b      	ldr	r3, [r3, #4]
 800ed28:	f003 0301 	and.w	r3, r3, #1
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d001      	beq.n	800ed34 <osThreadNew+0x72>
        return (NULL);
 800ed30:	2300      	movs	r3, #0
 800ed32:	e054      	b.n	800edde <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	695b      	ldr	r3, [r3, #20]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d003      	beq.n	800ed44 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	695b      	ldr	r3, [r3, #20]
 800ed40:	089b      	lsrs	r3, r3, #2
 800ed42:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	689b      	ldr	r3, [r3, #8]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d00e      	beq.n	800ed6a <osThreadNew+0xa8>
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	68db      	ldr	r3, [r3, #12]
 800ed50:	2ba7      	cmp	r3, #167	@ 0xa7
 800ed52:	d90a      	bls.n	800ed6a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d006      	beq.n	800ed6a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	695b      	ldr	r3, [r3, #20]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d002      	beq.n	800ed6a <osThreadNew+0xa8>
        mem = 1;
 800ed64:	2301      	movs	r3, #1
 800ed66:	61bb      	str	r3, [r7, #24]
 800ed68:	e010      	b.n	800ed8c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	689b      	ldr	r3, [r3, #8]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d10c      	bne.n	800ed8c <osThreadNew+0xca>
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	68db      	ldr	r3, [r3, #12]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d108      	bne.n	800ed8c <osThreadNew+0xca>
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	691b      	ldr	r3, [r3, #16]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d104      	bne.n	800ed8c <osThreadNew+0xca>
          mem = 0;
 800ed82:	2300      	movs	r3, #0
 800ed84:	61bb      	str	r3, [r7, #24]
 800ed86:	e001      	b.n	800ed8c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ed88:	2300      	movs	r3, #0
 800ed8a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ed8c:	69bb      	ldr	r3, [r7, #24]
 800ed8e:	2b01      	cmp	r3, #1
 800ed90:	d110      	bne.n	800edb4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ed96:	687a      	ldr	r2, [r7, #4]
 800ed98:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ed9a:	9202      	str	r2, [sp, #8]
 800ed9c:	9301      	str	r3, [sp, #4]
 800ed9e:	69fb      	ldr	r3, [r7, #28]
 800eda0:	9300      	str	r3, [sp, #0]
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	6a3a      	ldr	r2, [r7, #32]
 800eda6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800eda8:	68f8      	ldr	r0, [r7, #12]
 800edaa:	f002 f933 	bl	8011014 <xTaskCreateStatic>
 800edae:	4603      	mov	r3, r0
 800edb0:	613b      	str	r3, [r7, #16]
 800edb2:	e013      	b.n	800eddc <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800edb4:	69bb      	ldr	r3, [r7, #24]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d110      	bne.n	800eddc <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800edba:	6a3b      	ldr	r3, [r7, #32]
 800edbc:	b29a      	uxth	r2, r3
 800edbe:	f107 0310 	add.w	r3, r7, #16
 800edc2:	9301      	str	r3, [sp, #4]
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	9300      	str	r3, [sp, #0]
 800edc8:	68bb      	ldr	r3, [r7, #8]
 800edca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800edcc:	68f8      	ldr	r0, [r7, #12]
 800edce:	f002 f981 	bl	80110d4 <xTaskCreate>
 800edd2:	4603      	mov	r3, r0
 800edd4:	2b01      	cmp	r3, #1
 800edd6:	d001      	beq.n	800eddc <osThreadNew+0x11a>
            hTask = NULL;
 800edd8:	2300      	movs	r3, #0
 800edda:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800eddc:	693b      	ldr	r3, [r7, #16]
}
 800edde:	4618      	mov	r0, r3
 800ede0:	3728      	adds	r7, #40	@ 0x28
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}
	...

0800ede8 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800ede8:	b580      	push	{r7, lr}
 800edea:	b088      	sub	sp, #32
 800edec:	af02      	add	r7, sp, #8
 800edee:	6078      	str	r0, [r7, #4]
 800edf0:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d002      	beq.n	800ee02 <osThreadFlagsSet+0x1a>
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	da03      	bge.n	800ee0a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800ee02:	f06f 0303 	mvn.w	r3, #3
 800ee06:	60fb      	str	r3, [r7, #12]
 800ee08:	e035      	b.n	800ee76 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800ee0a:	f04f 33ff 	mov.w	r3, #4294967295
 800ee0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee10:	f3ef 8305 	mrs	r3, IPSR
 800ee14:	613b      	str	r3, [r7, #16]
  return(result);
 800ee16:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d01f      	beq.n	800ee5c <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800ee20:	f107 0308 	add.w	r3, r7, #8
 800ee24:	9300      	str	r3, [sp, #0]
 800ee26:	2300      	movs	r3, #0
 800ee28:	2201      	movs	r2, #1
 800ee2a:	6839      	ldr	r1, [r7, #0]
 800ee2c:	6978      	ldr	r0, [r7, #20]
 800ee2e:	f003 fb49 	bl	80124c4 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800ee32:	f107 030c 	add.w	r3, r7, #12
 800ee36:	2200      	movs	r2, #0
 800ee38:	9200      	str	r2, [sp, #0]
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	2100      	movs	r1, #0
 800ee3e:	6978      	ldr	r0, [r7, #20]
 800ee40:	f003 fb40 	bl	80124c4 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800ee44:	68bb      	ldr	r3, [r7, #8]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d015      	beq.n	800ee76 <osThreadFlagsSet+0x8e>
 800ee4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee80 <osThreadFlagsSet+0x98>)
 800ee4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee50:	601a      	str	r2, [r3, #0]
 800ee52:	f3bf 8f4f 	dsb	sy
 800ee56:	f3bf 8f6f 	isb	sy
 800ee5a:	e00c      	b.n	800ee76 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	2201      	movs	r2, #1
 800ee60:	6839      	ldr	r1, [r7, #0]
 800ee62:	6978      	ldr	r0, [r7, #20]
 800ee64:	f003 fa6c 	bl	8012340 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800ee68:	f107 030c 	add.w	r3, r7, #12
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	2100      	movs	r1, #0
 800ee70:	6978      	ldr	r0, [r7, #20]
 800ee72:	f003 fa65 	bl	8012340 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800ee76:	68fb      	ldr	r3, [r7, #12]
}
 800ee78:	4618      	mov	r0, r3
 800ee7a:	3718      	adds	r7, #24
 800ee7c:	46bd      	mov	sp, r7
 800ee7e:	bd80      	pop	{r7, pc}
 800ee80:	e000ed04 	.word	0xe000ed04

0800ee84 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b08c      	sub	sp, #48	@ 0x30
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	60f8      	str	r0, [r7, #12]
 800ee8c:	60b9      	str	r1, [r7, #8]
 800ee8e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee90:	f3ef 8305 	mrs	r3, IPSR
 800ee94:	617b      	str	r3, [r7, #20]
  return(result);
 800ee96:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d003      	beq.n	800eea4 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800ee9c:	f06f 0305 	mvn.w	r3, #5
 800eea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eea2:	e06b      	b.n	800ef7c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	da03      	bge.n	800eeb2 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800eeaa:	f06f 0303 	mvn.w	r3, #3
 800eeae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eeb0:	e064      	b.n	800ef7c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800eeb2:	68bb      	ldr	r3, [r7, #8]
 800eeb4:	f003 0302 	and.w	r3, r3, #2
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d002      	beq.n	800eec2 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800eebc:	2300      	movs	r3, #0
 800eebe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eec0:	e001      	b.n	800eec6 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800eec6:	2300      	movs	r3, #0
 800eec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800eece:	f002 fc25 	bl	801171c <xTaskGetTickCount>
 800eed2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800eed4:	f107 0210 	add.w	r2, r7, #16
 800eed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eedc:	2000      	movs	r0, #0
 800eede:	f003 f9cf 	bl	8012280 <xTaskNotifyWait>
 800eee2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800eee4:	69fb      	ldr	r3, [r7, #28]
 800eee6:	2b01      	cmp	r3, #1
 800eee8:	d137      	bne.n	800ef5a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800eeea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	4013      	ands	r3, r2
 800eef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800eef2:	693b      	ldr	r3, [r7, #16]
 800eef4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eef6:	4313      	orrs	r3, r2
 800eef8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	f003 0301 	and.w	r3, r3, #1
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d00c      	beq.n	800ef1e <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800ef04:	68fa      	ldr	r2, [r7, #12]
 800ef06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef08:	4013      	ands	r3, r2
 800ef0a:	68fa      	ldr	r2, [r7, #12]
 800ef0c:	429a      	cmp	r2, r3
 800ef0e:	d032      	beq.n	800ef76 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d10f      	bne.n	800ef36 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800ef16:	f06f 0302 	mvn.w	r3, #2
 800ef1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800ef1c:	e02e      	b.n	800ef7c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800ef1e:	68fa      	ldr	r2, [r7, #12]
 800ef20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef22:	4013      	ands	r3, r2
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d128      	bne.n	800ef7a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d103      	bne.n	800ef36 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800ef2e:	f06f 0302 	mvn.w	r3, #2
 800ef32:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800ef34:	e022      	b.n	800ef7c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800ef36:	f002 fbf1 	bl	801171c <xTaskGetTickCount>
 800ef3a:	4602      	mov	r2, r0
 800ef3c:	6a3b      	ldr	r3, [r7, #32]
 800ef3e:	1ad3      	subs	r3, r2, r3
 800ef40:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800ef42:	69ba      	ldr	r2, [r7, #24]
 800ef44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef46:	429a      	cmp	r2, r3
 800ef48:	d902      	bls.n	800ef50 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef4e:	e00e      	b.n	800ef6e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800ef50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef52:	69bb      	ldr	r3, [r7, #24]
 800ef54:	1ad3      	subs	r3, r2, r3
 800ef56:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef58:	e009      	b.n	800ef6e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d103      	bne.n	800ef68 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800ef60:	f06f 0302 	mvn.w	r3, #2
 800ef64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ef66:	e002      	b.n	800ef6e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800ef68:	f06f 0301 	mvn.w	r3, #1
 800ef6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800ef6e:	69fb      	ldr	r3, [r7, #28]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d1af      	bne.n	800eed4 <osThreadFlagsWait+0x50>
 800ef74:	e002      	b.n	800ef7c <osThreadFlagsWait+0xf8>
            break;
 800ef76:	bf00      	nop
 800ef78:	e000      	b.n	800ef7c <osThreadFlagsWait+0xf8>
            break;
 800ef7a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800ef7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3730      	adds	r7, #48	@ 0x30
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}

0800ef86 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ef86:	b580      	push	{r7, lr}
 800ef88:	b084      	sub	sp, #16
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef8e:	f3ef 8305 	mrs	r3, IPSR
 800ef92:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef94:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d003      	beq.n	800efa2 <osDelay+0x1c>
    stat = osErrorISR;
 800ef9a:	f06f 0305 	mvn.w	r3, #5
 800ef9e:	60fb      	str	r3, [r7, #12]
 800efa0:	e007      	b.n	800efb2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800efa2:	2300      	movs	r3, #0
 800efa4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d002      	beq.n	800efb2 <osDelay+0x2c>
      vTaskDelay(ticks);
 800efac:	6878      	ldr	r0, [r7, #4]
 800efae:	f002 fa63 	bl	8011478 <vTaskDelay>
    }
  }

  return (stat);
 800efb2:	68fb      	ldr	r3, [r7, #12]
}
 800efb4:	4618      	mov	r0, r3
 800efb6:	3710      	adds	r7, #16
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}

0800efbc <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b086      	sub	sp, #24
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800efc4:	2300      	movs	r3, #0
 800efc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efc8:	f3ef 8305 	mrs	r3, IPSR
 800efcc:	60fb      	str	r3, [r7, #12]
  return(result);
 800efce:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d12d      	bne.n	800f030 <osEventFlagsNew+0x74>
    mem = -1;
 800efd4:	f04f 33ff 	mov.w	r3, #4294967295
 800efd8:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d015      	beq.n	800f00c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	689b      	ldr	r3, [r3, #8]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d006      	beq.n	800eff6 <osEventFlagsNew+0x3a>
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	68db      	ldr	r3, [r3, #12]
 800efec:	2b1f      	cmp	r3, #31
 800efee:	d902      	bls.n	800eff6 <osEventFlagsNew+0x3a>
        mem = 1;
 800eff0:	2301      	movs	r3, #1
 800eff2:	613b      	str	r3, [r7, #16]
 800eff4:	e00c      	b.n	800f010 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	689b      	ldr	r3, [r3, #8]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d108      	bne.n	800f010 <osEventFlagsNew+0x54>
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	68db      	ldr	r3, [r3, #12]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d104      	bne.n	800f010 <osEventFlagsNew+0x54>
          mem = 0;
 800f006:	2300      	movs	r3, #0
 800f008:	613b      	str	r3, [r7, #16]
 800f00a:	e001      	b.n	800f010 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800f00c:	2300      	movs	r3, #0
 800f00e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800f010:	693b      	ldr	r3, [r7, #16]
 800f012:	2b01      	cmp	r3, #1
 800f014:	d106      	bne.n	800f024 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	689b      	ldr	r3, [r3, #8]
 800f01a:	4618      	mov	r0, r3
 800f01c:	f000 fc6c 	bl	800f8f8 <xEventGroupCreateStatic>
 800f020:	6178      	str	r0, [r7, #20]
 800f022:	e005      	b.n	800f030 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800f024:	693b      	ldr	r3, [r7, #16]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d102      	bne.n	800f030 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800f02a:	f000 fc9e 	bl	800f96a <xEventGroupCreate>
 800f02e:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800f030:	697b      	ldr	r3, [r7, #20]
}
 800f032:	4618      	mov	r0, r3
 800f034:	3718      	adds	r7, #24
 800f036:	46bd      	mov	sp, r7
 800f038:	bd80      	pop	{r7, pc}
	...

0800f03c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800f03c:	b580      	push	{r7, lr}
 800f03e:	b086      	sub	sp, #24
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
 800f044:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800f04a:	693b      	ldr	r3, [r7, #16]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d003      	beq.n	800f058 <osEventFlagsSet+0x1c>
 800f050:	683b      	ldr	r3, [r7, #0]
 800f052:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f056:	d303      	bcc.n	800f060 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800f058:	f06f 0303 	mvn.w	r3, #3
 800f05c:	617b      	str	r3, [r7, #20]
 800f05e:	e028      	b.n	800f0b2 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f060:	f3ef 8305 	mrs	r3, IPSR
 800f064:	60fb      	str	r3, [r7, #12]
  return(result);
 800f066:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d01d      	beq.n	800f0a8 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800f06c:	2300      	movs	r3, #0
 800f06e:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800f070:	f107 0308 	add.w	r3, r7, #8
 800f074:	461a      	mov	r2, r3
 800f076:	6839      	ldr	r1, [r7, #0]
 800f078:	6938      	ldr	r0, [r7, #16]
 800f07a:	f000 fe1f 	bl	800fcbc <xEventGroupSetBitsFromISR>
 800f07e:	4603      	mov	r3, r0
 800f080:	2b00      	cmp	r3, #0
 800f082:	d103      	bne.n	800f08c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800f084:	f06f 0302 	mvn.w	r3, #2
 800f088:	617b      	str	r3, [r7, #20]
 800f08a:	e012      	b.n	800f0b2 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800f090:	68bb      	ldr	r3, [r7, #8]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d00d      	beq.n	800f0b2 <osEventFlagsSet+0x76>
 800f096:	4b09      	ldr	r3, [pc, #36]	@ (800f0bc <osEventFlagsSet+0x80>)
 800f098:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f09c:	601a      	str	r2, [r3, #0]
 800f09e:	f3bf 8f4f 	dsb	sy
 800f0a2:	f3bf 8f6f 	isb	sy
 800f0a6:	e004      	b.n	800f0b2 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800f0a8:	6839      	ldr	r1, [r7, #0]
 800f0aa:	6938      	ldr	r0, [r7, #16]
 800f0ac:	f000 fd4a 	bl	800fb44 <xEventGroupSetBits>
 800f0b0:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800f0b2:	697b      	ldr	r3, [r7, #20]
}
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	3718      	adds	r7, #24
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	bd80      	pop	{r7, pc}
 800f0bc:	e000ed04 	.word	0xe000ed04

0800f0c0 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800f0c0:	b580      	push	{r7, lr}
 800f0c2:	b08c      	sub	sp, #48	@ 0x30
 800f0c4:	af02      	add	r7, sp, #8
 800f0c6:	60f8      	str	r0, [r7, #12]
 800f0c8:	60b9      	str	r1, [r7, #8]
 800f0ca:	607a      	str	r2, [r7, #4]
 800f0cc:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800f0d2:	69bb      	ldr	r3, [r7, #24]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d003      	beq.n	800f0e0 <osEventFlagsWait+0x20>
 800f0d8:	68bb      	ldr	r3, [r7, #8]
 800f0da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f0de:	d303      	bcc.n	800f0e8 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800f0e0:	f06f 0303 	mvn.w	r3, #3
 800f0e4:	61fb      	str	r3, [r7, #28]
 800f0e6:	e04b      	b.n	800f180 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0e8:	f3ef 8305 	mrs	r3, IPSR
 800f0ec:	617b      	str	r3, [r7, #20]
  return(result);
 800f0ee:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d003      	beq.n	800f0fc <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800f0f4:	f06f 0305 	mvn.w	r3, #5
 800f0f8:	61fb      	str	r3, [r7, #28]
 800f0fa:	e041      	b.n	800f180 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	f003 0301 	and.w	r3, r3, #1
 800f102:	2b00      	cmp	r3, #0
 800f104:	d002      	beq.n	800f10c <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800f106:	2301      	movs	r3, #1
 800f108:	627b      	str	r3, [r7, #36]	@ 0x24
 800f10a:	e001      	b.n	800f110 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800f10c:	2300      	movs	r3, #0
 800f10e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f003 0302 	and.w	r3, r3, #2
 800f116:	2b00      	cmp	r3, #0
 800f118:	d002      	beq.n	800f120 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800f11a:	2300      	movs	r3, #0
 800f11c:	623b      	str	r3, [r7, #32]
 800f11e:	e001      	b.n	800f124 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800f120:	2301      	movs	r3, #1
 800f122:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	9300      	str	r3, [sp, #0]
 800f128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f12a:	6a3a      	ldr	r2, [r7, #32]
 800f12c:	68b9      	ldr	r1, [r7, #8]
 800f12e:	69b8      	ldr	r0, [r7, #24]
 800f130:	f000 fc36 	bl	800f9a0 <xEventGroupWaitBits>
 800f134:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	f003 0301 	and.w	r3, r3, #1
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d010      	beq.n	800f162 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800f140:	68ba      	ldr	r2, [r7, #8]
 800f142:	69fb      	ldr	r3, [r7, #28]
 800f144:	4013      	ands	r3, r2
 800f146:	68ba      	ldr	r2, [r7, #8]
 800f148:	429a      	cmp	r2, r3
 800f14a:	d019      	beq.n	800f180 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d003      	beq.n	800f15a <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800f152:	f06f 0301 	mvn.w	r3, #1
 800f156:	61fb      	str	r3, [r7, #28]
 800f158:	e012      	b.n	800f180 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800f15a:	f06f 0302 	mvn.w	r3, #2
 800f15e:	61fb      	str	r3, [r7, #28]
 800f160:	e00e      	b.n	800f180 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800f162:	68ba      	ldr	r2, [r7, #8]
 800f164:	69fb      	ldr	r3, [r7, #28]
 800f166:	4013      	ands	r3, r2
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d109      	bne.n	800f180 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d003      	beq.n	800f17a <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800f172:	f06f 0301 	mvn.w	r3, #1
 800f176:	61fb      	str	r3, [r7, #28]
 800f178:	e002      	b.n	800f180 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800f17a:	f06f 0302 	mvn.w	r3, #2
 800f17e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800f180:	69fb      	ldr	r3, [r7, #28]
}
 800f182:	4618      	mov	r0, r3
 800f184:	3728      	adds	r7, #40	@ 0x28
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}

0800f18a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800f18a:	b580      	push	{r7, lr}
 800f18c:	b088      	sub	sp, #32
 800f18e:	af00      	add	r7, sp, #0
 800f190:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800f192:	2300      	movs	r3, #0
 800f194:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f196:	f3ef 8305 	mrs	r3, IPSR
 800f19a:	60bb      	str	r3, [r7, #8]
  return(result);
 800f19c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d174      	bne.n	800f28c <osMutexNew+0x102>
    if (attr != NULL) {
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d003      	beq.n	800f1b0 <osMutexNew+0x26>
      type = attr->attr_bits;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	685b      	ldr	r3, [r3, #4]
 800f1ac:	61bb      	str	r3, [r7, #24]
 800f1ae:	e001      	b.n	800f1b4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800f1b4:	69bb      	ldr	r3, [r7, #24]
 800f1b6:	f003 0301 	and.w	r3, r3, #1
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d002      	beq.n	800f1c4 <osMutexNew+0x3a>
      rmtx = 1U;
 800f1be:	2301      	movs	r3, #1
 800f1c0:	617b      	str	r3, [r7, #20]
 800f1c2:	e001      	b.n	800f1c8 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800f1c8:	69bb      	ldr	r3, [r7, #24]
 800f1ca:	f003 0308 	and.w	r3, r3, #8
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d15c      	bne.n	800f28c <osMutexNew+0x102>
      mem = -1;
 800f1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800f1d6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d015      	beq.n	800f20a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	689b      	ldr	r3, [r3, #8]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d006      	beq.n	800f1f4 <osMutexNew+0x6a>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	68db      	ldr	r3, [r3, #12]
 800f1ea:	2b4f      	cmp	r3, #79	@ 0x4f
 800f1ec:	d902      	bls.n	800f1f4 <osMutexNew+0x6a>
          mem = 1;
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	613b      	str	r3, [r7, #16]
 800f1f2:	e00c      	b.n	800f20e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	689b      	ldr	r3, [r3, #8]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d108      	bne.n	800f20e <osMutexNew+0x84>
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	68db      	ldr	r3, [r3, #12]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d104      	bne.n	800f20e <osMutexNew+0x84>
            mem = 0;
 800f204:	2300      	movs	r3, #0
 800f206:	613b      	str	r3, [r7, #16]
 800f208:	e001      	b.n	800f20e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800f20a:	2300      	movs	r3, #0
 800f20c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800f20e:	693b      	ldr	r3, [r7, #16]
 800f210:	2b01      	cmp	r3, #1
 800f212:	d112      	bne.n	800f23a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d007      	beq.n	800f22a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	689b      	ldr	r3, [r3, #8]
 800f21e:	4619      	mov	r1, r3
 800f220:	2004      	movs	r0, #4
 800f222:	f000 ff8a 	bl	801013a <xQueueCreateMutexStatic>
 800f226:	61f8      	str	r0, [r7, #28]
 800f228:	e016      	b.n	800f258 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	689b      	ldr	r3, [r3, #8]
 800f22e:	4619      	mov	r1, r3
 800f230:	2001      	movs	r0, #1
 800f232:	f000 ff82 	bl	801013a <xQueueCreateMutexStatic>
 800f236:	61f8      	str	r0, [r7, #28]
 800f238:	e00e      	b.n	800f258 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800f23a:	693b      	ldr	r3, [r7, #16]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d10b      	bne.n	800f258 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800f240:	697b      	ldr	r3, [r7, #20]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d004      	beq.n	800f250 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800f246:	2004      	movs	r0, #4
 800f248:	f000 ff5f 	bl	801010a <xQueueCreateMutex>
 800f24c:	61f8      	str	r0, [r7, #28]
 800f24e:	e003      	b.n	800f258 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800f250:	2001      	movs	r0, #1
 800f252:	f000 ff5a 	bl	801010a <xQueueCreateMutex>
 800f256:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800f258:	69fb      	ldr	r3, [r7, #28]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d00c      	beq.n	800f278 <osMutexNew+0xee>
        if (attr != NULL) {
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d003      	beq.n	800f26c <osMutexNew+0xe2>
          name = attr->name;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	60fb      	str	r3, [r7, #12]
 800f26a:	e001      	b.n	800f270 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800f26c:	2300      	movs	r3, #0
 800f26e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800f270:	68f9      	ldr	r1, [r7, #12]
 800f272:	69f8      	ldr	r0, [r7, #28]
 800f274:	f001 fe46 	bl	8010f04 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800f278:	69fb      	ldr	r3, [r7, #28]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d006      	beq.n	800f28c <osMutexNew+0x102>
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d003      	beq.n	800f28c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800f284:	69fb      	ldr	r3, [r7, #28]
 800f286:	f043 0301 	orr.w	r3, r3, #1
 800f28a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800f28c:	69fb      	ldr	r3, [r7, #28]
}
 800f28e:	4618      	mov	r0, r3
 800f290:	3720      	adds	r7, #32
 800f292:	46bd      	mov	sp, r7
 800f294:	bd80      	pop	{r7, pc}

0800f296 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800f296:	b580      	push	{r7, lr}
 800f298:	b086      	sub	sp, #24
 800f29a:	af00      	add	r7, sp, #0
 800f29c:	6078      	str	r0, [r7, #4]
 800f29e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f023 0301 	bic.w	r3, r3, #1
 800f2a6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	f003 0301 	and.w	r3, r3, #1
 800f2ae:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f2b0:	2300      	movs	r3, #0
 800f2b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2b4:	f3ef 8305 	mrs	r3, IPSR
 800f2b8:	60bb      	str	r3, [r7, #8]
  return(result);
 800f2ba:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d003      	beq.n	800f2c8 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800f2c0:	f06f 0305 	mvn.w	r3, #5
 800f2c4:	617b      	str	r3, [r7, #20]
 800f2c6:	e02c      	b.n	800f322 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800f2c8:	693b      	ldr	r3, [r7, #16]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d103      	bne.n	800f2d6 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800f2ce:	f06f 0303 	mvn.w	r3, #3
 800f2d2:	617b      	str	r3, [r7, #20]
 800f2d4:	e025      	b.n	800f322 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d011      	beq.n	800f300 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800f2dc:	6839      	ldr	r1, [r7, #0]
 800f2de:	6938      	ldr	r0, [r7, #16]
 800f2e0:	f000 ff7b 	bl	80101da <xQueueTakeMutexRecursive>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b01      	cmp	r3, #1
 800f2e8:	d01b      	beq.n	800f322 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d003      	beq.n	800f2f8 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800f2f0:	f06f 0301 	mvn.w	r3, #1
 800f2f4:	617b      	str	r3, [r7, #20]
 800f2f6:	e014      	b.n	800f322 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f2f8:	f06f 0302 	mvn.w	r3, #2
 800f2fc:	617b      	str	r3, [r7, #20]
 800f2fe:	e010      	b.n	800f322 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800f300:	6839      	ldr	r1, [r7, #0]
 800f302:	6938      	ldr	r0, [r7, #16]
 800f304:	f001 fb20 	bl	8010948 <xQueueSemaphoreTake>
 800f308:	4603      	mov	r3, r0
 800f30a:	2b01      	cmp	r3, #1
 800f30c:	d009      	beq.n	800f322 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f30e:	683b      	ldr	r3, [r7, #0]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d003      	beq.n	800f31c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800f314:	f06f 0301 	mvn.w	r3, #1
 800f318:	617b      	str	r3, [r7, #20]
 800f31a:	e002      	b.n	800f322 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f31c:	f06f 0302 	mvn.w	r3, #2
 800f320:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800f322:	697b      	ldr	r3, [r7, #20]
}
 800f324:	4618      	mov	r0, r3
 800f326:	3718      	adds	r7, #24
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}

0800f32c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b086      	sub	sp, #24
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	f023 0301 	bic.w	r3, r3, #1
 800f33a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	f003 0301 	and.w	r3, r3, #1
 800f342:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f344:	2300      	movs	r3, #0
 800f346:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f348:	f3ef 8305 	mrs	r3, IPSR
 800f34c:	60bb      	str	r3, [r7, #8]
  return(result);
 800f34e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f350:	2b00      	cmp	r3, #0
 800f352:	d003      	beq.n	800f35c <osMutexRelease+0x30>
    stat = osErrorISR;
 800f354:	f06f 0305 	mvn.w	r3, #5
 800f358:	617b      	str	r3, [r7, #20]
 800f35a:	e01f      	b.n	800f39c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800f35c:	693b      	ldr	r3, [r7, #16]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d103      	bne.n	800f36a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800f362:	f06f 0303 	mvn.w	r3, #3
 800f366:	617b      	str	r3, [r7, #20]
 800f368:	e018      	b.n	800f39c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d009      	beq.n	800f384 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800f370:	6938      	ldr	r0, [r7, #16]
 800f372:	f000 fefd 	bl	8010170 <xQueueGiveMutexRecursive>
 800f376:	4603      	mov	r3, r0
 800f378:	2b01      	cmp	r3, #1
 800f37a:	d00f      	beq.n	800f39c <osMutexRelease+0x70>
        stat = osErrorResource;
 800f37c:	f06f 0302 	mvn.w	r3, #2
 800f380:	617b      	str	r3, [r7, #20]
 800f382:	e00b      	b.n	800f39c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800f384:	2300      	movs	r3, #0
 800f386:	2200      	movs	r2, #0
 800f388:	2100      	movs	r1, #0
 800f38a:	6938      	ldr	r0, [r7, #16]
 800f38c:	f000 ffca 	bl	8010324 <xQueueGenericSend>
 800f390:	4603      	mov	r3, r0
 800f392:	2b01      	cmp	r3, #1
 800f394:	d002      	beq.n	800f39c <osMutexRelease+0x70>
        stat = osErrorResource;
 800f396:	f06f 0302 	mvn.w	r3, #2
 800f39a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f39c:	697b      	ldr	r3, [r7, #20]
}
 800f39e:	4618      	mov	r0, r3
 800f3a0:	3718      	adds	r7, #24
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}

0800f3a6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f3a6:	b580      	push	{r7, lr}
 800f3a8:	b08a      	sub	sp, #40	@ 0x28
 800f3aa:	af02      	add	r7, sp, #8
 800f3ac:	60f8      	str	r0, [r7, #12]
 800f3ae:	60b9      	str	r1, [r7, #8]
 800f3b0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f3b6:	f3ef 8305 	mrs	r3, IPSR
 800f3ba:	613b      	str	r3, [r7, #16]
  return(result);
 800f3bc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d175      	bne.n	800f4ae <osSemaphoreNew+0x108>
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d072      	beq.n	800f4ae <osSemaphoreNew+0x108>
 800f3c8:	68ba      	ldr	r2, [r7, #8]
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	429a      	cmp	r2, r3
 800f3ce:	d86e      	bhi.n	800f4ae <osSemaphoreNew+0x108>
    mem = -1;
 800f3d0:	f04f 33ff 	mov.w	r3, #4294967295
 800f3d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d015      	beq.n	800f408 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	689b      	ldr	r3, [r3, #8]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d006      	beq.n	800f3f2 <osSemaphoreNew+0x4c>
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	68db      	ldr	r3, [r3, #12]
 800f3e8:	2b4f      	cmp	r3, #79	@ 0x4f
 800f3ea:	d902      	bls.n	800f3f2 <osSemaphoreNew+0x4c>
        mem = 1;
 800f3ec:	2301      	movs	r3, #1
 800f3ee:	61bb      	str	r3, [r7, #24]
 800f3f0:	e00c      	b.n	800f40c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	689b      	ldr	r3, [r3, #8]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d108      	bne.n	800f40c <osSemaphoreNew+0x66>
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	68db      	ldr	r3, [r3, #12]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d104      	bne.n	800f40c <osSemaphoreNew+0x66>
          mem = 0;
 800f402:	2300      	movs	r3, #0
 800f404:	61bb      	str	r3, [r7, #24]
 800f406:	e001      	b.n	800f40c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800f408:	2300      	movs	r3, #0
 800f40a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800f40c:	69bb      	ldr	r3, [r7, #24]
 800f40e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f412:	d04c      	beq.n	800f4ae <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	2b01      	cmp	r3, #1
 800f418:	d128      	bne.n	800f46c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800f41a:	69bb      	ldr	r3, [r7, #24]
 800f41c:	2b01      	cmp	r3, #1
 800f41e:	d10a      	bne.n	800f436 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	689b      	ldr	r3, [r3, #8]
 800f424:	2203      	movs	r2, #3
 800f426:	9200      	str	r2, [sp, #0]
 800f428:	2200      	movs	r2, #0
 800f42a:	2100      	movs	r1, #0
 800f42c:	2001      	movs	r0, #1
 800f42e:	f000 fd77 	bl	800ff20 <xQueueGenericCreateStatic>
 800f432:	61f8      	str	r0, [r7, #28]
 800f434:	e005      	b.n	800f442 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800f436:	2203      	movs	r2, #3
 800f438:	2100      	movs	r1, #0
 800f43a:	2001      	movs	r0, #1
 800f43c:	f000 fded 	bl	801001a <xQueueGenericCreate>
 800f440:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f442:	69fb      	ldr	r3, [r7, #28]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d022      	beq.n	800f48e <osSemaphoreNew+0xe8>
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d01f      	beq.n	800f48e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f44e:	2300      	movs	r3, #0
 800f450:	2200      	movs	r2, #0
 800f452:	2100      	movs	r1, #0
 800f454:	69f8      	ldr	r0, [r7, #28]
 800f456:	f000 ff65 	bl	8010324 <xQueueGenericSend>
 800f45a:	4603      	mov	r3, r0
 800f45c:	2b01      	cmp	r3, #1
 800f45e:	d016      	beq.n	800f48e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800f460:	69f8      	ldr	r0, [r7, #28]
 800f462:	f001 fc03 	bl	8010c6c <vQueueDelete>
            hSemaphore = NULL;
 800f466:	2300      	movs	r3, #0
 800f468:	61fb      	str	r3, [r7, #28]
 800f46a:	e010      	b.n	800f48e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800f46c:	69bb      	ldr	r3, [r7, #24]
 800f46e:	2b01      	cmp	r3, #1
 800f470:	d108      	bne.n	800f484 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	689b      	ldr	r3, [r3, #8]
 800f476:	461a      	mov	r2, r3
 800f478:	68b9      	ldr	r1, [r7, #8]
 800f47a:	68f8      	ldr	r0, [r7, #12]
 800f47c:	f000 fee4 	bl	8010248 <xQueueCreateCountingSemaphoreStatic>
 800f480:	61f8      	str	r0, [r7, #28]
 800f482:	e004      	b.n	800f48e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f484:	68b9      	ldr	r1, [r7, #8]
 800f486:	68f8      	ldr	r0, [r7, #12]
 800f488:	f000 ff17 	bl	80102ba <xQueueCreateCountingSemaphore>
 800f48c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f48e:	69fb      	ldr	r3, [r7, #28]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d00c      	beq.n	800f4ae <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d003      	beq.n	800f4a2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	617b      	str	r3, [r7, #20]
 800f4a0:	e001      	b.n	800f4a6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f4a6:	6979      	ldr	r1, [r7, #20]
 800f4a8:	69f8      	ldr	r0, [r7, #28]
 800f4aa:	f001 fd2b 	bl	8010f04 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f4ae:	69fb      	ldr	r3, [r7, #28]
}
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	3720      	adds	r7, #32
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	bd80      	pop	{r7, pc}

0800f4b8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b086      	sub	sp, #24
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
 800f4c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f4c6:	2300      	movs	r3, #0
 800f4c8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f4ca:	693b      	ldr	r3, [r7, #16]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d103      	bne.n	800f4d8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f4d0:	f06f 0303 	mvn.w	r3, #3
 800f4d4:	617b      	str	r3, [r7, #20]
 800f4d6:	e039      	b.n	800f54c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4d8:	f3ef 8305 	mrs	r3, IPSR
 800f4dc:	60fb      	str	r3, [r7, #12]
  return(result);
 800f4de:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d022      	beq.n	800f52a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d003      	beq.n	800f4f2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800f4ea:	f06f 0303 	mvn.w	r3, #3
 800f4ee:	617b      	str	r3, [r7, #20]
 800f4f0:	e02c      	b.n	800f54c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f4f6:	f107 0308 	add.w	r3, r7, #8
 800f4fa:	461a      	mov	r2, r3
 800f4fc:	2100      	movs	r1, #0
 800f4fe:	6938      	ldr	r0, [r7, #16]
 800f500:	f001 fb32 	bl	8010b68 <xQueueReceiveFromISR>
 800f504:	4603      	mov	r3, r0
 800f506:	2b01      	cmp	r3, #1
 800f508:	d003      	beq.n	800f512 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800f50a:	f06f 0302 	mvn.w	r3, #2
 800f50e:	617b      	str	r3, [r7, #20]
 800f510:	e01c      	b.n	800f54c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d019      	beq.n	800f54c <osSemaphoreAcquire+0x94>
 800f518:	4b0f      	ldr	r3, [pc, #60]	@ (800f558 <osSemaphoreAcquire+0xa0>)
 800f51a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f51e:	601a      	str	r2, [r3, #0]
 800f520:	f3bf 8f4f 	dsb	sy
 800f524:	f3bf 8f6f 	isb	sy
 800f528:	e010      	b.n	800f54c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f52a:	6839      	ldr	r1, [r7, #0]
 800f52c:	6938      	ldr	r0, [r7, #16]
 800f52e:	f001 fa0b 	bl	8010948 <xQueueSemaphoreTake>
 800f532:	4603      	mov	r3, r0
 800f534:	2b01      	cmp	r3, #1
 800f536:	d009      	beq.n	800f54c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d003      	beq.n	800f546 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800f53e:	f06f 0301 	mvn.w	r3, #1
 800f542:	617b      	str	r3, [r7, #20]
 800f544:	e002      	b.n	800f54c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800f546:	f06f 0302 	mvn.w	r3, #2
 800f54a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f54c:	697b      	ldr	r3, [r7, #20]
}
 800f54e:	4618      	mov	r0, r3
 800f550:	3718      	adds	r7, #24
 800f552:	46bd      	mov	sp, r7
 800f554:	bd80      	pop	{r7, pc}
 800f556:	bf00      	nop
 800f558:	e000ed04 	.word	0xe000ed04

0800f55c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b086      	sub	sp, #24
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f568:	2300      	movs	r3, #0
 800f56a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d103      	bne.n	800f57a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f572:	f06f 0303 	mvn.w	r3, #3
 800f576:	617b      	str	r3, [r7, #20]
 800f578:	e02c      	b.n	800f5d4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f57a:	f3ef 8305 	mrs	r3, IPSR
 800f57e:	60fb      	str	r3, [r7, #12]
  return(result);
 800f580:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f582:	2b00      	cmp	r3, #0
 800f584:	d01a      	beq.n	800f5bc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800f586:	2300      	movs	r3, #0
 800f588:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f58a:	f107 0308 	add.w	r3, r7, #8
 800f58e:	4619      	mov	r1, r3
 800f590:	6938      	ldr	r0, [r7, #16]
 800f592:	f001 f867 	bl	8010664 <xQueueGiveFromISR>
 800f596:	4603      	mov	r3, r0
 800f598:	2b01      	cmp	r3, #1
 800f59a:	d003      	beq.n	800f5a4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800f59c:	f06f 0302 	mvn.w	r3, #2
 800f5a0:	617b      	str	r3, [r7, #20]
 800f5a2:	e017      	b.n	800f5d4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800f5a4:	68bb      	ldr	r3, [r7, #8]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d014      	beq.n	800f5d4 <osSemaphoreRelease+0x78>
 800f5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800f5e0 <osSemaphoreRelease+0x84>)
 800f5ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5b0:	601a      	str	r2, [r3, #0]
 800f5b2:	f3bf 8f4f 	dsb	sy
 800f5b6:	f3bf 8f6f 	isb	sy
 800f5ba:	e00b      	b.n	800f5d4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f5bc:	2300      	movs	r3, #0
 800f5be:	2200      	movs	r2, #0
 800f5c0:	2100      	movs	r1, #0
 800f5c2:	6938      	ldr	r0, [r7, #16]
 800f5c4:	f000 feae 	bl	8010324 <xQueueGenericSend>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	2b01      	cmp	r3, #1
 800f5cc:	d002      	beq.n	800f5d4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800f5ce:	f06f 0302 	mvn.w	r3, #2
 800f5d2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f5d4:	697b      	ldr	r3, [r7, #20]
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3718      	adds	r7, #24
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}
 800f5de:	bf00      	nop
 800f5e0:	e000ed04 	.word	0xe000ed04

0800f5e4 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b086      	sub	sp, #24
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5f0:	f3ef 8305 	mrs	r3, IPSR
 800f5f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800f5f6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d003      	beq.n	800f604 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800f5fc:	f06f 0305 	mvn.w	r3, #5
 800f600:	617b      	str	r3, [r7, #20]
 800f602:	e00e      	b.n	800f622 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800f604:	693b      	ldr	r3, [r7, #16]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d103      	bne.n	800f612 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800f60a:	f06f 0303 	mvn.w	r3, #3
 800f60e:	617b      	str	r3, [r7, #20]
 800f610:	e007      	b.n	800f622 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800f612:	6938      	ldr	r0, [r7, #16]
 800f614:	f001 fca0 	bl	8010f58 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800f618:	2300      	movs	r3, #0
 800f61a:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800f61c:	6938      	ldr	r0, [r7, #16]
 800f61e:	f001 fb25 	bl	8010c6c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800f622:	697b      	ldr	r3, [r7, #20]
}
 800f624:	4618      	mov	r0, r3
 800f626:	3718      	adds	r7, #24
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b08a      	sub	sp, #40	@ 0x28
 800f630:	af02      	add	r7, sp, #8
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f638:	2300      	movs	r3, #0
 800f63a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f63c:	f3ef 8305 	mrs	r3, IPSR
 800f640:	613b      	str	r3, [r7, #16]
  return(result);
 800f642:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f644:	2b00      	cmp	r3, #0
 800f646:	d15f      	bne.n	800f708 <osMessageQueueNew+0xdc>
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d05c      	beq.n	800f708 <osMessageQueueNew+0xdc>
 800f64e:	68bb      	ldr	r3, [r7, #8]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d059      	beq.n	800f708 <osMessageQueueNew+0xdc>
    mem = -1;
 800f654:	f04f 33ff 	mov.w	r3, #4294967295
 800f658:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d029      	beq.n	800f6b4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	689b      	ldr	r3, [r3, #8]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d012      	beq.n	800f68e <osMessageQueueNew+0x62>
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	68db      	ldr	r3, [r3, #12]
 800f66c:	2b4f      	cmp	r3, #79	@ 0x4f
 800f66e:	d90e      	bls.n	800f68e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f674:	2b00      	cmp	r3, #0
 800f676:	d00a      	beq.n	800f68e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	695a      	ldr	r2, [r3, #20]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	68b9      	ldr	r1, [r7, #8]
 800f680:	fb01 f303 	mul.w	r3, r1, r3
 800f684:	429a      	cmp	r2, r3
 800f686:	d302      	bcc.n	800f68e <osMessageQueueNew+0x62>
        mem = 1;
 800f688:	2301      	movs	r3, #1
 800f68a:	61bb      	str	r3, [r7, #24]
 800f68c:	e014      	b.n	800f6b8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	689b      	ldr	r3, [r3, #8]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d110      	bne.n	800f6b8 <osMessageQueueNew+0x8c>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	68db      	ldr	r3, [r3, #12]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d10c      	bne.n	800f6b8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d108      	bne.n	800f6b8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	695b      	ldr	r3, [r3, #20]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d104      	bne.n	800f6b8 <osMessageQueueNew+0x8c>
          mem = 0;
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	61bb      	str	r3, [r7, #24]
 800f6b2:	e001      	b.n	800f6b8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f6b8:	69bb      	ldr	r3, [r7, #24]
 800f6ba:	2b01      	cmp	r3, #1
 800f6bc:	d10b      	bne.n	800f6d6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	691a      	ldr	r2, [r3, #16]
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	689b      	ldr	r3, [r3, #8]
 800f6c6:	2100      	movs	r1, #0
 800f6c8:	9100      	str	r1, [sp, #0]
 800f6ca:	68b9      	ldr	r1, [r7, #8]
 800f6cc:	68f8      	ldr	r0, [r7, #12]
 800f6ce:	f000 fc27 	bl	800ff20 <xQueueGenericCreateStatic>
 800f6d2:	61f8      	str	r0, [r7, #28]
 800f6d4:	e008      	b.n	800f6e8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f6d6:	69bb      	ldr	r3, [r7, #24]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d105      	bne.n	800f6e8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f6dc:	2200      	movs	r2, #0
 800f6de:	68b9      	ldr	r1, [r7, #8]
 800f6e0:	68f8      	ldr	r0, [r7, #12]
 800f6e2:	f000 fc9a 	bl	801001a <xQueueGenericCreate>
 800f6e6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f6e8:	69fb      	ldr	r3, [r7, #28]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d00c      	beq.n	800f708 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d003      	beq.n	800f6fc <osMessageQueueNew+0xd0>
        name = attr->name;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	617b      	str	r3, [r7, #20]
 800f6fa:	e001      	b.n	800f700 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f700:	6979      	ldr	r1, [r7, #20]
 800f702:	69f8      	ldr	r0, [r7, #28]
 800f704:	f001 fbfe 	bl	8010f04 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f708:	69fb      	ldr	r3, [r7, #28]
}
 800f70a:	4618      	mov	r0, r3
 800f70c:	3720      	adds	r7, #32
 800f70e:	46bd      	mov	sp, r7
 800f710:	bd80      	pop	{r7, pc}
	...

0800f714 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f714:	b580      	push	{r7, lr}
 800f716:	b088      	sub	sp, #32
 800f718:	af00      	add	r7, sp, #0
 800f71a:	60f8      	str	r0, [r7, #12]
 800f71c:	60b9      	str	r1, [r7, #8]
 800f71e:	603b      	str	r3, [r7, #0]
 800f720:	4613      	mov	r3, r2
 800f722:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f728:	2300      	movs	r3, #0
 800f72a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f72c:	f3ef 8305 	mrs	r3, IPSR
 800f730:	617b      	str	r3, [r7, #20]
  return(result);
 800f732:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f734:	2b00      	cmp	r3, #0
 800f736:	d028      	beq.n	800f78a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f738:	69bb      	ldr	r3, [r7, #24]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d005      	beq.n	800f74a <osMessageQueuePut+0x36>
 800f73e:	68bb      	ldr	r3, [r7, #8]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d002      	beq.n	800f74a <osMessageQueuePut+0x36>
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d003      	beq.n	800f752 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f74a:	f06f 0303 	mvn.w	r3, #3
 800f74e:	61fb      	str	r3, [r7, #28]
 800f750:	e038      	b.n	800f7c4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f752:	2300      	movs	r3, #0
 800f754:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f756:	f107 0210 	add.w	r2, r7, #16
 800f75a:	2300      	movs	r3, #0
 800f75c:	68b9      	ldr	r1, [r7, #8]
 800f75e:	69b8      	ldr	r0, [r7, #24]
 800f760:	f000 fee2 	bl	8010528 <xQueueGenericSendFromISR>
 800f764:	4603      	mov	r3, r0
 800f766:	2b01      	cmp	r3, #1
 800f768:	d003      	beq.n	800f772 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f76a:	f06f 0302 	mvn.w	r3, #2
 800f76e:	61fb      	str	r3, [r7, #28]
 800f770:	e028      	b.n	800f7c4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d025      	beq.n	800f7c4 <osMessageQueuePut+0xb0>
 800f778:	4b15      	ldr	r3, [pc, #84]	@ (800f7d0 <osMessageQueuePut+0xbc>)
 800f77a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f77e:	601a      	str	r2, [r3, #0]
 800f780:	f3bf 8f4f 	dsb	sy
 800f784:	f3bf 8f6f 	isb	sy
 800f788:	e01c      	b.n	800f7c4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f78a:	69bb      	ldr	r3, [r7, #24]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d002      	beq.n	800f796 <osMessageQueuePut+0x82>
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d103      	bne.n	800f79e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f796:	f06f 0303 	mvn.w	r3, #3
 800f79a:	61fb      	str	r3, [r7, #28]
 800f79c:	e012      	b.n	800f7c4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f79e:	2300      	movs	r3, #0
 800f7a0:	683a      	ldr	r2, [r7, #0]
 800f7a2:	68b9      	ldr	r1, [r7, #8]
 800f7a4:	69b8      	ldr	r0, [r7, #24]
 800f7a6:	f000 fdbd 	bl	8010324 <xQueueGenericSend>
 800f7aa:	4603      	mov	r3, r0
 800f7ac:	2b01      	cmp	r3, #1
 800f7ae:	d009      	beq.n	800f7c4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f7b0:	683b      	ldr	r3, [r7, #0]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d003      	beq.n	800f7be <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f7b6:	f06f 0301 	mvn.w	r3, #1
 800f7ba:	61fb      	str	r3, [r7, #28]
 800f7bc:	e002      	b.n	800f7c4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f7be:	f06f 0302 	mvn.w	r3, #2
 800f7c2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f7c4:	69fb      	ldr	r3, [r7, #28]
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	3720      	adds	r7, #32
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	bd80      	pop	{r7, pc}
 800f7ce:	bf00      	nop
 800f7d0:	e000ed04 	.word	0xe000ed04

0800f7d4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b088      	sub	sp, #32
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	60f8      	str	r0, [r7, #12]
 800f7dc:	60b9      	str	r1, [r7, #8]
 800f7de:	607a      	str	r2, [r7, #4]
 800f7e0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f7ea:	f3ef 8305 	mrs	r3, IPSR
 800f7ee:	617b      	str	r3, [r7, #20]
  return(result);
 800f7f0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d028      	beq.n	800f848 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f7f6:	69bb      	ldr	r3, [r7, #24]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d005      	beq.n	800f808 <osMessageQueueGet+0x34>
 800f7fc:	68bb      	ldr	r3, [r7, #8]
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d002      	beq.n	800f808 <osMessageQueueGet+0x34>
 800f802:	683b      	ldr	r3, [r7, #0]
 800f804:	2b00      	cmp	r3, #0
 800f806:	d003      	beq.n	800f810 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f808:	f06f 0303 	mvn.w	r3, #3
 800f80c:	61fb      	str	r3, [r7, #28]
 800f80e:	e037      	b.n	800f880 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f810:	2300      	movs	r3, #0
 800f812:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f814:	f107 0310 	add.w	r3, r7, #16
 800f818:	461a      	mov	r2, r3
 800f81a:	68b9      	ldr	r1, [r7, #8]
 800f81c:	69b8      	ldr	r0, [r7, #24]
 800f81e:	f001 f9a3 	bl	8010b68 <xQueueReceiveFromISR>
 800f822:	4603      	mov	r3, r0
 800f824:	2b01      	cmp	r3, #1
 800f826:	d003      	beq.n	800f830 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f828:	f06f 0302 	mvn.w	r3, #2
 800f82c:	61fb      	str	r3, [r7, #28]
 800f82e:	e027      	b.n	800f880 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d024      	beq.n	800f880 <osMessageQueueGet+0xac>
 800f836:	4b15      	ldr	r3, [pc, #84]	@ (800f88c <osMessageQueueGet+0xb8>)
 800f838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f83c:	601a      	str	r2, [r3, #0]
 800f83e:	f3bf 8f4f 	dsb	sy
 800f842:	f3bf 8f6f 	isb	sy
 800f846:	e01b      	b.n	800f880 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f848:	69bb      	ldr	r3, [r7, #24]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d002      	beq.n	800f854 <osMessageQueueGet+0x80>
 800f84e:	68bb      	ldr	r3, [r7, #8]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d103      	bne.n	800f85c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f854:	f06f 0303 	mvn.w	r3, #3
 800f858:	61fb      	str	r3, [r7, #28]
 800f85a:	e011      	b.n	800f880 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f85c:	683a      	ldr	r2, [r7, #0]
 800f85e:	68b9      	ldr	r1, [r7, #8]
 800f860:	69b8      	ldr	r0, [r7, #24]
 800f862:	f000 ff8f 	bl	8010784 <xQueueReceive>
 800f866:	4603      	mov	r3, r0
 800f868:	2b01      	cmp	r3, #1
 800f86a:	d009      	beq.n	800f880 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d003      	beq.n	800f87a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f872:	f06f 0301 	mvn.w	r3, #1
 800f876:	61fb      	str	r3, [r7, #28]
 800f878:	e002      	b.n	800f880 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f87a:	f06f 0302 	mvn.w	r3, #2
 800f87e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f880:	69fb      	ldr	r3, [r7, #28]
}
 800f882:	4618      	mov	r0, r3
 800f884:	3720      	adds	r7, #32
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
 800f88a:	bf00      	nop
 800f88c:	e000ed04 	.word	0xe000ed04

0800f890 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f890:	b480      	push	{r7}
 800f892:	b085      	sub	sp, #20
 800f894:	af00      	add	r7, sp, #0
 800f896:	60f8      	str	r0, [r7, #12]
 800f898:	60b9      	str	r1, [r7, #8]
 800f89a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	4a07      	ldr	r2, [pc, #28]	@ (800f8bc <vApplicationGetIdleTaskMemory+0x2c>)
 800f8a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f8a2:	68bb      	ldr	r3, [r7, #8]
 800f8a4:	4a06      	ldr	r2, [pc, #24]	@ (800f8c0 <vApplicationGetIdleTaskMemory+0x30>)
 800f8a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2280      	movs	r2, #128	@ 0x80
 800f8ac:	601a      	str	r2, [r3, #0]
}
 800f8ae:	bf00      	nop
 800f8b0:	3714      	adds	r7, #20
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b8:	4770      	bx	lr
 800f8ba:	bf00      	nop
 800f8bc:	200065c4 	.word	0x200065c4
 800f8c0:	2000666c 	.word	0x2000666c

0800f8c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f8c4:	b480      	push	{r7}
 800f8c6:	b085      	sub	sp, #20
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	60f8      	str	r0, [r7, #12]
 800f8cc:	60b9      	str	r1, [r7, #8]
 800f8ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	4a07      	ldr	r2, [pc, #28]	@ (800f8f0 <vApplicationGetTimerTaskMemory+0x2c>)
 800f8d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f8d6:	68bb      	ldr	r3, [r7, #8]
 800f8d8:	4a06      	ldr	r2, [pc, #24]	@ (800f8f4 <vApplicationGetTimerTaskMemory+0x30>)
 800f8da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f8e2:	601a      	str	r2, [r3, #0]
}
 800f8e4:	bf00      	nop
 800f8e6:	3714      	adds	r7, #20
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr
 800f8f0:	2000686c 	.word	0x2000686c
 800f8f4:	20006914 	.word	0x20006914

0800f8f8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b086      	sub	sp, #24
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d10b      	bne.n	800f91e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f90a:	f383 8811 	msr	BASEPRI, r3
 800f90e:	f3bf 8f6f 	isb	sy
 800f912:	f3bf 8f4f 	dsb	sy
 800f916:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f918:	bf00      	nop
 800f91a:	bf00      	nop
 800f91c:	e7fd      	b.n	800f91a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800f91e:	2320      	movs	r3, #32
 800f920:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	2b20      	cmp	r3, #32
 800f926:	d00b      	beq.n	800f940 <xEventGroupCreateStatic+0x48>
	__asm volatile
 800f928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f92c:	f383 8811 	msr	BASEPRI, r3
 800f930:	f3bf 8f6f 	isb	sy
 800f934:	f3bf 8f4f 	dsb	sy
 800f938:	60fb      	str	r3, [r7, #12]
}
 800f93a:	bf00      	nop
 800f93c:	bf00      	nop
 800f93e:	e7fd      	b.n	800f93c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800f944:	697b      	ldr	r3, [r7, #20]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d00a      	beq.n	800f960 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800f94a:	697b      	ldr	r3, [r7, #20]
 800f94c:	2200      	movs	r2, #0
 800f94e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800f950:	697b      	ldr	r3, [r7, #20]
 800f952:	3304      	adds	r3, #4
 800f954:	4618      	mov	r0, r3
 800f956:	f000 f9c5 	bl	800fce4 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800f95a:	697b      	ldr	r3, [r7, #20]
 800f95c:	2201      	movs	r2, #1
 800f95e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800f960:	697b      	ldr	r3, [r7, #20]
	}
 800f962:	4618      	mov	r0, r3
 800f964:	3718      	adds	r7, #24
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}

0800f96a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b082      	sub	sp, #8
 800f96e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800f970:	2020      	movs	r0, #32
 800f972:	f003 fcab 	bl	80132cc <pvPortMalloc>
 800f976:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d00a      	beq.n	800f994 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	2200      	movs	r2, #0
 800f982:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	3304      	adds	r3, #4
 800f988:	4618      	mov	r0, r3
 800f98a:	f000 f9ab 	bl	800fce4 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	2200      	movs	r2, #0
 800f992:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800f994:	687b      	ldr	r3, [r7, #4]
	}
 800f996:	4618      	mov	r0, r3
 800f998:	3708      	adds	r7, #8
 800f99a:	46bd      	mov	sp, r7
 800f99c:	bd80      	pop	{r7, pc}
	...

0800f9a0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b090      	sub	sp, #64	@ 0x40
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	60f8      	str	r0, [r7, #12]
 800f9a8:	60b9      	str	r1, [r7, #8]
 800f9aa:	607a      	str	r2, [r7, #4]
 800f9ac:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d10b      	bne.n	800f9d8 <xEventGroupWaitBits+0x38>
	__asm volatile
 800f9c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9c4:	f383 8811 	msr	BASEPRI, r3
 800f9c8:	f3bf 8f6f 	isb	sy
 800f9cc:	f3bf 8f4f 	dsb	sy
 800f9d0:	623b      	str	r3, [r7, #32]
}
 800f9d2:	bf00      	nop
 800f9d4:	bf00      	nop
 800f9d6:	e7fd      	b.n	800f9d4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f9de:	d30b      	bcc.n	800f9f8 <xEventGroupWaitBits+0x58>
	__asm volatile
 800f9e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9e4:	f383 8811 	msr	BASEPRI, r3
 800f9e8:	f3bf 8f6f 	isb	sy
 800f9ec:	f3bf 8f4f 	dsb	sy
 800f9f0:	61fb      	str	r3, [r7, #28]
}
 800f9f2:	bf00      	nop
 800f9f4:	bf00      	nop
 800f9f6:	e7fd      	b.n	800f9f4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d10b      	bne.n	800fa16 <xEventGroupWaitBits+0x76>
	__asm volatile
 800f9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa02:	f383 8811 	msr	BASEPRI, r3
 800fa06:	f3bf 8f6f 	isb	sy
 800fa0a:	f3bf 8f4f 	dsb	sy
 800fa0e:	61bb      	str	r3, [r7, #24]
}
 800fa10:	bf00      	nop
 800fa12:	bf00      	nop
 800fa14:	e7fd      	b.n	800fa12 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fa16:	f002 fa8d 	bl	8011f34 <xTaskGetSchedulerState>
 800fa1a:	4603      	mov	r3, r0
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d102      	bne.n	800fa26 <xEventGroupWaitBits+0x86>
 800fa20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d101      	bne.n	800fa2a <xEventGroupWaitBits+0x8a>
 800fa26:	2301      	movs	r3, #1
 800fa28:	e000      	b.n	800fa2c <xEventGroupWaitBits+0x8c>
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d10b      	bne.n	800fa48 <xEventGroupWaitBits+0xa8>
	__asm volatile
 800fa30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa34:	f383 8811 	msr	BASEPRI, r3
 800fa38:	f3bf 8f6f 	isb	sy
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	617b      	str	r3, [r7, #20]
}
 800fa42:	bf00      	nop
 800fa44:	bf00      	nop
 800fa46:	e7fd      	b.n	800fa44 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 800fa48:	f001 fdbc 	bl	80115c4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800fa4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800fa52:	683a      	ldr	r2, [r7, #0]
 800fa54:	68b9      	ldr	r1, [r7, #8]
 800fa56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fa58:	f000 f90d 	bl	800fc76 <prvTestWaitCondition>
 800fa5c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800fa5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d00e      	beq.n	800fa82 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800fa64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa66:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800fa68:	2300      	movs	r3, #0
 800fa6a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d028      	beq.n	800fac4 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800fa72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa74:	681a      	ldr	r2, [r3, #0]
 800fa76:	68bb      	ldr	r3, [r7, #8]
 800fa78:	43db      	mvns	r3, r3
 800fa7a:	401a      	ands	r2, r3
 800fa7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa7e:	601a      	str	r2, [r3, #0]
 800fa80:	e020      	b.n	800fac4 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800fa82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d104      	bne.n	800fa92 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800fa88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800fa8c:	2301      	movs	r3, #1
 800fa8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa90:	e018      	b.n	800fac4 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d003      	beq.n	800faa0 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800fa98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fa9e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800faa0:	683b      	ldr	r3, [r7, #0]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d003      	beq.n	800faae <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800faa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faa8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800faac:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800faae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fab0:	1d18      	adds	r0, r3, #4
 800fab2:	68ba      	ldr	r2, [r7, #8]
 800fab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fab6:	4313      	orrs	r3, r2
 800fab8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800faba:	4619      	mov	r1, r3
 800fabc:	f001 ff96 	bl	80119ec <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800fac0:	2300      	movs	r3, #0
 800fac2:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800fac4:	f001 fd8c 	bl	80115e0 <xTaskResumeAll>
 800fac8:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800faca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800facc:	2b00      	cmp	r3, #0
 800face:	d031      	beq.n	800fb34 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 800fad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d107      	bne.n	800fae6 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800fad6:	4b1a      	ldr	r3, [pc, #104]	@ (800fb40 <xEventGroupWaitBits+0x1a0>)
 800fad8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fadc:	601a      	str	r2, [r3, #0]
 800fade:	f3bf 8f4f 	dsb	sy
 800fae2:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800fae6:	f002 fb9f 	bl	8012228 <uxTaskResetEventItemValue>
 800faea:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800faec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800faee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d11a      	bne.n	800fb2c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800faf6:	f003 fac7 	bl	8013088 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800fafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800fb00:	683a      	ldr	r2, [r7, #0]
 800fb02:	68b9      	ldr	r1, [r7, #8]
 800fb04:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fb06:	f000 f8b6 	bl	800fc76 <prvTestWaitCondition>
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d009      	beq.n	800fb24 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d006      	beq.n	800fb24 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800fb16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb18:	681a      	ldr	r2, [r3, #0]
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	43db      	mvns	r3, r3
 800fb1e:	401a      	ands	r2, r3
 800fb20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb22:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800fb24:	2301      	movs	r3, #1
 800fb26:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 800fb28:	f003 fae0 	bl	80130ec <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800fb2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb2e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800fb32:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800fb34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fb36:	4618      	mov	r0, r3
 800fb38:	3740      	adds	r7, #64	@ 0x40
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
 800fb3e:	bf00      	nop
 800fb40:	e000ed04 	.word	0xe000ed04

0800fb44 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b08e      	sub	sp, #56	@ 0x38
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
 800fb4c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800fb4e:	2300      	movs	r3, #0
 800fb50:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800fb56:	2300      	movs	r3, #0
 800fb58:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d10b      	bne.n	800fb78 <xEventGroupSetBits+0x34>
	__asm volatile
 800fb60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb64:	f383 8811 	msr	BASEPRI, r3
 800fb68:	f3bf 8f6f 	isb	sy
 800fb6c:	f3bf 8f4f 	dsb	sy
 800fb70:	613b      	str	r3, [r7, #16]
}
 800fb72:	bf00      	nop
 800fb74:	bf00      	nop
 800fb76:	e7fd      	b.n	800fb74 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fb7e:	d30b      	bcc.n	800fb98 <xEventGroupSetBits+0x54>
	__asm volatile
 800fb80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb84:	f383 8811 	msr	BASEPRI, r3
 800fb88:	f3bf 8f6f 	isb	sy
 800fb8c:	f3bf 8f4f 	dsb	sy
 800fb90:	60fb      	str	r3, [r7, #12]
}
 800fb92:	bf00      	nop
 800fb94:	bf00      	nop
 800fb96:	e7fd      	b.n	800fb94 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800fb98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb9a:	3304      	adds	r3, #4
 800fb9c:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba0:	3308      	adds	r3, #8
 800fba2:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800fba4:	f001 fd0e 	bl	80115c4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800fba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbaa:	68db      	ldr	r3, [r3, #12]
 800fbac:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800fbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbb0:	681a      	ldr	r2, [r3, #0]
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	431a      	orrs	r2, r3
 800fbb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbb8:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800fbba:	e03c      	b.n	800fc36 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800fbbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbbe:	685b      	ldr	r3, [r3, #4]
 800fbc0:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800fbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800fbcc:	69bb      	ldr	r3, [r7, #24]
 800fbce:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800fbd2:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800fbd4:	69bb      	ldr	r3, [r7, #24]
 800fbd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800fbda:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d108      	bne.n	800fbf8 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800fbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe8:	681a      	ldr	r2, [r3, #0]
 800fbea:	69bb      	ldr	r3, [r7, #24]
 800fbec:	4013      	ands	r3, r2
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d00b      	beq.n	800fc0a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fbf6:	e008      	b.n	800fc0a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800fbf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbfa:	681a      	ldr	r2, [r3, #0]
 800fbfc:	69bb      	ldr	r3, [r7, #24]
 800fbfe:	4013      	ands	r3, r2
 800fc00:	69ba      	ldr	r2, [r7, #24]
 800fc02:	429a      	cmp	r2, r3
 800fc04:	d101      	bne.n	800fc0a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800fc06:	2301      	movs	r3, #1
 800fc08:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800fc0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d010      	beq.n	800fc32 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800fc10:	697b      	ldr	r3, [r7, #20]
 800fc12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d003      	beq.n	800fc22 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800fc1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc1c:	69bb      	ldr	r3, [r7, #24]
 800fc1e:	4313      	orrs	r3, r2
 800fc20:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800fc22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800fc2e:	f001 ffab 	bl	8011b88 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800fc32:	69fb      	ldr	r3, [r7, #28]
 800fc34:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800fc36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc38:	6a3b      	ldr	r3, [r7, #32]
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d1be      	bne.n	800fbbc <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800fc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc40:	681a      	ldr	r2, [r3, #0]
 800fc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc44:	43db      	mvns	r3, r3
 800fc46:	401a      	ands	r2, r3
 800fc48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc4a:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800fc4c:	f001 fcc8 	bl	80115e0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800fc50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc52:	681b      	ldr	r3, [r3, #0]
}
 800fc54:	4618      	mov	r0, r3
 800fc56:	3738      	adds	r7, #56	@ 0x38
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	bd80      	pop	{r7, pc}

0800fc5c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b082      	sub	sp, #8
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
 800fc64:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800fc66:	6839      	ldr	r1, [r7, #0]
 800fc68:	6878      	ldr	r0, [r7, #4]
 800fc6a:	f7ff ff6b 	bl	800fb44 <xEventGroupSetBits>
}
 800fc6e:	bf00      	nop
 800fc70:	3708      	adds	r7, #8
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bd80      	pop	{r7, pc}

0800fc76 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800fc76:	b480      	push	{r7}
 800fc78:	b087      	sub	sp, #28
 800fc7a:	af00      	add	r7, sp, #0
 800fc7c:	60f8      	str	r0, [r7, #12]
 800fc7e:	60b9      	str	r1, [r7, #8]
 800fc80:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800fc82:	2300      	movs	r3, #0
 800fc84:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d107      	bne.n	800fc9c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800fc8c:	68fa      	ldr	r2, [r7, #12]
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	4013      	ands	r3, r2
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d00a      	beq.n	800fcac <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800fc96:	2301      	movs	r3, #1
 800fc98:	617b      	str	r3, [r7, #20]
 800fc9a:	e007      	b.n	800fcac <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800fc9c:	68fa      	ldr	r2, [r7, #12]
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	4013      	ands	r3, r2
 800fca2:	68ba      	ldr	r2, [r7, #8]
 800fca4:	429a      	cmp	r2, r3
 800fca6:	d101      	bne.n	800fcac <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800fca8:	2301      	movs	r3, #1
 800fcaa:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800fcac:	697b      	ldr	r3, [r7, #20]
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	371c      	adds	r7, #28
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb8:	4770      	bx	lr
	...

0800fcbc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800fcbc:	b580      	push	{r7, lr}
 800fcbe:	b086      	sub	sp, #24
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	60f8      	str	r0, [r7, #12]
 800fcc4:	60b9      	str	r1, [r7, #8]
 800fcc6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	68ba      	ldr	r2, [r7, #8]
 800fccc:	68f9      	ldr	r1, [r7, #12]
 800fcce:	4804      	ldr	r0, [pc, #16]	@ (800fce0 <xEventGroupSetBitsFromISR+0x24>)
 800fcd0:	f003 f88c 	bl	8012dec <xTimerPendFunctionCallFromISR>
 800fcd4:	6178      	str	r0, [r7, #20]

		return xReturn;
 800fcd6:	697b      	ldr	r3, [r7, #20]
	}
 800fcd8:	4618      	mov	r0, r3
 800fcda:	3718      	adds	r7, #24
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	bd80      	pop	{r7, pc}
 800fce0:	0800fc5d 	.word	0x0800fc5d

0800fce4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fce4:	b480      	push	{r7}
 800fce6:	b083      	sub	sp, #12
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	f103 0208 	add.w	r2, r3, #8
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	f04f 32ff 	mov.w	r2, #4294967295
 800fcfc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f103 0208 	add.w	r2, r3, #8
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	f103 0208 	add.w	r2, r3, #8
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2200      	movs	r2, #0
 800fd16:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fd18:	bf00      	nop
 800fd1a:	370c      	adds	r7, #12
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr

0800fd24 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fd24:	b480      	push	{r7}
 800fd26:	b083      	sub	sp, #12
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fd32:	bf00      	nop
 800fd34:	370c      	adds	r7, #12
 800fd36:	46bd      	mov	sp, r7
 800fd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3c:	4770      	bx	lr

0800fd3e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fd3e:	b480      	push	{r7}
 800fd40:	b085      	sub	sp, #20
 800fd42:	af00      	add	r7, sp, #0
 800fd44:	6078      	str	r0, [r7, #4]
 800fd46:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	68fa      	ldr	r2, [r7, #12]
 800fd52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	689a      	ldr	r2, [r3, #8]
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	689b      	ldr	r3, [r3, #8]
 800fd60:	683a      	ldr	r2, [r7, #0]
 800fd62:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	683a      	ldr	r2, [r7, #0]
 800fd68:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fd6a:	683b      	ldr	r3, [r7, #0]
 800fd6c:	687a      	ldr	r2, [r7, #4]
 800fd6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	1c5a      	adds	r2, r3, #1
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	601a      	str	r2, [r3, #0]
}
 800fd7a:	bf00      	nop
 800fd7c:	3714      	adds	r7, #20
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd84:	4770      	bx	lr

0800fd86 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fd86:	b480      	push	{r7}
 800fd88:	b085      	sub	sp, #20
 800fd8a:	af00      	add	r7, sp, #0
 800fd8c:	6078      	str	r0, [r7, #4]
 800fd8e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fd90:	683b      	ldr	r3, [r7, #0]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fd96:	68bb      	ldr	r3, [r7, #8]
 800fd98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd9c:	d103      	bne.n	800fda6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	691b      	ldr	r3, [r3, #16]
 800fda2:	60fb      	str	r3, [r7, #12]
 800fda4:	e00c      	b.n	800fdc0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	3308      	adds	r3, #8
 800fdaa:	60fb      	str	r3, [r7, #12]
 800fdac:	e002      	b.n	800fdb4 <vListInsert+0x2e>
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	685b      	ldr	r3, [r3, #4]
 800fdb2:	60fb      	str	r3, [r7, #12]
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	685b      	ldr	r3, [r3, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	68ba      	ldr	r2, [r7, #8]
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	d2f6      	bcs.n	800fdae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	685a      	ldr	r2, [r3, #4]
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fdc8:	683b      	ldr	r3, [r7, #0]
 800fdca:	685b      	ldr	r3, [r3, #4]
 800fdcc:	683a      	ldr	r2, [r7, #0]
 800fdce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	68fa      	ldr	r2, [r7, #12]
 800fdd4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	683a      	ldr	r2, [r7, #0]
 800fdda:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	687a      	ldr	r2, [r7, #4]
 800fde0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	1c5a      	adds	r2, r3, #1
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	601a      	str	r2, [r3, #0]
}
 800fdec:	bf00      	nop
 800fdee:	3714      	adds	r7, #20
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf6:	4770      	bx	lr

0800fdf8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fdf8:	b480      	push	{r7}
 800fdfa:	b085      	sub	sp, #20
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	691b      	ldr	r3, [r3, #16]
 800fe04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	685b      	ldr	r3, [r3, #4]
 800fe0a:	687a      	ldr	r2, [r7, #4]
 800fe0c:	6892      	ldr	r2, [r2, #8]
 800fe0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	689b      	ldr	r3, [r3, #8]
 800fe14:	687a      	ldr	r2, [r7, #4]
 800fe16:	6852      	ldr	r2, [r2, #4]
 800fe18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	685b      	ldr	r3, [r3, #4]
 800fe1e:	687a      	ldr	r2, [r7, #4]
 800fe20:	429a      	cmp	r2, r3
 800fe22:	d103      	bne.n	800fe2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	689a      	ldr	r2, [r3, #8]
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	2200      	movs	r2, #0
 800fe30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	1e5a      	subs	r2, r3, #1
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	681b      	ldr	r3, [r3, #0]
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3714      	adds	r7, #20
 800fe44:	46bd      	mov	sp, r7
 800fe46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4a:	4770      	bx	lr

0800fe4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b084      	sub	sp, #16
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
 800fe54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d10b      	bne.n	800fe78 <xQueueGenericReset+0x2c>
	__asm volatile
 800fe60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe64:	f383 8811 	msr	BASEPRI, r3
 800fe68:	f3bf 8f6f 	isb	sy
 800fe6c:	f3bf 8f4f 	dsb	sy
 800fe70:	60bb      	str	r3, [r7, #8]
}
 800fe72:	bf00      	nop
 800fe74:	bf00      	nop
 800fe76:	e7fd      	b.n	800fe74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fe78:	f003 f906 	bl	8013088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	681a      	ldr	r2, [r3, #0]
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe84:	68f9      	ldr	r1, [r7, #12]
 800fe86:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fe88:	fb01 f303 	mul.w	r3, r1, r3
 800fe8c:	441a      	add	r2, r3
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	2200      	movs	r2, #0
 800fe96:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	681a      	ldr	r2, [r3, #0]
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fea8:	3b01      	subs	r3, #1
 800feaa:	68f9      	ldr	r1, [r7, #12]
 800feac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800feae:	fb01 f303 	mul.w	r3, r1, r3
 800feb2:	441a      	add	r2, r3
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	22ff      	movs	r2, #255	@ 0xff
 800febc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	22ff      	movs	r2, #255	@ 0xff
 800fec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d114      	bne.n	800fef8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	691b      	ldr	r3, [r3, #16]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d01a      	beq.n	800ff0c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	3310      	adds	r3, #16
 800feda:	4618      	mov	r0, r3
 800fedc:	f001 fdf0 	bl	8011ac0 <xTaskRemoveFromEventList>
 800fee0:	4603      	mov	r3, r0
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d012      	beq.n	800ff0c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fee6:	4b0d      	ldr	r3, [pc, #52]	@ (800ff1c <xQueueGenericReset+0xd0>)
 800fee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800feec:	601a      	str	r2, [r3, #0]
 800feee:	f3bf 8f4f 	dsb	sy
 800fef2:	f3bf 8f6f 	isb	sy
 800fef6:	e009      	b.n	800ff0c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	3310      	adds	r3, #16
 800fefc:	4618      	mov	r0, r3
 800fefe:	f7ff fef1 	bl	800fce4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	3324      	adds	r3, #36	@ 0x24
 800ff06:	4618      	mov	r0, r3
 800ff08:	f7ff feec 	bl	800fce4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ff0c:	f003 f8ee 	bl	80130ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ff10:	2301      	movs	r3, #1
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	3710      	adds	r7, #16
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}
 800ff1a:	bf00      	nop
 800ff1c:	e000ed04 	.word	0xe000ed04

0800ff20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b08e      	sub	sp, #56	@ 0x38
 800ff24:	af02      	add	r7, sp, #8
 800ff26:	60f8      	str	r0, [r7, #12]
 800ff28:	60b9      	str	r1, [r7, #8]
 800ff2a:	607a      	str	r2, [r7, #4]
 800ff2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d10b      	bne.n	800ff4c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ff34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff38:	f383 8811 	msr	BASEPRI, r3
 800ff3c:	f3bf 8f6f 	isb	sy
 800ff40:	f3bf 8f4f 	dsb	sy
 800ff44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ff46:	bf00      	nop
 800ff48:	bf00      	nop
 800ff4a:	e7fd      	b.n	800ff48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ff4c:	683b      	ldr	r3, [r7, #0]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d10b      	bne.n	800ff6a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ff52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff56:	f383 8811 	msr	BASEPRI, r3
 800ff5a:	f3bf 8f6f 	isb	sy
 800ff5e:	f3bf 8f4f 	dsb	sy
 800ff62:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ff64:	bf00      	nop
 800ff66:	bf00      	nop
 800ff68:	e7fd      	b.n	800ff66 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d002      	beq.n	800ff76 <xQueueGenericCreateStatic+0x56>
 800ff70:	68bb      	ldr	r3, [r7, #8]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d001      	beq.n	800ff7a <xQueueGenericCreateStatic+0x5a>
 800ff76:	2301      	movs	r3, #1
 800ff78:	e000      	b.n	800ff7c <xQueueGenericCreateStatic+0x5c>
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d10b      	bne.n	800ff98 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ff80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff84:	f383 8811 	msr	BASEPRI, r3
 800ff88:	f3bf 8f6f 	isb	sy
 800ff8c:	f3bf 8f4f 	dsb	sy
 800ff90:	623b      	str	r3, [r7, #32]
}
 800ff92:	bf00      	nop
 800ff94:	bf00      	nop
 800ff96:	e7fd      	b.n	800ff94 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d102      	bne.n	800ffa4 <xQueueGenericCreateStatic+0x84>
 800ff9e:	68bb      	ldr	r3, [r7, #8]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d101      	bne.n	800ffa8 <xQueueGenericCreateStatic+0x88>
 800ffa4:	2301      	movs	r3, #1
 800ffa6:	e000      	b.n	800ffaa <xQueueGenericCreateStatic+0x8a>
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d10b      	bne.n	800ffc6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ffae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffb2:	f383 8811 	msr	BASEPRI, r3
 800ffb6:	f3bf 8f6f 	isb	sy
 800ffba:	f3bf 8f4f 	dsb	sy
 800ffbe:	61fb      	str	r3, [r7, #28]
}
 800ffc0:	bf00      	nop
 800ffc2:	bf00      	nop
 800ffc4:	e7fd      	b.n	800ffc2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ffc6:	2350      	movs	r3, #80	@ 0x50
 800ffc8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ffca:	697b      	ldr	r3, [r7, #20]
 800ffcc:	2b50      	cmp	r3, #80	@ 0x50
 800ffce:	d00b      	beq.n	800ffe8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ffd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffd4:	f383 8811 	msr	BASEPRI, r3
 800ffd8:	f3bf 8f6f 	isb	sy
 800ffdc:	f3bf 8f4f 	dsb	sy
 800ffe0:	61bb      	str	r3, [r7, #24]
}
 800ffe2:	bf00      	nop
 800ffe4:	bf00      	nop
 800ffe6:	e7fd      	b.n	800ffe4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ffe8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ffee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d00d      	beq.n	8010010 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fff6:	2201      	movs	r2, #1
 800fff8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fffc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010002:	9300      	str	r3, [sp, #0]
 8010004:	4613      	mov	r3, r2
 8010006:	687a      	ldr	r2, [r7, #4]
 8010008:	68b9      	ldr	r1, [r7, #8]
 801000a:	68f8      	ldr	r0, [r7, #12]
 801000c:	f000 f840 	bl	8010090 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010012:	4618      	mov	r0, r3
 8010014:	3730      	adds	r7, #48	@ 0x30
 8010016:	46bd      	mov	sp, r7
 8010018:	bd80      	pop	{r7, pc}

0801001a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801001a:	b580      	push	{r7, lr}
 801001c:	b08a      	sub	sp, #40	@ 0x28
 801001e:	af02      	add	r7, sp, #8
 8010020:	60f8      	str	r0, [r7, #12]
 8010022:	60b9      	str	r1, [r7, #8]
 8010024:	4613      	mov	r3, r2
 8010026:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d10b      	bne.n	8010046 <xQueueGenericCreate+0x2c>
	__asm volatile
 801002e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010032:	f383 8811 	msr	BASEPRI, r3
 8010036:	f3bf 8f6f 	isb	sy
 801003a:	f3bf 8f4f 	dsb	sy
 801003e:	613b      	str	r3, [r7, #16]
}
 8010040:	bf00      	nop
 8010042:	bf00      	nop
 8010044:	e7fd      	b.n	8010042 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	68ba      	ldr	r2, [r7, #8]
 801004a:	fb02 f303 	mul.w	r3, r2, r3
 801004e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010050:	69fb      	ldr	r3, [r7, #28]
 8010052:	3350      	adds	r3, #80	@ 0x50
 8010054:	4618      	mov	r0, r3
 8010056:	f003 f939 	bl	80132cc <pvPortMalloc>
 801005a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801005c:	69bb      	ldr	r3, [r7, #24]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d011      	beq.n	8010086 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010062:	69bb      	ldr	r3, [r7, #24]
 8010064:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010066:	697b      	ldr	r3, [r7, #20]
 8010068:	3350      	adds	r3, #80	@ 0x50
 801006a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801006c:	69bb      	ldr	r3, [r7, #24]
 801006e:	2200      	movs	r2, #0
 8010070:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010074:	79fa      	ldrb	r2, [r7, #7]
 8010076:	69bb      	ldr	r3, [r7, #24]
 8010078:	9300      	str	r3, [sp, #0]
 801007a:	4613      	mov	r3, r2
 801007c:	697a      	ldr	r2, [r7, #20]
 801007e:	68b9      	ldr	r1, [r7, #8]
 8010080:	68f8      	ldr	r0, [r7, #12]
 8010082:	f000 f805 	bl	8010090 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010086:	69bb      	ldr	r3, [r7, #24]
	}
 8010088:	4618      	mov	r0, r3
 801008a:	3720      	adds	r7, #32
 801008c:	46bd      	mov	sp, r7
 801008e:	bd80      	pop	{r7, pc}

08010090 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b084      	sub	sp, #16
 8010094:	af00      	add	r7, sp, #0
 8010096:	60f8      	str	r0, [r7, #12]
 8010098:	60b9      	str	r1, [r7, #8]
 801009a:	607a      	str	r2, [r7, #4]
 801009c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801009e:	68bb      	ldr	r3, [r7, #8]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d103      	bne.n	80100ac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80100a4:	69bb      	ldr	r3, [r7, #24]
 80100a6:	69ba      	ldr	r2, [r7, #24]
 80100a8:	601a      	str	r2, [r3, #0]
 80100aa:	e002      	b.n	80100b2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80100ac:	69bb      	ldr	r3, [r7, #24]
 80100ae:	687a      	ldr	r2, [r7, #4]
 80100b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80100b2:	69bb      	ldr	r3, [r7, #24]
 80100b4:	68fa      	ldr	r2, [r7, #12]
 80100b6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80100b8:	69bb      	ldr	r3, [r7, #24]
 80100ba:	68ba      	ldr	r2, [r7, #8]
 80100bc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80100be:	2101      	movs	r1, #1
 80100c0:	69b8      	ldr	r0, [r7, #24]
 80100c2:	f7ff fec3 	bl	800fe4c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80100c6:	69bb      	ldr	r3, [r7, #24]
 80100c8:	78fa      	ldrb	r2, [r7, #3]
 80100ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80100ce:	bf00      	nop
 80100d0:	3710      	adds	r7, #16
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}

080100d6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80100d6:	b580      	push	{r7, lr}
 80100d8:	b082      	sub	sp, #8
 80100da:	af00      	add	r7, sp, #0
 80100dc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d00e      	beq.n	8010102 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2200      	movs	r2, #0
 80100e8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	2200      	movs	r2, #0
 80100ee:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	2200      	movs	r2, #0
 80100f4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80100f6:	2300      	movs	r3, #0
 80100f8:	2200      	movs	r2, #0
 80100fa:	2100      	movs	r1, #0
 80100fc:	6878      	ldr	r0, [r7, #4]
 80100fe:	f000 f911 	bl	8010324 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8010102:	bf00      	nop
 8010104:	3708      	adds	r7, #8
 8010106:	46bd      	mov	sp, r7
 8010108:	bd80      	pop	{r7, pc}

0801010a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801010a:	b580      	push	{r7, lr}
 801010c:	b086      	sub	sp, #24
 801010e:	af00      	add	r7, sp, #0
 8010110:	4603      	mov	r3, r0
 8010112:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010114:	2301      	movs	r3, #1
 8010116:	617b      	str	r3, [r7, #20]
 8010118:	2300      	movs	r3, #0
 801011a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801011c:	79fb      	ldrb	r3, [r7, #7]
 801011e:	461a      	mov	r2, r3
 8010120:	6939      	ldr	r1, [r7, #16]
 8010122:	6978      	ldr	r0, [r7, #20]
 8010124:	f7ff ff79 	bl	801001a <xQueueGenericCreate>
 8010128:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801012a:	68f8      	ldr	r0, [r7, #12]
 801012c:	f7ff ffd3 	bl	80100d6 <prvInitialiseMutex>

		return xNewQueue;
 8010130:	68fb      	ldr	r3, [r7, #12]
	}
 8010132:	4618      	mov	r0, r3
 8010134:	3718      	adds	r7, #24
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}

0801013a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801013a:	b580      	push	{r7, lr}
 801013c:	b088      	sub	sp, #32
 801013e:	af02      	add	r7, sp, #8
 8010140:	4603      	mov	r3, r0
 8010142:	6039      	str	r1, [r7, #0]
 8010144:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010146:	2301      	movs	r3, #1
 8010148:	617b      	str	r3, [r7, #20]
 801014a:	2300      	movs	r3, #0
 801014c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801014e:	79fb      	ldrb	r3, [r7, #7]
 8010150:	9300      	str	r3, [sp, #0]
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	2200      	movs	r2, #0
 8010156:	6939      	ldr	r1, [r7, #16]
 8010158:	6978      	ldr	r0, [r7, #20]
 801015a:	f7ff fee1 	bl	800ff20 <xQueueGenericCreateStatic>
 801015e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010160:	68f8      	ldr	r0, [r7, #12]
 8010162:	f7ff ffb8 	bl	80100d6 <prvInitialiseMutex>

		return xNewQueue;
 8010166:	68fb      	ldr	r3, [r7, #12]
	}
 8010168:	4618      	mov	r0, r3
 801016a:	3718      	adds	r7, #24
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}

08010170 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8010170:	b590      	push	{r4, r7, lr}
 8010172:	b087      	sub	sp, #28
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801017c:	693b      	ldr	r3, [r7, #16]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d10b      	bne.n	801019a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8010182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010186:	f383 8811 	msr	BASEPRI, r3
 801018a:	f3bf 8f6f 	isb	sy
 801018e:	f3bf 8f4f 	dsb	sy
 8010192:	60fb      	str	r3, [r7, #12]
}
 8010194:	bf00      	nop
 8010196:	bf00      	nop
 8010198:	e7fd      	b.n	8010196 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801019a:	693b      	ldr	r3, [r7, #16]
 801019c:	689c      	ldr	r4, [r3, #8]
 801019e:	f001 feb9 	bl	8011f14 <xTaskGetCurrentTaskHandle>
 80101a2:	4603      	mov	r3, r0
 80101a4:	429c      	cmp	r4, r3
 80101a6:	d111      	bne.n	80101cc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80101a8:	693b      	ldr	r3, [r7, #16]
 80101aa:	68db      	ldr	r3, [r3, #12]
 80101ac:	1e5a      	subs	r2, r3, #1
 80101ae:	693b      	ldr	r3, [r7, #16]
 80101b0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80101b2:	693b      	ldr	r3, [r7, #16]
 80101b4:	68db      	ldr	r3, [r3, #12]
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d105      	bne.n	80101c6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80101ba:	2300      	movs	r3, #0
 80101bc:	2200      	movs	r2, #0
 80101be:	2100      	movs	r1, #0
 80101c0:	6938      	ldr	r0, [r7, #16]
 80101c2:	f000 f8af 	bl	8010324 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80101c6:	2301      	movs	r3, #1
 80101c8:	617b      	str	r3, [r7, #20]
 80101ca:	e001      	b.n	80101d0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80101cc:	2300      	movs	r3, #0
 80101ce:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80101d0:	697b      	ldr	r3, [r7, #20]
	}
 80101d2:	4618      	mov	r0, r3
 80101d4:	371c      	adds	r7, #28
 80101d6:	46bd      	mov	sp, r7
 80101d8:	bd90      	pop	{r4, r7, pc}

080101da <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80101da:	b590      	push	{r4, r7, lr}
 80101dc:	b087      	sub	sp, #28
 80101de:	af00      	add	r7, sp, #0
 80101e0:	6078      	str	r0, [r7, #4]
 80101e2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80101e8:	693b      	ldr	r3, [r7, #16]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d10b      	bne.n	8010206 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80101ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101f2:	f383 8811 	msr	BASEPRI, r3
 80101f6:	f3bf 8f6f 	isb	sy
 80101fa:	f3bf 8f4f 	dsb	sy
 80101fe:	60fb      	str	r3, [r7, #12]
}
 8010200:	bf00      	nop
 8010202:	bf00      	nop
 8010204:	e7fd      	b.n	8010202 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8010206:	693b      	ldr	r3, [r7, #16]
 8010208:	689c      	ldr	r4, [r3, #8]
 801020a:	f001 fe83 	bl	8011f14 <xTaskGetCurrentTaskHandle>
 801020e:	4603      	mov	r3, r0
 8010210:	429c      	cmp	r4, r3
 8010212:	d107      	bne.n	8010224 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8010214:	693b      	ldr	r3, [r7, #16]
 8010216:	68db      	ldr	r3, [r3, #12]
 8010218:	1c5a      	adds	r2, r3, #1
 801021a:	693b      	ldr	r3, [r7, #16]
 801021c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801021e:	2301      	movs	r3, #1
 8010220:	617b      	str	r3, [r7, #20]
 8010222:	e00c      	b.n	801023e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8010224:	6839      	ldr	r1, [r7, #0]
 8010226:	6938      	ldr	r0, [r7, #16]
 8010228:	f000 fb8e 	bl	8010948 <xQueueSemaphoreTake>
 801022c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801022e:	697b      	ldr	r3, [r7, #20]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d004      	beq.n	801023e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8010234:	693b      	ldr	r3, [r7, #16]
 8010236:	68db      	ldr	r3, [r3, #12]
 8010238:	1c5a      	adds	r2, r3, #1
 801023a:	693b      	ldr	r3, [r7, #16]
 801023c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801023e:	697b      	ldr	r3, [r7, #20]
	}
 8010240:	4618      	mov	r0, r3
 8010242:	371c      	adds	r7, #28
 8010244:	46bd      	mov	sp, r7
 8010246:	bd90      	pop	{r4, r7, pc}

08010248 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8010248:	b580      	push	{r7, lr}
 801024a:	b08a      	sub	sp, #40	@ 0x28
 801024c:	af02      	add	r7, sp, #8
 801024e:	60f8      	str	r0, [r7, #12]
 8010250:	60b9      	str	r1, [r7, #8]
 8010252:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d10b      	bne.n	8010272 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 801025a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801025e:	f383 8811 	msr	BASEPRI, r3
 8010262:	f3bf 8f6f 	isb	sy
 8010266:	f3bf 8f4f 	dsb	sy
 801026a:	61bb      	str	r3, [r7, #24]
}
 801026c:	bf00      	nop
 801026e:	bf00      	nop
 8010270:	e7fd      	b.n	801026e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010272:	68ba      	ldr	r2, [r7, #8]
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	429a      	cmp	r2, r3
 8010278:	d90b      	bls.n	8010292 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 801027a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801027e:	f383 8811 	msr	BASEPRI, r3
 8010282:	f3bf 8f6f 	isb	sy
 8010286:	f3bf 8f4f 	dsb	sy
 801028a:	617b      	str	r3, [r7, #20]
}
 801028c:	bf00      	nop
 801028e:	bf00      	nop
 8010290:	e7fd      	b.n	801028e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010292:	2302      	movs	r3, #2
 8010294:	9300      	str	r3, [sp, #0]
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	2200      	movs	r2, #0
 801029a:	2100      	movs	r1, #0
 801029c:	68f8      	ldr	r0, [r7, #12]
 801029e:	f7ff fe3f 	bl	800ff20 <xQueueGenericCreateStatic>
 80102a2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80102a4:	69fb      	ldr	r3, [r7, #28]
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d002      	beq.n	80102b0 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80102aa:	69fb      	ldr	r3, [r7, #28]
 80102ac:	68ba      	ldr	r2, [r7, #8]
 80102ae:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80102b0:	69fb      	ldr	r3, [r7, #28]
	}
 80102b2:	4618      	mov	r0, r3
 80102b4:	3720      	adds	r7, #32
 80102b6:	46bd      	mov	sp, r7
 80102b8:	bd80      	pop	{r7, pc}

080102ba <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80102ba:	b580      	push	{r7, lr}
 80102bc:	b086      	sub	sp, #24
 80102be:	af00      	add	r7, sp, #0
 80102c0:	6078      	str	r0, [r7, #4]
 80102c2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d10b      	bne.n	80102e2 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80102ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102ce:	f383 8811 	msr	BASEPRI, r3
 80102d2:	f3bf 8f6f 	isb	sy
 80102d6:	f3bf 8f4f 	dsb	sy
 80102da:	613b      	str	r3, [r7, #16]
}
 80102dc:	bf00      	nop
 80102de:	bf00      	nop
 80102e0:	e7fd      	b.n	80102de <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80102e2:	683a      	ldr	r2, [r7, #0]
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d90b      	bls.n	8010302 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80102ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102ee:	f383 8811 	msr	BASEPRI, r3
 80102f2:	f3bf 8f6f 	isb	sy
 80102f6:	f3bf 8f4f 	dsb	sy
 80102fa:	60fb      	str	r3, [r7, #12]
}
 80102fc:	bf00      	nop
 80102fe:	bf00      	nop
 8010300:	e7fd      	b.n	80102fe <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010302:	2202      	movs	r2, #2
 8010304:	2100      	movs	r1, #0
 8010306:	6878      	ldr	r0, [r7, #4]
 8010308:	f7ff fe87 	bl	801001a <xQueueGenericCreate>
 801030c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801030e:	697b      	ldr	r3, [r7, #20]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d002      	beq.n	801031a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010314:	697b      	ldr	r3, [r7, #20]
 8010316:	683a      	ldr	r2, [r7, #0]
 8010318:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801031a:	697b      	ldr	r3, [r7, #20]
	}
 801031c:	4618      	mov	r0, r3
 801031e:	3718      	adds	r7, #24
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}

08010324 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b08e      	sub	sp, #56	@ 0x38
 8010328:	af00      	add	r7, sp, #0
 801032a:	60f8      	str	r0, [r7, #12]
 801032c:	60b9      	str	r1, [r7, #8]
 801032e:	607a      	str	r2, [r7, #4]
 8010330:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010332:	2300      	movs	r3, #0
 8010334:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801033a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801033c:	2b00      	cmp	r3, #0
 801033e:	d10b      	bne.n	8010358 <xQueueGenericSend+0x34>
	__asm volatile
 8010340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010344:	f383 8811 	msr	BASEPRI, r3
 8010348:	f3bf 8f6f 	isb	sy
 801034c:	f3bf 8f4f 	dsb	sy
 8010350:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010352:	bf00      	nop
 8010354:	bf00      	nop
 8010356:	e7fd      	b.n	8010354 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d103      	bne.n	8010366 <xQueueGenericSend+0x42>
 801035e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010362:	2b00      	cmp	r3, #0
 8010364:	d101      	bne.n	801036a <xQueueGenericSend+0x46>
 8010366:	2301      	movs	r3, #1
 8010368:	e000      	b.n	801036c <xQueueGenericSend+0x48>
 801036a:	2300      	movs	r3, #0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d10b      	bne.n	8010388 <xQueueGenericSend+0x64>
	__asm volatile
 8010370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010374:	f383 8811 	msr	BASEPRI, r3
 8010378:	f3bf 8f6f 	isb	sy
 801037c:	f3bf 8f4f 	dsb	sy
 8010380:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010382:	bf00      	nop
 8010384:	bf00      	nop
 8010386:	e7fd      	b.n	8010384 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	2b02      	cmp	r3, #2
 801038c:	d103      	bne.n	8010396 <xQueueGenericSend+0x72>
 801038e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010392:	2b01      	cmp	r3, #1
 8010394:	d101      	bne.n	801039a <xQueueGenericSend+0x76>
 8010396:	2301      	movs	r3, #1
 8010398:	e000      	b.n	801039c <xQueueGenericSend+0x78>
 801039a:	2300      	movs	r3, #0
 801039c:	2b00      	cmp	r3, #0
 801039e:	d10b      	bne.n	80103b8 <xQueueGenericSend+0x94>
	__asm volatile
 80103a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103a4:	f383 8811 	msr	BASEPRI, r3
 80103a8:	f3bf 8f6f 	isb	sy
 80103ac:	f3bf 8f4f 	dsb	sy
 80103b0:	623b      	str	r3, [r7, #32]
}
 80103b2:	bf00      	nop
 80103b4:	bf00      	nop
 80103b6:	e7fd      	b.n	80103b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80103b8:	f001 fdbc 	bl	8011f34 <xTaskGetSchedulerState>
 80103bc:	4603      	mov	r3, r0
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d102      	bne.n	80103c8 <xQueueGenericSend+0xa4>
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d101      	bne.n	80103cc <xQueueGenericSend+0xa8>
 80103c8:	2301      	movs	r3, #1
 80103ca:	e000      	b.n	80103ce <xQueueGenericSend+0xaa>
 80103cc:	2300      	movs	r3, #0
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d10b      	bne.n	80103ea <xQueueGenericSend+0xc6>
	__asm volatile
 80103d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103d6:	f383 8811 	msr	BASEPRI, r3
 80103da:	f3bf 8f6f 	isb	sy
 80103de:	f3bf 8f4f 	dsb	sy
 80103e2:	61fb      	str	r3, [r7, #28]
}
 80103e4:	bf00      	nop
 80103e6:	bf00      	nop
 80103e8:	e7fd      	b.n	80103e6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80103ea:	f002 fe4d 	bl	8013088 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80103ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80103f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d302      	bcc.n	8010400 <xQueueGenericSend+0xdc>
 80103fa:	683b      	ldr	r3, [r7, #0]
 80103fc:	2b02      	cmp	r3, #2
 80103fe:	d129      	bne.n	8010454 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010400:	683a      	ldr	r2, [r7, #0]
 8010402:	68b9      	ldr	r1, [r7, #8]
 8010404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010406:	f000 fc6d 	bl	8010ce4 <prvCopyDataToQueue>
 801040a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801040c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801040e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010410:	2b00      	cmp	r3, #0
 8010412:	d010      	beq.n	8010436 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010416:	3324      	adds	r3, #36	@ 0x24
 8010418:	4618      	mov	r0, r3
 801041a:	f001 fb51 	bl	8011ac0 <xTaskRemoveFromEventList>
 801041e:	4603      	mov	r3, r0
 8010420:	2b00      	cmp	r3, #0
 8010422:	d013      	beq.n	801044c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010424:	4b3f      	ldr	r3, [pc, #252]	@ (8010524 <xQueueGenericSend+0x200>)
 8010426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801042a:	601a      	str	r2, [r3, #0]
 801042c:	f3bf 8f4f 	dsb	sy
 8010430:	f3bf 8f6f 	isb	sy
 8010434:	e00a      	b.n	801044c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010438:	2b00      	cmp	r3, #0
 801043a:	d007      	beq.n	801044c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801043c:	4b39      	ldr	r3, [pc, #228]	@ (8010524 <xQueueGenericSend+0x200>)
 801043e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010442:	601a      	str	r2, [r3, #0]
 8010444:	f3bf 8f4f 	dsb	sy
 8010448:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801044c:	f002 fe4e 	bl	80130ec <vPortExitCritical>
				return pdPASS;
 8010450:	2301      	movs	r3, #1
 8010452:	e063      	b.n	801051c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d103      	bne.n	8010462 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801045a:	f002 fe47 	bl	80130ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801045e:	2300      	movs	r3, #0
 8010460:	e05c      	b.n	801051c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010464:	2b00      	cmp	r3, #0
 8010466:	d106      	bne.n	8010476 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010468:	f107 0314 	add.w	r3, r7, #20
 801046c:	4618      	mov	r0, r3
 801046e:	f001 fbef 	bl	8011c50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010472:	2301      	movs	r3, #1
 8010474:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010476:	f002 fe39 	bl	80130ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801047a:	f001 f8a3 	bl	80115c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801047e:	f002 fe03 	bl	8013088 <vPortEnterCritical>
 8010482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010484:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010488:	b25b      	sxtb	r3, r3
 801048a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801048e:	d103      	bne.n	8010498 <xQueueGenericSend+0x174>
 8010490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010492:	2200      	movs	r2, #0
 8010494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801049a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801049e:	b25b      	sxtb	r3, r3
 80104a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104a4:	d103      	bne.n	80104ae <xQueueGenericSend+0x18a>
 80104a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a8:	2200      	movs	r2, #0
 80104aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80104ae:	f002 fe1d 	bl	80130ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80104b2:	1d3a      	adds	r2, r7, #4
 80104b4:	f107 0314 	add.w	r3, r7, #20
 80104b8:	4611      	mov	r1, r2
 80104ba:	4618      	mov	r0, r3
 80104bc:	f001 fbde 	bl	8011c7c <xTaskCheckForTimeOut>
 80104c0:	4603      	mov	r3, r0
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d124      	bne.n	8010510 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80104c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80104c8:	f000 fd04 	bl	8010ed4 <prvIsQueueFull>
 80104cc:	4603      	mov	r3, r0
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d018      	beq.n	8010504 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80104d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104d4:	3310      	adds	r3, #16
 80104d6:	687a      	ldr	r2, [r7, #4]
 80104d8:	4611      	mov	r1, r2
 80104da:	4618      	mov	r0, r3
 80104dc:	f001 fa60 	bl	80119a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80104e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80104e2:	f000 fc8f 	bl	8010e04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80104e6:	f001 f87b 	bl	80115e0 <xTaskResumeAll>
 80104ea:	4603      	mov	r3, r0
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	f47f af7c 	bne.w	80103ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80104f2:	4b0c      	ldr	r3, [pc, #48]	@ (8010524 <xQueueGenericSend+0x200>)
 80104f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104f8:	601a      	str	r2, [r3, #0]
 80104fa:	f3bf 8f4f 	dsb	sy
 80104fe:	f3bf 8f6f 	isb	sy
 8010502:	e772      	b.n	80103ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010504:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010506:	f000 fc7d 	bl	8010e04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801050a:	f001 f869 	bl	80115e0 <xTaskResumeAll>
 801050e:	e76c      	b.n	80103ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010510:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010512:	f000 fc77 	bl	8010e04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010516:	f001 f863 	bl	80115e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801051a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801051c:	4618      	mov	r0, r3
 801051e:	3738      	adds	r7, #56	@ 0x38
 8010520:	46bd      	mov	sp, r7
 8010522:	bd80      	pop	{r7, pc}
 8010524:	e000ed04 	.word	0xe000ed04

08010528 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b090      	sub	sp, #64	@ 0x40
 801052c:	af00      	add	r7, sp, #0
 801052e:	60f8      	str	r0, [r7, #12]
 8010530:	60b9      	str	r1, [r7, #8]
 8010532:	607a      	str	r2, [r7, #4]
 8010534:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801053a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801053c:	2b00      	cmp	r3, #0
 801053e:	d10b      	bne.n	8010558 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010544:	f383 8811 	msr	BASEPRI, r3
 8010548:	f3bf 8f6f 	isb	sy
 801054c:	f3bf 8f4f 	dsb	sy
 8010550:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010552:	bf00      	nop
 8010554:	bf00      	nop
 8010556:	e7fd      	b.n	8010554 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010558:	68bb      	ldr	r3, [r7, #8]
 801055a:	2b00      	cmp	r3, #0
 801055c:	d103      	bne.n	8010566 <xQueueGenericSendFromISR+0x3e>
 801055e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010562:	2b00      	cmp	r3, #0
 8010564:	d101      	bne.n	801056a <xQueueGenericSendFromISR+0x42>
 8010566:	2301      	movs	r3, #1
 8010568:	e000      	b.n	801056c <xQueueGenericSendFromISR+0x44>
 801056a:	2300      	movs	r3, #0
 801056c:	2b00      	cmp	r3, #0
 801056e:	d10b      	bne.n	8010588 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010574:	f383 8811 	msr	BASEPRI, r3
 8010578:	f3bf 8f6f 	isb	sy
 801057c:	f3bf 8f4f 	dsb	sy
 8010580:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010582:	bf00      	nop
 8010584:	bf00      	nop
 8010586:	e7fd      	b.n	8010584 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	2b02      	cmp	r3, #2
 801058c:	d103      	bne.n	8010596 <xQueueGenericSendFromISR+0x6e>
 801058e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010592:	2b01      	cmp	r3, #1
 8010594:	d101      	bne.n	801059a <xQueueGenericSendFromISR+0x72>
 8010596:	2301      	movs	r3, #1
 8010598:	e000      	b.n	801059c <xQueueGenericSendFromISR+0x74>
 801059a:	2300      	movs	r3, #0
 801059c:	2b00      	cmp	r3, #0
 801059e:	d10b      	bne.n	80105b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80105a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105a4:	f383 8811 	msr	BASEPRI, r3
 80105a8:	f3bf 8f6f 	isb	sy
 80105ac:	f3bf 8f4f 	dsb	sy
 80105b0:	623b      	str	r3, [r7, #32]
}
 80105b2:	bf00      	nop
 80105b4:	bf00      	nop
 80105b6:	e7fd      	b.n	80105b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80105b8:	f002 fe46 	bl	8013248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80105bc:	f3ef 8211 	mrs	r2, BASEPRI
 80105c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105c4:	f383 8811 	msr	BASEPRI, r3
 80105c8:	f3bf 8f6f 	isb	sy
 80105cc:	f3bf 8f4f 	dsb	sy
 80105d0:	61fa      	str	r2, [r7, #28]
 80105d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80105d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80105d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80105d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80105dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105e0:	429a      	cmp	r2, r3
 80105e2:	d302      	bcc.n	80105ea <xQueueGenericSendFromISR+0xc2>
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	2b02      	cmp	r3, #2
 80105e8:	d12f      	bne.n	801064a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80105ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80105f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80105f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80105fa:	683a      	ldr	r2, [r7, #0]
 80105fc:	68b9      	ldr	r1, [r7, #8]
 80105fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010600:	f000 fb70 	bl	8010ce4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010604:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010608:	f1b3 3fff 	cmp.w	r3, #4294967295
 801060c:	d112      	bne.n	8010634 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801060e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010612:	2b00      	cmp	r3, #0
 8010614:	d016      	beq.n	8010644 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010618:	3324      	adds	r3, #36	@ 0x24
 801061a:	4618      	mov	r0, r3
 801061c:	f001 fa50 	bl	8011ac0 <xTaskRemoveFromEventList>
 8010620:	4603      	mov	r3, r0
 8010622:	2b00      	cmp	r3, #0
 8010624:	d00e      	beq.n	8010644 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d00b      	beq.n	8010644 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	2201      	movs	r2, #1
 8010630:	601a      	str	r2, [r3, #0]
 8010632:	e007      	b.n	8010644 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010634:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010638:	3301      	adds	r3, #1
 801063a:	b2db      	uxtb	r3, r3
 801063c:	b25a      	sxtb	r2, r3
 801063e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010640:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010644:	2301      	movs	r3, #1
 8010646:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010648:	e001      	b.n	801064e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801064a:	2300      	movs	r3, #0
 801064c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801064e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010650:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010652:	697b      	ldr	r3, [r7, #20]
 8010654:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010658:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801065a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801065c:	4618      	mov	r0, r3
 801065e:	3740      	adds	r7, #64	@ 0x40
 8010660:	46bd      	mov	sp, r7
 8010662:	bd80      	pop	{r7, pc}

08010664 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010664:	b580      	push	{r7, lr}
 8010666:	b08e      	sub	sp, #56	@ 0x38
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
 801066c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010674:	2b00      	cmp	r3, #0
 8010676:	d10b      	bne.n	8010690 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801067c:	f383 8811 	msr	BASEPRI, r3
 8010680:	f3bf 8f6f 	isb	sy
 8010684:	f3bf 8f4f 	dsb	sy
 8010688:	623b      	str	r3, [r7, #32]
}
 801068a:	bf00      	nop
 801068c:	bf00      	nop
 801068e:	e7fd      	b.n	801068c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010694:	2b00      	cmp	r3, #0
 8010696:	d00b      	beq.n	80106b0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8010698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801069c:	f383 8811 	msr	BASEPRI, r3
 80106a0:	f3bf 8f6f 	isb	sy
 80106a4:	f3bf 8f4f 	dsb	sy
 80106a8:	61fb      	str	r3, [r7, #28]
}
 80106aa:	bf00      	nop
 80106ac:	bf00      	nop
 80106ae:	e7fd      	b.n	80106ac <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80106b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d103      	bne.n	80106c0 <xQueueGiveFromISR+0x5c>
 80106b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106ba:	689b      	ldr	r3, [r3, #8]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d101      	bne.n	80106c4 <xQueueGiveFromISR+0x60>
 80106c0:	2301      	movs	r3, #1
 80106c2:	e000      	b.n	80106c6 <xQueueGiveFromISR+0x62>
 80106c4:	2300      	movs	r3, #0
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d10b      	bne.n	80106e2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80106ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ce:	f383 8811 	msr	BASEPRI, r3
 80106d2:	f3bf 8f6f 	isb	sy
 80106d6:	f3bf 8f4f 	dsb	sy
 80106da:	61bb      	str	r3, [r7, #24]
}
 80106dc:	bf00      	nop
 80106de:	bf00      	nop
 80106e0:	e7fd      	b.n	80106de <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80106e2:	f002 fdb1 	bl	8013248 <vPortValidateInterruptPriority>
	__asm volatile
 80106e6:	f3ef 8211 	mrs	r2, BASEPRI
 80106ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ee:	f383 8811 	msr	BASEPRI, r3
 80106f2:	f3bf 8f6f 	isb	sy
 80106f6:	f3bf 8f4f 	dsb	sy
 80106fa:	617a      	str	r2, [r7, #20]
 80106fc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80106fe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010700:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010706:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801070c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801070e:	429a      	cmp	r2, r3
 8010710:	d22b      	bcs.n	801076a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010718:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801071c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801071e:	1c5a      	adds	r2, r3, #1
 8010720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010722:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010724:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010728:	f1b3 3fff 	cmp.w	r3, #4294967295
 801072c:	d112      	bne.n	8010754 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801072e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010732:	2b00      	cmp	r3, #0
 8010734:	d016      	beq.n	8010764 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010738:	3324      	adds	r3, #36	@ 0x24
 801073a:	4618      	mov	r0, r3
 801073c:	f001 f9c0 	bl	8011ac0 <xTaskRemoveFromEventList>
 8010740:	4603      	mov	r3, r0
 8010742:	2b00      	cmp	r3, #0
 8010744:	d00e      	beq.n	8010764 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	2b00      	cmp	r3, #0
 801074a:	d00b      	beq.n	8010764 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801074c:	683b      	ldr	r3, [r7, #0]
 801074e:	2201      	movs	r2, #1
 8010750:	601a      	str	r2, [r3, #0]
 8010752:	e007      	b.n	8010764 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010754:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010758:	3301      	adds	r3, #1
 801075a:	b2db      	uxtb	r3, r3
 801075c:	b25a      	sxtb	r2, r3
 801075e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010764:	2301      	movs	r3, #1
 8010766:	637b      	str	r3, [r7, #52]	@ 0x34
 8010768:	e001      	b.n	801076e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801076a:	2300      	movs	r3, #0
 801076c:	637b      	str	r3, [r7, #52]	@ 0x34
 801076e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010770:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	f383 8811 	msr	BASEPRI, r3
}
 8010778:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801077a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801077c:	4618      	mov	r0, r3
 801077e:	3738      	adds	r7, #56	@ 0x38
 8010780:	46bd      	mov	sp, r7
 8010782:	bd80      	pop	{r7, pc}

08010784 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b08c      	sub	sp, #48	@ 0x30
 8010788:	af00      	add	r7, sp, #0
 801078a:	60f8      	str	r0, [r7, #12]
 801078c:	60b9      	str	r1, [r7, #8]
 801078e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010790:	2300      	movs	r3, #0
 8010792:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801079a:	2b00      	cmp	r3, #0
 801079c:	d10b      	bne.n	80107b6 <xQueueReceive+0x32>
	__asm volatile
 801079e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a2:	f383 8811 	msr	BASEPRI, r3
 80107a6:	f3bf 8f6f 	isb	sy
 80107aa:	f3bf 8f4f 	dsb	sy
 80107ae:	623b      	str	r3, [r7, #32]
}
 80107b0:	bf00      	nop
 80107b2:	bf00      	nop
 80107b4:	e7fd      	b.n	80107b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d103      	bne.n	80107c4 <xQueueReceive+0x40>
 80107bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d101      	bne.n	80107c8 <xQueueReceive+0x44>
 80107c4:	2301      	movs	r3, #1
 80107c6:	e000      	b.n	80107ca <xQueueReceive+0x46>
 80107c8:	2300      	movs	r3, #0
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d10b      	bne.n	80107e6 <xQueueReceive+0x62>
	__asm volatile
 80107ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107d2:	f383 8811 	msr	BASEPRI, r3
 80107d6:	f3bf 8f6f 	isb	sy
 80107da:	f3bf 8f4f 	dsb	sy
 80107de:	61fb      	str	r3, [r7, #28]
}
 80107e0:	bf00      	nop
 80107e2:	bf00      	nop
 80107e4:	e7fd      	b.n	80107e2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80107e6:	f001 fba5 	bl	8011f34 <xTaskGetSchedulerState>
 80107ea:	4603      	mov	r3, r0
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d102      	bne.n	80107f6 <xQueueReceive+0x72>
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d101      	bne.n	80107fa <xQueueReceive+0x76>
 80107f6:	2301      	movs	r3, #1
 80107f8:	e000      	b.n	80107fc <xQueueReceive+0x78>
 80107fa:	2300      	movs	r3, #0
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d10b      	bne.n	8010818 <xQueueReceive+0x94>
	__asm volatile
 8010800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010804:	f383 8811 	msr	BASEPRI, r3
 8010808:	f3bf 8f6f 	isb	sy
 801080c:	f3bf 8f4f 	dsb	sy
 8010810:	61bb      	str	r3, [r7, #24]
}
 8010812:	bf00      	nop
 8010814:	bf00      	nop
 8010816:	e7fd      	b.n	8010814 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010818:	f002 fc36 	bl	8013088 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801081c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801081e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010820:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010824:	2b00      	cmp	r3, #0
 8010826:	d01f      	beq.n	8010868 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010828:	68b9      	ldr	r1, [r7, #8]
 801082a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801082c:	f000 fac4 	bl	8010db8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010832:	1e5a      	subs	r2, r3, #1
 8010834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010836:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801083a:	691b      	ldr	r3, [r3, #16]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d00f      	beq.n	8010860 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010842:	3310      	adds	r3, #16
 8010844:	4618      	mov	r0, r3
 8010846:	f001 f93b 	bl	8011ac0 <xTaskRemoveFromEventList>
 801084a:	4603      	mov	r3, r0
 801084c:	2b00      	cmp	r3, #0
 801084e:	d007      	beq.n	8010860 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010850:	4b3c      	ldr	r3, [pc, #240]	@ (8010944 <xQueueReceive+0x1c0>)
 8010852:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010856:	601a      	str	r2, [r3, #0]
 8010858:	f3bf 8f4f 	dsb	sy
 801085c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010860:	f002 fc44 	bl	80130ec <vPortExitCritical>
				return pdPASS;
 8010864:	2301      	movs	r3, #1
 8010866:	e069      	b.n	801093c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d103      	bne.n	8010876 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801086e:	f002 fc3d 	bl	80130ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010872:	2300      	movs	r3, #0
 8010874:	e062      	b.n	801093c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010878:	2b00      	cmp	r3, #0
 801087a:	d106      	bne.n	801088a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801087c:	f107 0310 	add.w	r3, r7, #16
 8010880:	4618      	mov	r0, r3
 8010882:	f001 f9e5 	bl	8011c50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010886:	2301      	movs	r3, #1
 8010888:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801088a:	f002 fc2f 	bl	80130ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801088e:	f000 fe99 	bl	80115c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010892:	f002 fbf9 	bl	8013088 <vPortEnterCritical>
 8010896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010898:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801089c:	b25b      	sxtb	r3, r3
 801089e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108a2:	d103      	bne.n	80108ac <xQueueReceive+0x128>
 80108a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108a6:	2200      	movs	r2, #0
 80108a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80108ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80108b2:	b25b      	sxtb	r3, r3
 80108b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108b8:	d103      	bne.n	80108c2 <xQueueReceive+0x13e>
 80108ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108bc:	2200      	movs	r2, #0
 80108be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80108c2:	f002 fc13 	bl	80130ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80108c6:	1d3a      	adds	r2, r7, #4
 80108c8:	f107 0310 	add.w	r3, r7, #16
 80108cc:	4611      	mov	r1, r2
 80108ce:	4618      	mov	r0, r3
 80108d0:	f001 f9d4 	bl	8011c7c <xTaskCheckForTimeOut>
 80108d4:	4603      	mov	r3, r0
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d123      	bne.n	8010922 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80108da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80108dc:	f000 fae4 	bl	8010ea8 <prvIsQueueEmpty>
 80108e0:	4603      	mov	r3, r0
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d017      	beq.n	8010916 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80108e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108e8:	3324      	adds	r3, #36	@ 0x24
 80108ea:	687a      	ldr	r2, [r7, #4]
 80108ec:	4611      	mov	r1, r2
 80108ee:	4618      	mov	r0, r3
 80108f0:	f001 f856 	bl	80119a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80108f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80108f6:	f000 fa85 	bl	8010e04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80108fa:	f000 fe71 	bl	80115e0 <xTaskResumeAll>
 80108fe:	4603      	mov	r3, r0
 8010900:	2b00      	cmp	r3, #0
 8010902:	d189      	bne.n	8010818 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010904:	4b0f      	ldr	r3, [pc, #60]	@ (8010944 <xQueueReceive+0x1c0>)
 8010906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801090a:	601a      	str	r2, [r3, #0]
 801090c:	f3bf 8f4f 	dsb	sy
 8010910:	f3bf 8f6f 	isb	sy
 8010914:	e780      	b.n	8010818 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010918:	f000 fa74 	bl	8010e04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801091c:	f000 fe60 	bl	80115e0 <xTaskResumeAll>
 8010920:	e77a      	b.n	8010818 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010922:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010924:	f000 fa6e 	bl	8010e04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010928:	f000 fe5a 	bl	80115e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801092c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801092e:	f000 fabb 	bl	8010ea8 <prvIsQueueEmpty>
 8010932:	4603      	mov	r3, r0
 8010934:	2b00      	cmp	r3, #0
 8010936:	f43f af6f 	beq.w	8010818 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801093a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801093c:	4618      	mov	r0, r3
 801093e:	3730      	adds	r7, #48	@ 0x30
 8010940:	46bd      	mov	sp, r7
 8010942:	bd80      	pop	{r7, pc}
 8010944:	e000ed04 	.word	0xe000ed04

08010948 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b08e      	sub	sp, #56	@ 0x38
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010952:	2300      	movs	r3, #0
 8010954:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801095a:	2300      	movs	r3, #0
 801095c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801095e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010960:	2b00      	cmp	r3, #0
 8010962:	d10b      	bne.n	801097c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010968:	f383 8811 	msr	BASEPRI, r3
 801096c:	f3bf 8f6f 	isb	sy
 8010970:	f3bf 8f4f 	dsb	sy
 8010974:	623b      	str	r3, [r7, #32]
}
 8010976:	bf00      	nop
 8010978:	bf00      	nop
 801097a:	e7fd      	b.n	8010978 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801097c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801097e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010980:	2b00      	cmp	r3, #0
 8010982:	d00b      	beq.n	801099c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010988:	f383 8811 	msr	BASEPRI, r3
 801098c:	f3bf 8f6f 	isb	sy
 8010990:	f3bf 8f4f 	dsb	sy
 8010994:	61fb      	str	r3, [r7, #28]
}
 8010996:	bf00      	nop
 8010998:	bf00      	nop
 801099a:	e7fd      	b.n	8010998 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801099c:	f001 faca 	bl	8011f34 <xTaskGetSchedulerState>
 80109a0:	4603      	mov	r3, r0
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d102      	bne.n	80109ac <xQueueSemaphoreTake+0x64>
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d101      	bne.n	80109b0 <xQueueSemaphoreTake+0x68>
 80109ac:	2301      	movs	r3, #1
 80109ae:	e000      	b.n	80109b2 <xQueueSemaphoreTake+0x6a>
 80109b0:	2300      	movs	r3, #0
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d10b      	bne.n	80109ce <xQueueSemaphoreTake+0x86>
	__asm volatile
 80109b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ba:	f383 8811 	msr	BASEPRI, r3
 80109be:	f3bf 8f6f 	isb	sy
 80109c2:	f3bf 8f4f 	dsb	sy
 80109c6:	61bb      	str	r3, [r7, #24]
}
 80109c8:	bf00      	nop
 80109ca:	bf00      	nop
 80109cc:	e7fd      	b.n	80109ca <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80109ce:	f002 fb5b 	bl	8013088 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80109d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109d6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80109d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d024      	beq.n	8010a28 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80109de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109e0:	1e5a      	subs	r2, r3, #1
 80109e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109e4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80109e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d104      	bne.n	80109f8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80109ee:	f001 fc33 	bl	8012258 <pvTaskIncrementMutexHeldCount>
 80109f2:	4602      	mov	r2, r0
 80109f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109f6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109fa:	691b      	ldr	r3, [r3, #16]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d00f      	beq.n	8010a20 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a02:	3310      	adds	r3, #16
 8010a04:	4618      	mov	r0, r3
 8010a06:	f001 f85b 	bl	8011ac0 <xTaskRemoveFromEventList>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d007      	beq.n	8010a20 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010a10:	4b54      	ldr	r3, [pc, #336]	@ (8010b64 <xQueueSemaphoreTake+0x21c>)
 8010a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a16:	601a      	str	r2, [r3, #0]
 8010a18:	f3bf 8f4f 	dsb	sy
 8010a1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010a20:	f002 fb64 	bl	80130ec <vPortExitCritical>
				return pdPASS;
 8010a24:	2301      	movs	r3, #1
 8010a26:	e098      	b.n	8010b5a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010a28:	683b      	ldr	r3, [r7, #0]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d112      	bne.n	8010a54 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d00b      	beq.n	8010a4c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a38:	f383 8811 	msr	BASEPRI, r3
 8010a3c:	f3bf 8f6f 	isb	sy
 8010a40:	f3bf 8f4f 	dsb	sy
 8010a44:	617b      	str	r3, [r7, #20]
}
 8010a46:	bf00      	nop
 8010a48:	bf00      	nop
 8010a4a:	e7fd      	b.n	8010a48 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010a4c:	f002 fb4e 	bl	80130ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010a50:	2300      	movs	r3, #0
 8010a52:	e082      	b.n	8010b5a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d106      	bne.n	8010a68 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010a5a:	f107 030c 	add.w	r3, r7, #12
 8010a5e:	4618      	mov	r0, r3
 8010a60:	f001 f8f6 	bl	8011c50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010a64:	2301      	movs	r3, #1
 8010a66:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010a68:	f002 fb40 	bl	80130ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010a6c:	f000 fdaa 	bl	80115c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010a70:	f002 fb0a 	bl	8013088 <vPortEnterCritical>
 8010a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010a7a:	b25b      	sxtb	r3, r3
 8010a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a80:	d103      	bne.n	8010a8a <xQueueSemaphoreTake+0x142>
 8010a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a84:	2200      	movs	r2, #0
 8010a86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010a90:	b25b      	sxtb	r3, r3
 8010a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a96:	d103      	bne.n	8010aa0 <xQueueSemaphoreTake+0x158>
 8010a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010aa0:	f002 fb24 	bl	80130ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010aa4:	463a      	mov	r2, r7
 8010aa6:	f107 030c 	add.w	r3, r7, #12
 8010aaa:	4611      	mov	r1, r2
 8010aac:	4618      	mov	r0, r3
 8010aae:	f001 f8e5 	bl	8011c7c <xTaskCheckForTimeOut>
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d132      	bne.n	8010b1e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010ab8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010aba:	f000 f9f5 	bl	8010ea8 <prvIsQueueEmpty>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d026      	beq.n	8010b12 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d109      	bne.n	8010ae0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8010acc:	f002 fadc 	bl	8013088 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ad2:	689b      	ldr	r3, [r3, #8]
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	f001 fa4b 	bl	8011f70 <xTaskPriorityInherit>
 8010ada:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010adc:	f002 fb06 	bl	80130ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ae2:	3324      	adds	r3, #36	@ 0x24
 8010ae4:	683a      	ldr	r2, [r7, #0]
 8010ae6:	4611      	mov	r1, r2
 8010ae8:	4618      	mov	r0, r3
 8010aea:	f000 ff59 	bl	80119a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010aee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010af0:	f000 f988 	bl	8010e04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010af4:	f000 fd74 	bl	80115e0 <xTaskResumeAll>
 8010af8:	4603      	mov	r3, r0
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	f47f af67 	bne.w	80109ce <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8010b00:	4b18      	ldr	r3, [pc, #96]	@ (8010b64 <xQueueSemaphoreTake+0x21c>)
 8010b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b06:	601a      	str	r2, [r3, #0]
 8010b08:	f3bf 8f4f 	dsb	sy
 8010b0c:	f3bf 8f6f 	isb	sy
 8010b10:	e75d      	b.n	80109ce <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010b12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b14:	f000 f976 	bl	8010e04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b18:	f000 fd62 	bl	80115e0 <xTaskResumeAll>
 8010b1c:	e757      	b.n	80109ce <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010b1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b20:	f000 f970 	bl	8010e04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b24:	f000 fd5c 	bl	80115e0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010b28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b2a:	f000 f9bd 	bl	8010ea8 <prvIsQueueEmpty>
 8010b2e:	4603      	mov	r3, r0
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	f43f af4c 	beq.w	80109ce <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d00d      	beq.n	8010b58 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010b3c:	f002 faa4 	bl	8013088 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010b40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b42:	f000 f8b7 	bl	8010cb4 <prvGetDisinheritPriorityAfterTimeout>
 8010b46:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b4a:	689b      	ldr	r3, [r3, #8]
 8010b4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b4e:	4618      	mov	r0, r3
 8010b50:	f001 fae6 	bl	8012120 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010b54:	f002 faca 	bl	80130ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010b58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010b5a:	4618      	mov	r0, r3
 8010b5c:	3738      	adds	r7, #56	@ 0x38
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	bd80      	pop	{r7, pc}
 8010b62:	bf00      	nop
 8010b64:	e000ed04 	.word	0xe000ed04

08010b68 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	b08e      	sub	sp, #56	@ 0x38
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	60f8      	str	r0, [r7, #12]
 8010b70:	60b9      	str	r1, [r7, #8]
 8010b72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d10b      	bne.n	8010b96 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8010b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b82:	f383 8811 	msr	BASEPRI, r3
 8010b86:	f3bf 8f6f 	isb	sy
 8010b8a:	f3bf 8f4f 	dsb	sy
 8010b8e:	623b      	str	r3, [r7, #32]
}
 8010b90:	bf00      	nop
 8010b92:	bf00      	nop
 8010b94:	e7fd      	b.n	8010b92 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010b96:	68bb      	ldr	r3, [r7, #8]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d103      	bne.n	8010ba4 <xQueueReceiveFromISR+0x3c>
 8010b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d101      	bne.n	8010ba8 <xQueueReceiveFromISR+0x40>
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	e000      	b.n	8010baa <xQueueReceiveFromISR+0x42>
 8010ba8:	2300      	movs	r3, #0
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d10b      	bne.n	8010bc6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8010bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bb2:	f383 8811 	msr	BASEPRI, r3
 8010bb6:	f3bf 8f6f 	isb	sy
 8010bba:	f3bf 8f4f 	dsb	sy
 8010bbe:	61fb      	str	r3, [r7, #28]
}
 8010bc0:	bf00      	nop
 8010bc2:	bf00      	nop
 8010bc4:	e7fd      	b.n	8010bc2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010bc6:	f002 fb3f 	bl	8013248 <vPortValidateInterruptPriority>
	__asm volatile
 8010bca:	f3ef 8211 	mrs	r2, BASEPRI
 8010bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bd2:	f383 8811 	msr	BASEPRI, r3
 8010bd6:	f3bf 8f6f 	isb	sy
 8010bda:	f3bf 8f4f 	dsb	sy
 8010bde:	61ba      	str	r2, [r7, #24]
 8010be0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010be2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010bea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d02f      	beq.n	8010c52 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bf4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010bf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010bfc:	68b9      	ldr	r1, [r7, #8]
 8010bfe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c00:	f000 f8da 	bl	8010db8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c06:	1e5a      	subs	r2, r3, #1
 8010c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c0a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010c0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c14:	d112      	bne.n	8010c3c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c18:	691b      	ldr	r3, [r3, #16]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d016      	beq.n	8010c4c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c20:	3310      	adds	r3, #16
 8010c22:	4618      	mov	r0, r3
 8010c24:	f000 ff4c 	bl	8011ac0 <xTaskRemoveFromEventList>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d00e      	beq.n	8010c4c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d00b      	beq.n	8010c4c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	2201      	movs	r2, #1
 8010c38:	601a      	str	r2, [r3, #0]
 8010c3a:	e007      	b.n	8010c4c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010c40:	3301      	adds	r3, #1
 8010c42:	b2db      	uxtb	r3, r3
 8010c44:	b25a      	sxtb	r2, r3
 8010c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010c4c:	2301      	movs	r3, #1
 8010c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c50:	e001      	b.n	8010c56 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8010c52:	2300      	movs	r3, #0
 8010c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c58:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010c5a:	693b      	ldr	r3, [r7, #16]
 8010c5c:	f383 8811 	msr	BASEPRI, r3
}
 8010c60:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010c64:	4618      	mov	r0, r3
 8010c66:	3738      	adds	r7, #56	@ 0x38
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	bd80      	pop	{r7, pc}

08010c6c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b084      	sub	sp, #16
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d10b      	bne.n	8010c96 <vQueueDelete+0x2a>
	__asm volatile
 8010c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c82:	f383 8811 	msr	BASEPRI, r3
 8010c86:	f3bf 8f6f 	isb	sy
 8010c8a:	f3bf 8f4f 	dsb	sy
 8010c8e:	60bb      	str	r3, [r7, #8]
}
 8010c90:	bf00      	nop
 8010c92:	bf00      	nop
 8010c94:	e7fd      	b.n	8010c92 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010c96:	68f8      	ldr	r0, [r7, #12]
 8010c98:	f000 f95e 	bl	8010f58 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d102      	bne.n	8010cac <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8010ca6:	68f8      	ldr	r0, [r7, #12]
 8010ca8:	f002 fbde 	bl	8013468 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010cac:	bf00      	nop
 8010cae:	3710      	adds	r7, #16
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}

08010cb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010cb4:	b480      	push	{r7}
 8010cb6:	b085      	sub	sp, #20
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d006      	beq.n	8010cd2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8010cce:	60fb      	str	r3, [r7, #12]
 8010cd0:	e001      	b.n	8010cd6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010cd6:	68fb      	ldr	r3, [r7, #12]
	}
 8010cd8:	4618      	mov	r0, r3
 8010cda:	3714      	adds	r7, #20
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce2:	4770      	bx	lr

08010ce4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b086      	sub	sp, #24
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	60f8      	str	r0, [r7, #12]
 8010cec:	60b9      	str	r1, [r7, #8]
 8010cee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010cf0:	2300      	movs	r3, #0
 8010cf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d10d      	bne.n	8010d1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d14d      	bne.n	8010da6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	689b      	ldr	r3, [r3, #8]
 8010d0e:	4618      	mov	r0, r3
 8010d10:	f001 f996 	bl	8012040 <xTaskPriorityDisinherit>
 8010d14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	2200      	movs	r2, #0
 8010d1a:	609a      	str	r2, [r3, #8]
 8010d1c:	e043      	b.n	8010da6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d119      	bne.n	8010d58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	6858      	ldr	r0, [r3, #4]
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d2c:	461a      	mov	r2, r3
 8010d2e:	68b9      	ldr	r1, [r7, #8]
 8010d30:	f00d fd49 	bl	801e7c6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	685a      	ldr	r2, [r3, #4]
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d3c:	441a      	add	r2, r3
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	685a      	ldr	r2, [r3, #4]
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	689b      	ldr	r3, [r3, #8]
 8010d4a:	429a      	cmp	r2, r3
 8010d4c:	d32b      	bcc.n	8010da6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	681a      	ldr	r2, [r3, #0]
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	605a      	str	r2, [r3, #4]
 8010d56:	e026      	b.n	8010da6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	68d8      	ldr	r0, [r3, #12]
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d60:	461a      	mov	r2, r3
 8010d62:	68b9      	ldr	r1, [r7, #8]
 8010d64:	f00d fd2f 	bl	801e7c6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	68da      	ldr	r2, [r3, #12]
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d70:	425b      	negs	r3, r3
 8010d72:	441a      	add	r2, r3
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	68da      	ldr	r2, [r3, #12]
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	429a      	cmp	r2, r3
 8010d82:	d207      	bcs.n	8010d94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	689a      	ldr	r2, [r3, #8]
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d8c:	425b      	negs	r3, r3
 8010d8e:	441a      	add	r2, r3
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	2b02      	cmp	r3, #2
 8010d98:	d105      	bne.n	8010da6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010d9a:	693b      	ldr	r3, [r7, #16]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d002      	beq.n	8010da6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010da0:	693b      	ldr	r3, [r7, #16]
 8010da2:	3b01      	subs	r3, #1
 8010da4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010da6:	693b      	ldr	r3, [r7, #16]
 8010da8:	1c5a      	adds	r2, r3, #1
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010dae:	697b      	ldr	r3, [r7, #20]
}
 8010db0:	4618      	mov	r0, r3
 8010db2:	3718      	adds	r7, #24
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b082      	sub	sp, #8
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]
 8010dc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d018      	beq.n	8010dfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	68da      	ldr	r2, [r3, #12]
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dd2:	441a      	add	r2, r3
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	68da      	ldr	r2, [r3, #12]
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	689b      	ldr	r3, [r3, #8]
 8010de0:	429a      	cmp	r2, r3
 8010de2:	d303      	bcc.n	8010dec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	681a      	ldr	r2, [r3, #0]
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	68d9      	ldr	r1, [r3, #12]
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010df4:	461a      	mov	r2, r3
 8010df6:	6838      	ldr	r0, [r7, #0]
 8010df8:	f00d fce5 	bl	801e7c6 <memcpy>
	}
}
 8010dfc:	bf00      	nop
 8010dfe:	3708      	adds	r7, #8
 8010e00:	46bd      	mov	sp, r7
 8010e02:	bd80      	pop	{r7, pc}

08010e04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b084      	sub	sp, #16
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010e0c:	f002 f93c 	bl	8013088 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010e16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010e18:	e011      	b.n	8010e3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d012      	beq.n	8010e48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	3324      	adds	r3, #36	@ 0x24
 8010e26:	4618      	mov	r0, r3
 8010e28:	f000 fe4a 	bl	8011ac0 <xTaskRemoveFromEventList>
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d001      	beq.n	8010e36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010e32:	f000 ff87 	bl	8011d44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010e36:	7bfb      	ldrb	r3, [r7, #15]
 8010e38:	3b01      	subs	r3, #1
 8010e3a:	b2db      	uxtb	r3, r3
 8010e3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	dce9      	bgt.n	8010e1a <prvUnlockQueue+0x16>
 8010e46:	e000      	b.n	8010e4a <prvUnlockQueue+0x46>
					break;
 8010e48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	22ff      	movs	r2, #255	@ 0xff
 8010e4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010e52:	f002 f94b 	bl	80130ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010e56:	f002 f917 	bl	8013088 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010e60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010e62:	e011      	b.n	8010e88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	691b      	ldr	r3, [r3, #16]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d012      	beq.n	8010e92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	3310      	adds	r3, #16
 8010e70:	4618      	mov	r0, r3
 8010e72:	f000 fe25 	bl	8011ac0 <xTaskRemoveFromEventList>
 8010e76:	4603      	mov	r3, r0
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d001      	beq.n	8010e80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010e7c:	f000 ff62 	bl	8011d44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010e80:	7bbb      	ldrb	r3, [r7, #14]
 8010e82:	3b01      	subs	r3, #1
 8010e84:	b2db      	uxtb	r3, r3
 8010e86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010e88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	dce9      	bgt.n	8010e64 <prvUnlockQueue+0x60>
 8010e90:	e000      	b.n	8010e94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010e92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	22ff      	movs	r2, #255	@ 0xff
 8010e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010e9c:	f002 f926 	bl	80130ec <vPortExitCritical>
}
 8010ea0:	bf00      	nop
 8010ea2:	3710      	adds	r7, #16
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	bd80      	pop	{r7, pc}

08010ea8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b084      	sub	sp, #16
 8010eac:	af00      	add	r7, sp, #0
 8010eae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010eb0:	f002 f8ea 	bl	8013088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d102      	bne.n	8010ec2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010ebc:	2301      	movs	r3, #1
 8010ebe:	60fb      	str	r3, [r7, #12]
 8010ec0:	e001      	b.n	8010ec6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010ec6:	f002 f911 	bl	80130ec <vPortExitCritical>

	return xReturn;
 8010eca:	68fb      	ldr	r3, [r7, #12]
}
 8010ecc:	4618      	mov	r0, r3
 8010ece:	3710      	adds	r7, #16
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	bd80      	pop	{r7, pc}

08010ed4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b084      	sub	sp, #16
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010edc:	f002 f8d4 	bl	8013088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ee8:	429a      	cmp	r2, r3
 8010eea:	d102      	bne.n	8010ef2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010eec:	2301      	movs	r3, #1
 8010eee:	60fb      	str	r3, [r7, #12]
 8010ef0:	e001      	b.n	8010ef6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010ef6:	f002 f8f9 	bl	80130ec <vPortExitCritical>

	return xReturn;
 8010efa:	68fb      	ldr	r3, [r7, #12]
}
 8010efc:	4618      	mov	r0, r3
 8010efe:	3710      	adds	r7, #16
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bd80      	pop	{r7, pc}

08010f04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010f04:	b480      	push	{r7}
 8010f06:	b085      	sub	sp, #20
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
 8010f0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f0e:	2300      	movs	r3, #0
 8010f10:	60fb      	str	r3, [r7, #12]
 8010f12:	e014      	b.n	8010f3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010f14:	4a0f      	ldr	r2, [pc, #60]	@ (8010f54 <vQueueAddToRegistry+0x50>)
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d10b      	bne.n	8010f38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010f20:	490c      	ldr	r1, [pc, #48]	@ (8010f54 <vQueueAddToRegistry+0x50>)
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	683a      	ldr	r2, [r7, #0]
 8010f26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8010f54 <vQueueAddToRegistry+0x50>)
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	00db      	lsls	r3, r3, #3
 8010f30:	4413      	add	r3, r2
 8010f32:	687a      	ldr	r2, [r7, #4]
 8010f34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010f36:	e006      	b.n	8010f46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	3301      	adds	r3, #1
 8010f3c:	60fb      	str	r3, [r7, #12]
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	2b07      	cmp	r3, #7
 8010f42:	d9e7      	bls.n	8010f14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010f44:	bf00      	nop
 8010f46:	bf00      	nop
 8010f48:	3714      	adds	r7, #20
 8010f4a:	46bd      	mov	sp, r7
 8010f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f50:	4770      	bx	lr
 8010f52:	bf00      	nop
 8010f54:	20006d14 	.word	0x20006d14

08010f58 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010f58:	b480      	push	{r7}
 8010f5a:	b085      	sub	sp, #20
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f60:	2300      	movs	r3, #0
 8010f62:	60fb      	str	r3, [r7, #12]
 8010f64:	e016      	b.n	8010f94 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010f66:	4a10      	ldr	r2, [pc, #64]	@ (8010fa8 <vQueueUnregisterQueue+0x50>)
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	00db      	lsls	r3, r3, #3
 8010f6c:	4413      	add	r3, r2
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	687a      	ldr	r2, [r7, #4]
 8010f72:	429a      	cmp	r2, r3
 8010f74:	d10b      	bne.n	8010f8e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010f76:	4a0c      	ldr	r2, [pc, #48]	@ (8010fa8 <vQueueUnregisterQueue+0x50>)
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	2100      	movs	r1, #0
 8010f7c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010f80:	4a09      	ldr	r2, [pc, #36]	@ (8010fa8 <vQueueUnregisterQueue+0x50>)
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	00db      	lsls	r3, r3, #3
 8010f86:	4413      	add	r3, r2
 8010f88:	2200      	movs	r2, #0
 8010f8a:	605a      	str	r2, [r3, #4]
				break;
 8010f8c:	e006      	b.n	8010f9c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	3301      	adds	r3, #1
 8010f92:	60fb      	str	r3, [r7, #12]
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	2b07      	cmp	r3, #7
 8010f98:	d9e5      	bls.n	8010f66 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010f9a:	bf00      	nop
 8010f9c:	bf00      	nop
 8010f9e:	3714      	adds	r7, #20
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa6:	4770      	bx	lr
 8010fa8:	20006d14 	.word	0x20006d14

08010fac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b086      	sub	sp, #24
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	60f8      	str	r0, [r7, #12]
 8010fb4:	60b9      	str	r1, [r7, #8]
 8010fb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010fbc:	f002 f864 	bl	8013088 <vPortEnterCritical>
 8010fc0:	697b      	ldr	r3, [r7, #20]
 8010fc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010fc6:	b25b      	sxtb	r3, r3
 8010fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fcc:	d103      	bne.n	8010fd6 <vQueueWaitForMessageRestricted+0x2a>
 8010fce:	697b      	ldr	r3, [r7, #20]
 8010fd0:	2200      	movs	r2, #0
 8010fd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010fd6:	697b      	ldr	r3, [r7, #20]
 8010fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010fdc:	b25b      	sxtb	r3, r3
 8010fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fe2:	d103      	bne.n	8010fec <vQueueWaitForMessageRestricted+0x40>
 8010fe4:	697b      	ldr	r3, [r7, #20]
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010fec:	f002 f87e 	bl	80130ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d106      	bne.n	8011006 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010ff8:	697b      	ldr	r3, [r7, #20]
 8010ffa:	3324      	adds	r3, #36	@ 0x24
 8010ffc:	687a      	ldr	r2, [r7, #4]
 8010ffe:	68b9      	ldr	r1, [r7, #8]
 8011000:	4618      	mov	r0, r3
 8011002:	f000 fd31 	bl	8011a68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011006:	6978      	ldr	r0, [r7, #20]
 8011008:	f7ff fefc 	bl	8010e04 <prvUnlockQueue>
	}
 801100c:	bf00      	nop
 801100e:	3718      	adds	r7, #24
 8011010:	46bd      	mov	sp, r7
 8011012:	bd80      	pop	{r7, pc}

08011014 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011014:	b580      	push	{r7, lr}
 8011016:	b08e      	sub	sp, #56	@ 0x38
 8011018:	af04      	add	r7, sp, #16
 801101a:	60f8      	str	r0, [r7, #12]
 801101c:	60b9      	str	r1, [r7, #8]
 801101e:	607a      	str	r2, [r7, #4]
 8011020:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011024:	2b00      	cmp	r3, #0
 8011026:	d10b      	bne.n	8011040 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801102c:	f383 8811 	msr	BASEPRI, r3
 8011030:	f3bf 8f6f 	isb	sy
 8011034:	f3bf 8f4f 	dsb	sy
 8011038:	623b      	str	r3, [r7, #32]
}
 801103a:	bf00      	nop
 801103c:	bf00      	nop
 801103e:	e7fd      	b.n	801103c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011042:	2b00      	cmp	r3, #0
 8011044:	d10b      	bne.n	801105e <xTaskCreateStatic+0x4a>
	__asm volatile
 8011046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801104a:	f383 8811 	msr	BASEPRI, r3
 801104e:	f3bf 8f6f 	isb	sy
 8011052:	f3bf 8f4f 	dsb	sy
 8011056:	61fb      	str	r3, [r7, #28]
}
 8011058:	bf00      	nop
 801105a:	bf00      	nop
 801105c:	e7fd      	b.n	801105a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801105e:	23a8      	movs	r3, #168	@ 0xa8
 8011060:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011062:	693b      	ldr	r3, [r7, #16]
 8011064:	2ba8      	cmp	r3, #168	@ 0xa8
 8011066:	d00b      	beq.n	8011080 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801106c:	f383 8811 	msr	BASEPRI, r3
 8011070:	f3bf 8f6f 	isb	sy
 8011074:	f3bf 8f4f 	dsb	sy
 8011078:	61bb      	str	r3, [r7, #24]
}
 801107a:	bf00      	nop
 801107c:	bf00      	nop
 801107e:	e7fd      	b.n	801107c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011080:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011084:	2b00      	cmp	r3, #0
 8011086:	d01e      	beq.n	80110c6 <xTaskCreateStatic+0xb2>
 8011088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801108a:	2b00      	cmp	r3, #0
 801108c:	d01b      	beq.n	80110c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801108e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011090:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011094:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011096:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801109a:	2202      	movs	r2, #2
 801109c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80110a0:	2300      	movs	r3, #0
 80110a2:	9303      	str	r3, [sp, #12]
 80110a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110a6:	9302      	str	r3, [sp, #8]
 80110a8:	f107 0314 	add.w	r3, r7, #20
 80110ac:	9301      	str	r3, [sp, #4]
 80110ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110b0:	9300      	str	r3, [sp, #0]
 80110b2:	683b      	ldr	r3, [r7, #0]
 80110b4:	687a      	ldr	r2, [r7, #4]
 80110b6:	68b9      	ldr	r1, [r7, #8]
 80110b8:	68f8      	ldr	r0, [r7, #12]
 80110ba:	f000 f851 	bl	8011160 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80110be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80110c0:	f000 f8f6 	bl	80112b0 <prvAddNewTaskToReadyList>
 80110c4:	e001      	b.n	80110ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80110c6:	2300      	movs	r3, #0
 80110c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80110ca:	697b      	ldr	r3, [r7, #20]
	}
 80110cc:	4618      	mov	r0, r3
 80110ce:	3728      	adds	r7, #40	@ 0x28
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}

080110d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b08c      	sub	sp, #48	@ 0x30
 80110d8:	af04      	add	r7, sp, #16
 80110da:	60f8      	str	r0, [r7, #12]
 80110dc:	60b9      	str	r1, [r7, #8]
 80110de:	603b      	str	r3, [r7, #0]
 80110e0:	4613      	mov	r3, r2
 80110e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80110e4:	88fb      	ldrh	r3, [r7, #6]
 80110e6:	009b      	lsls	r3, r3, #2
 80110e8:	4618      	mov	r0, r3
 80110ea:	f002 f8ef 	bl	80132cc <pvPortMalloc>
 80110ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d00e      	beq.n	8011114 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80110f6:	20a8      	movs	r0, #168	@ 0xa8
 80110f8:	f002 f8e8 	bl	80132cc <pvPortMalloc>
 80110fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80110fe:	69fb      	ldr	r3, [r7, #28]
 8011100:	2b00      	cmp	r3, #0
 8011102:	d003      	beq.n	801110c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011104:	69fb      	ldr	r3, [r7, #28]
 8011106:	697a      	ldr	r2, [r7, #20]
 8011108:	631a      	str	r2, [r3, #48]	@ 0x30
 801110a:	e005      	b.n	8011118 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801110c:	6978      	ldr	r0, [r7, #20]
 801110e:	f002 f9ab 	bl	8013468 <vPortFree>
 8011112:	e001      	b.n	8011118 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011114:	2300      	movs	r3, #0
 8011116:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011118:	69fb      	ldr	r3, [r7, #28]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d017      	beq.n	801114e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801111e:	69fb      	ldr	r3, [r7, #28]
 8011120:	2200      	movs	r2, #0
 8011122:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011126:	88fa      	ldrh	r2, [r7, #6]
 8011128:	2300      	movs	r3, #0
 801112a:	9303      	str	r3, [sp, #12]
 801112c:	69fb      	ldr	r3, [r7, #28]
 801112e:	9302      	str	r3, [sp, #8]
 8011130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011132:	9301      	str	r3, [sp, #4]
 8011134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011136:	9300      	str	r3, [sp, #0]
 8011138:	683b      	ldr	r3, [r7, #0]
 801113a:	68b9      	ldr	r1, [r7, #8]
 801113c:	68f8      	ldr	r0, [r7, #12]
 801113e:	f000 f80f 	bl	8011160 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011142:	69f8      	ldr	r0, [r7, #28]
 8011144:	f000 f8b4 	bl	80112b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011148:	2301      	movs	r3, #1
 801114a:	61bb      	str	r3, [r7, #24]
 801114c:	e002      	b.n	8011154 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801114e:	f04f 33ff 	mov.w	r3, #4294967295
 8011152:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011154:	69bb      	ldr	r3, [r7, #24]
	}
 8011156:	4618      	mov	r0, r3
 8011158:	3720      	adds	r7, #32
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
	...

08011160 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b088      	sub	sp, #32
 8011164:	af00      	add	r7, sp, #0
 8011166:	60f8      	str	r0, [r7, #12]
 8011168:	60b9      	str	r1, [r7, #8]
 801116a:	607a      	str	r2, [r7, #4]
 801116c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801116e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011170:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	009b      	lsls	r3, r3, #2
 8011176:	461a      	mov	r2, r3
 8011178:	21a5      	movs	r1, #165	@ 0xa5
 801117a:	f00d f98d 	bl	801e498 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801117e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011180:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8011188:	3b01      	subs	r3, #1
 801118a:	009b      	lsls	r3, r3, #2
 801118c:	4413      	add	r3, r2
 801118e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011190:	69bb      	ldr	r3, [r7, #24]
 8011192:	f023 0307 	bic.w	r3, r3, #7
 8011196:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011198:	69bb      	ldr	r3, [r7, #24]
 801119a:	f003 0307 	and.w	r3, r3, #7
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d00b      	beq.n	80111ba <prvInitialiseNewTask+0x5a>
	__asm volatile
 80111a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111a6:	f383 8811 	msr	BASEPRI, r3
 80111aa:	f3bf 8f6f 	isb	sy
 80111ae:	f3bf 8f4f 	dsb	sy
 80111b2:	617b      	str	r3, [r7, #20]
}
 80111b4:	bf00      	nop
 80111b6:	bf00      	nop
 80111b8:	e7fd      	b.n	80111b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80111ba:	68bb      	ldr	r3, [r7, #8]
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d01f      	beq.n	8011200 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80111c0:	2300      	movs	r3, #0
 80111c2:	61fb      	str	r3, [r7, #28]
 80111c4:	e012      	b.n	80111ec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80111c6:	68ba      	ldr	r2, [r7, #8]
 80111c8:	69fb      	ldr	r3, [r7, #28]
 80111ca:	4413      	add	r3, r2
 80111cc:	7819      	ldrb	r1, [r3, #0]
 80111ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111d0:	69fb      	ldr	r3, [r7, #28]
 80111d2:	4413      	add	r3, r2
 80111d4:	3334      	adds	r3, #52	@ 0x34
 80111d6:	460a      	mov	r2, r1
 80111d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80111da:	68ba      	ldr	r2, [r7, #8]
 80111dc:	69fb      	ldr	r3, [r7, #28]
 80111de:	4413      	add	r3, r2
 80111e0:	781b      	ldrb	r3, [r3, #0]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d006      	beq.n	80111f4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80111e6:	69fb      	ldr	r3, [r7, #28]
 80111e8:	3301      	adds	r3, #1
 80111ea:	61fb      	str	r3, [r7, #28]
 80111ec:	69fb      	ldr	r3, [r7, #28]
 80111ee:	2b0f      	cmp	r3, #15
 80111f0:	d9e9      	bls.n	80111c6 <prvInitialiseNewTask+0x66>
 80111f2:	e000      	b.n	80111f6 <prvInitialiseNewTask+0x96>
			{
				break;
 80111f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80111f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111f8:	2200      	movs	r2, #0
 80111fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80111fe:	e003      	b.n	8011208 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011202:	2200      	movs	r2, #0
 8011204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801120a:	2b37      	cmp	r3, #55	@ 0x37
 801120c:	d901      	bls.n	8011212 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801120e:	2337      	movs	r3, #55	@ 0x37
 8011210:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011214:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011216:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801121a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801121c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801121e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011220:	2200      	movs	r2, #0
 8011222:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011226:	3304      	adds	r3, #4
 8011228:	4618      	mov	r0, r3
 801122a:	f7fe fd7b 	bl	800fd24 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801122e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011230:	3318      	adds	r3, #24
 8011232:	4618      	mov	r0, r3
 8011234:	f7fe fd76 	bl	800fd24 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801123a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801123c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801123e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011240:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011246:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801124a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801124c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801124e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011250:	2200      	movs	r2, #0
 8011252:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011258:	2200      	movs	r2, #0
 801125a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801125e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011260:	3354      	adds	r3, #84	@ 0x54
 8011262:	224c      	movs	r2, #76	@ 0x4c
 8011264:	2100      	movs	r1, #0
 8011266:	4618      	mov	r0, r3
 8011268:	f00d f916 	bl	801e498 <memset>
 801126c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801126e:	4a0d      	ldr	r2, [pc, #52]	@ (80112a4 <prvInitialiseNewTask+0x144>)
 8011270:	659a      	str	r2, [r3, #88]	@ 0x58
 8011272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011274:	4a0c      	ldr	r2, [pc, #48]	@ (80112a8 <prvInitialiseNewTask+0x148>)
 8011276:	65da      	str	r2, [r3, #92]	@ 0x5c
 8011278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801127a:	4a0c      	ldr	r2, [pc, #48]	@ (80112ac <prvInitialiseNewTask+0x14c>)
 801127c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801127e:	683a      	ldr	r2, [r7, #0]
 8011280:	68f9      	ldr	r1, [r7, #12]
 8011282:	69b8      	ldr	r0, [r7, #24]
 8011284:	f001 fdd2 	bl	8012e2c <pxPortInitialiseStack>
 8011288:	4602      	mov	r2, r0
 801128a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801128c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801128e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011290:	2b00      	cmp	r3, #0
 8011292:	d002      	beq.n	801129a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011298:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801129a:	bf00      	nop
 801129c:	3720      	adds	r7, #32
 801129e:	46bd      	mov	sp, r7
 80112a0:	bd80      	pop	{r7, pc}
 80112a2:	bf00      	nop
 80112a4:	20012c6c 	.word	0x20012c6c
 80112a8:	20012cd4 	.word	0x20012cd4
 80112ac:	20012d3c 	.word	0x20012d3c

080112b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b082      	sub	sp, #8
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80112b8:	f001 fee6 	bl	8013088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80112bc:	4b2d      	ldr	r3, [pc, #180]	@ (8011374 <prvAddNewTaskToReadyList+0xc4>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	3301      	adds	r3, #1
 80112c2:	4a2c      	ldr	r2, [pc, #176]	@ (8011374 <prvAddNewTaskToReadyList+0xc4>)
 80112c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80112c6:	4b2c      	ldr	r3, [pc, #176]	@ (8011378 <prvAddNewTaskToReadyList+0xc8>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d109      	bne.n	80112e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80112ce:	4a2a      	ldr	r2, [pc, #168]	@ (8011378 <prvAddNewTaskToReadyList+0xc8>)
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80112d4:	4b27      	ldr	r3, [pc, #156]	@ (8011374 <prvAddNewTaskToReadyList+0xc4>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	2b01      	cmp	r3, #1
 80112da:	d110      	bne.n	80112fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80112dc:	f000 fd56 	bl	8011d8c <prvInitialiseTaskLists>
 80112e0:	e00d      	b.n	80112fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80112e2:	4b26      	ldr	r3, [pc, #152]	@ (801137c <prvAddNewTaskToReadyList+0xcc>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d109      	bne.n	80112fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80112ea:	4b23      	ldr	r3, [pc, #140]	@ (8011378 <prvAddNewTaskToReadyList+0xc8>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112f4:	429a      	cmp	r2, r3
 80112f6:	d802      	bhi.n	80112fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80112f8:	4a1f      	ldr	r2, [pc, #124]	@ (8011378 <prvAddNewTaskToReadyList+0xc8>)
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80112fe:	4b20      	ldr	r3, [pc, #128]	@ (8011380 <prvAddNewTaskToReadyList+0xd0>)
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	3301      	adds	r3, #1
 8011304:	4a1e      	ldr	r2, [pc, #120]	@ (8011380 <prvAddNewTaskToReadyList+0xd0>)
 8011306:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011308:	4b1d      	ldr	r3, [pc, #116]	@ (8011380 <prvAddNewTaskToReadyList+0xd0>)
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011314:	4b1b      	ldr	r3, [pc, #108]	@ (8011384 <prvAddNewTaskToReadyList+0xd4>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	429a      	cmp	r2, r3
 801131a:	d903      	bls.n	8011324 <prvAddNewTaskToReadyList+0x74>
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011320:	4a18      	ldr	r2, [pc, #96]	@ (8011384 <prvAddNewTaskToReadyList+0xd4>)
 8011322:	6013      	str	r3, [r2, #0]
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011328:	4613      	mov	r3, r2
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	4413      	add	r3, r2
 801132e:	009b      	lsls	r3, r3, #2
 8011330:	4a15      	ldr	r2, [pc, #84]	@ (8011388 <prvAddNewTaskToReadyList+0xd8>)
 8011332:	441a      	add	r2, r3
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	3304      	adds	r3, #4
 8011338:	4619      	mov	r1, r3
 801133a:	4610      	mov	r0, r2
 801133c:	f7fe fcff 	bl	800fd3e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011340:	f001 fed4 	bl	80130ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011344:	4b0d      	ldr	r3, [pc, #52]	@ (801137c <prvAddNewTaskToReadyList+0xcc>)
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d00e      	beq.n	801136a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801134c:	4b0a      	ldr	r3, [pc, #40]	@ (8011378 <prvAddNewTaskToReadyList+0xc8>)
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011356:	429a      	cmp	r2, r3
 8011358:	d207      	bcs.n	801136a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801135a:	4b0c      	ldr	r3, [pc, #48]	@ (801138c <prvAddNewTaskToReadyList+0xdc>)
 801135c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011360:	601a      	str	r2, [r3, #0]
 8011362:	f3bf 8f4f 	dsb	sy
 8011366:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801136a:	bf00      	nop
 801136c:	3708      	adds	r7, #8
 801136e:	46bd      	mov	sp, r7
 8011370:	bd80      	pop	{r7, pc}
 8011372:	bf00      	nop
 8011374:	20007228 	.word	0x20007228
 8011378:	20006d54 	.word	0x20006d54
 801137c:	20007234 	.word	0x20007234
 8011380:	20007244 	.word	0x20007244
 8011384:	20007230 	.word	0x20007230
 8011388:	20006d58 	.word	0x20006d58
 801138c:	e000ed04 	.word	0xe000ed04

08011390 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8011390:	b580      	push	{r7, lr}
 8011392:	b084      	sub	sp, #16
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8011398:	f001 fe76 	bl	8013088 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d102      	bne.n	80113a8 <vTaskDelete+0x18>
 80113a2:	4b2d      	ldr	r3, [pc, #180]	@ (8011458 <vTaskDelete+0xc8>)
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	e000      	b.n	80113aa <vTaskDelete+0x1a>
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	3304      	adds	r3, #4
 80113b0:	4618      	mov	r0, r3
 80113b2:	f7fe fd21 	bl	800fdf8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d004      	beq.n	80113c8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	3318      	adds	r3, #24
 80113c2:	4618      	mov	r0, r3
 80113c4:	f7fe fd18 	bl	800fdf8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80113c8:	4b24      	ldr	r3, [pc, #144]	@ (801145c <vTaskDelete+0xcc>)
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	3301      	adds	r3, #1
 80113ce:	4a23      	ldr	r2, [pc, #140]	@ (801145c <vTaskDelete+0xcc>)
 80113d0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80113d2:	4b21      	ldr	r3, [pc, #132]	@ (8011458 <vTaskDelete+0xc8>)
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	68fa      	ldr	r2, [r7, #12]
 80113d8:	429a      	cmp	r2, r3
 80113da:	d10b      	bne.n	80113f4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	3304      	adds	r3, #4
 80113e0:	4619      	mov	r1, r3
 80113e2:	481f      	ldr	r0, [pc, #124]	@ (8011460 <vTaskDelete+0xd0>)
 80113e4:	f7fe fcab 	bl	800fd3e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80113e8:	4b1e      	ldr	r3, [pc, #120]	@ (8011464 <vTaskDelete+0xd4>)
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	3301      	adds	r3, #1
 80113ee:	4a1d      	ldr	r2, [pc, #116]	@ (8011464 <vTaskDelete+0xd4>)
 80113f0:	6013      	str	r3, [r2, #0]
 80113f2:	e009      	b.n	8011408 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80113f4:	4b1c      	ldr	r3, [pc, #112]	@ (8011468 <vTaskDelete+0xd8>)
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	3b01      	subs	r3, #1
 80113fa:	4a1b      	ldr	r2, [pc, #108]	@ (8011468 <vTaskDelete+0xd8>)
 80113fc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80113fe:	68f8      	ldr	r0, [r7, #12]
 8011400:	f000 fd32 	bl	8011e68 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8011404:	f000 fd66 	bl	8011ed4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8011408:	f001 fe70 	bl	80130ec <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 801140c:	4b17      	ldr	r3, [pc, #92]	@ (801146c <vTaskDelete+0xdc>)
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d01c      	beq.n	801144e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8011414:	4b10      	ldr	r3, [pc, #64]	@ (8011458 <vTaskDelete+0xc8>)
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	68fa      	ldr	r2, [r7, #12]
 801141a:	429a      	cmp	r2, r3
 801141c:	d117      	bne.n	801144e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 801141e:	4b14      	ldr	r3, [pc, #80]	@ (8011470 <vTaskDelete+0xe0>)
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	2b00      	cmp	r3, #0
 8011424:	d00b      	beq.n	801143e <vTaskDelete+0xae>
	__asm volatile
 8011426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801142a:	f383 8811 	msr	BASEPRI, r3
 801142e:	f3bf 8f6f 	isb	sy
 8011432:	f3bf 8f4f 	dsb	sy
 8011436:	60bb      	str	r3, [r7, #8]
}
 8011438:	bf00      	nop
 801143a:	bf00      	nop
 801143c:	e7fd      	b.n	801143a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 801143e:	4b0d      	ldr	r3, [pc, #52]	@ (8011474 <vTaskDelete+0xe4>)
 8011440:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011444:	601a      	str	r2, [r3, #0]
 8011446:	f3bf 8f4f 	dsb	sy
 801144a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801144e:	bf00      	nop
 8011450:	3710      	adds	r7, #16
 8011452:	46bd      	mov	sp, r7
 8011454:	bd80      	pop	{r7, pc}
 8011456:	bf00      	nop
 8011458:	20006d54 	.word	0x20006d54
 801145c:	20007244 	.word	0x20007244
 8011460:	200071fc 	.word	0x200071fc
 8011464:	20007210 	.word	0x20007210
 8011468:	20007228 	.word	0x20007228
 801146c:	20007234 	.word	0x20007234
 8011470:	20007250 	.word	0x20007250
 8011474:	e000ed04 	.word	0xe000ed04

08011478 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011478:	b580      	push	{r7, lr}
 801147a:	b084      	sub	sp, #16
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011480:	2300      	movs	r3, #0
 8011482:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d018      	beq.n	80114bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801148a:	4b14      	ldr	r3, [pc, #80]	@ (80114dc <vTaskDelay+0x64>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d00b      	beq.n	80114aa <vTaskDelay+0x32>
	__asm volatile
 8011492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011496:	f383 8811 	msr	BASEPRI, r3
 801149a:	f3bf 8f6f 	isb	sy
 801149e:	f3bf 8f4f 	dsb	sy
 80114a2:	60bb      	str	r3, [r7, #8]
}
 80114a4:	bf00      	nop
 80114a6:	bf00      	nop
 80114a8:	e7fd      	b.n	80114a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80114aa:	f000 f88b 	bl	80115c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80114ae:	2100      	movs	r1, #0
 80114b0:	6878      	ldr	r0, [r7, #4]
 80114b2:	f001 f8ed 	bl	8012690 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80114b6:	f000 f893 	bl	80115e0 <xTaskResumeAll>
 80114ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d107      	bne.n	80114d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80114c2:	4b07      	ldr	r3, [pc, #28]	@ (80114e0 <vTaskDelay+0x68>)
 80114c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80114c8:	601a      	str	r2, [r3, #0]
 80114ca:	f3bf 8f4f 	dsb	sy
 80114ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80114d2:	bf00      	nop
 80114d4:	3710      	adds	r7, #16
 80114d6:	46bd      	mov	sp, r7
 80114d8:	bd80      	pop	{r7, pc}
 80114da:	bf00      	nop
 80114dc:	20007250 	.word	0x20007250
 80114e0:	e000ed04 	.word	0xe000ed04

080114e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b08a      	sub	sp, #40	@ 0x28
 80114e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80114ea:	2300      	movs	r3, #0
 80114ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80114ee:	2300      	movs	r3, #0
 80114f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80114f2:	463a      	mov	r2, r7
 80114f4:	1d39      	adds	r1, r7, #4
 80114f6:	f107 0308 	add.w	r3, r7, #8
 80114fa:	4618      	mov	r0, r3
 80114fc:	f7fe f9c8 	bl	800f890 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011500:	6839      	ldr	r1, [r7, #0]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	68ba      	ldr	r2, [r7, #8]
 8011506:	9202      	str	r2, [sp, #8]
 8011508:	9301      	str	r3, [sp, #4]
 801150a:	2300      	movs	r3, #0
 801150c:	9300      	str	r3, [sp, #0]
 801150e:	2300      	movs	r3, #0
 8011510:	460a      	mov	r2, r1
 8011512:	4924      	ldr	r1, [pc, #144]	@ (80115a4 <vTaskStartScheduler+0xc0>)
 8011514:	4824      	ldr	r0, [pc, #144]	@ (80115a8 <vTaskStartScheduler+0xc4>)
 8011516:	f7ff fd7d 	bl	8011014 <xTaskCreateStatic>
 801151a:	4603      	mov	r3, r0
 801151c:	4a23      	ldr	r2, [pc, #140]	@ (80115ac <vTaskStartScheduler+0xc8>)
 801151e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011520:	4b22      	ldr	r3, [pc, #136]	@ (80115ac <vTaskStartScheduler+0xc8>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d002      	beq.n	801152e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011528:	2301      	movs	r3, #1
 801152a:	617b      	str	r3, [r7, #20]
 801152c:	e001      	b.n	8011532 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801152e:	2300      	movs	r3, #0
 8011530:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011532:	697b      	ldr	r3, [r7, #20]
 8011534:	2b01      	cmp	r3, #1
 8011536:	d102      	bne.n	801153e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011538:	f001 f8fe 	bl	8012738 <xTimerCreateTimerTask>
 801153c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801153e:	697b      	ldr	r3, [r7, #20]
 8011540:	2b01      	cmp	r3, #1
 8011542:	d11b      	bne.n	801157c <vTaskStartScheduler+0x98>
	__asm volatile
 8011544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011548:	f383 8811 	msr	BASEPRI, r3
 801154c:	f3bf 8f6f 	isb	sy
 8011550:	f3bf 8f4f 	dsb	sy
 8011554:	613b      	str	r3, [r7, #16]
}
 8011556:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011558:	4b15      	ldr	r3, [pc, #84]	@ (80115b0 <vTaskStartScheduler+0xcc>)
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	3354      	adds	r3, #84	@ 0x54
 801155e:	4a15      	ldr	r2, [pc, #84]	@ (80115b4 <vTaskStartScheduler+0xd0>)
 8011560:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011562:	4b15      	ldr	r3, [pc, #84]	@ (80115b8 <vTaskStartScheduler+0xd4>)
 8011564:	f04f 32ff 	mov.w	r2, #4294967295
 8011568:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801156a:	4b14      	ldr	r3, [pc, #80]	@ (80115bc <vTaskStartScheduler+0xd8>)
 801156c:	2201      	movs	r2, #1
 801156e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011570:	4b13      	ldr	r3, [pc, #76]	@ (80115c0 <vTaskStartScheduler+0xdc>)
 8011572:	2200      	movs	r2, #0
 8011574:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011576:	f001 fce3 	bl	8012f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801157a:	e00f      	b.n	801159c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801157c:	697b      	ldr	r3, [r7, #20]
 801157e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011582:	d10b      	bne.n	801159c <vTaskStartScheduler+0xb8>
	__asm volatile
 8011584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011588:	f383 8811 	msr	BASEPRI, r3
 801158c:	f3bf 8f6f 	isb	sy
 8011590:	f3bf 8f4f 	dsb	sy
 8011594:	60fb      	str	r3, [r7, #12]
}
 8011596:	bf00      	nop
 8011598:	bf00      	nop
 801159a:	e7fd      	b.n	8011598 <vTaskStartScheduler+0xb4>
}
 801159c:	bf00      	nop
 801159e:	3718      	adds	r7, #24
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	0801f814 	.word	0x0801f814
 80115a8:	08011d5d 	.word	0x08011d5d
 80115ac:	2000724c 	.word	0x2000724c
 80115b0:	20006d54 	.word	0x20006d54
 80115b4:	20000044 	.word	0x20000044
 80115b8:	20007248 	.word	0x20007248
 80115bc:	20007234 	.word	0x20007234
 80115c0:	2000722c 	.word	0x2000722c

080115c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80115c4:	b480      	push	{r7}
 80115c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80115c8:	4b04      	ldr	r3, [pc, #16]	@ (80115dc <vTaskSuspendAll+0x18>)
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	3301      	adds	r3, #1
 80115ce:	4a03      	ldr	r2, [pc, #12]	@ (80115dc <vTaskSuspendAll+0x18>)
 80115d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80115d2:	bf00      	nop
 80115d4:	46bd      	mov	sp, r7
 80115d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115da:	4770      	bx	lr
 80115dc:	20007250 	.word	0x20007250

080115e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b084      	sub	sp, #16
 80115e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80115e6:	2300      	movs	r3, #0
 80115e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80115ea:	2300      	movs	r3, #0
 80115ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80115ee:	4b42      	ldr	r3, [pc, #264]	@ (80116f8 <xTaskResumeAll+0x118>)
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d10b      	bne.n	801160e <xTaskResumeAll+0x2e>
	__asm volatile
 80115f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115fa:	f383 8811 	msr	BASEPRI, r3
 80115fe:	f3bf 8f6f 	isb	sy
 8011602:	f3bf 8f4f 	dsb	sy
 8011606:	603b      	str	r3, [r7, #0]
}
 8011608:	bf00      	nop
 801160a:	bf00      	nop
 801160c:	e7fd      	b.n	801160a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801160e:	f001 fd3b 	bl	8013088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011612:	4b39      	ldr	r3, [pc, #228]	@ (80116f8 <xTaskResumeAll+0x118>)
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	3b01      	subs	r3, #1
 8011618:	4a37      	ldr	r2, [pc, #220]	@ (80116f8 <xTaskResumeAll+0x118>)
 801161a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801161c:	4b36      	ldr	r3, [pc, #216]	@ (80116f8 <xTaskResumeAll+0x118>)
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d162      	bne.n	80116ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011624:	4b35      	ldr	r3, [pc, #212]	@ (80116fc <xTaskResumeAll+0x11c>)
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	2b00      	cmp	r3, #0
 801162a:	d05e      	beq.n	80116ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801162c:	e02f      	b.n	801168e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801162e:	4b34      	ldr	r3, [pc, #208]	@ (8011700 <xTaskResumeAll+0x120>)
 8011630:	68db      	ldr	r3, [r3, #12]
 8011632:	68db      	ldr	r3, [r3, #12]
 8011634:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011636:	68fb      	ldr	r3, [r7, #12]
 8011638:	3318      	adds	r3, #24
 801163a:	4618      	mov	r0, r3
 801163c:	f7fe fbdc 	bl	800fdf8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	3304      	adds	r3, #4
 8011644:	4618      	mov	r0, r3
 8011646:	f7fe fbd7 	bl	800fdf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801164e:	4b2d      	ldr	r3, [pc, #180]	@ (8011704 <xTaskResumeAll+0x124>)
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	429a      	cmp	r2, r3
 8011654:	d903      	bls.n	801165e <xTaskResumeAll+0x7e>
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801165a:	4a2a      	ldr	r2, [pc, #168]	@ (8011704 <xTaskResumeAll+0x124>)
 801165c:	6013      	str	r3, [r2, #0]
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011662:	4613      	mov	r3, r2
 8011664:	009b      	lsls	r3, r3, #2
 8011666:	4413      	add	r3, r2
 8011668:	009b      	lsls	r3, r3, #2
 801166a:	4a27      	ldr	r2, [pc, #156]	@ (8011708 <xTaskResumeAll+0x128>)
 801166c:	441a      	add	r2, r3
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	3304      	adds	r3, #4
 8011672:	4619      	mov	r1, r3
 8011674:	4610      	mov	r0, r2
 8011676:	f7fe fb62 	bl	800fd3e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801167e:	4b23      	ldr	r3, [pc, #140]	@ (801170c <xTaskResumeAll+0x12c>)
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011684:	429a      	cmp	r2, r3
 8011686:	d302      	bcc.n	801168e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011688:	4b21      	ldr	r3, [pc, #132]	@ (8011710 <xTaskResumeAll+0x130>)
 801168a:	2201      	movs	r2, #1
 801168c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801168e:	4b1c      	ldr	r3, [pc, #112]	@ (8011700 <xTaskResumeAll+0x120>)
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	2b00      	cmp	r3, #0
 8011694:	d1cb      	bne.n	801162e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	2b00      	cmp	r3, #0
 801169a:	d001      	beq.n	80116a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801169c:	f000 fc1a 	bl	8011ed4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80116a0:	4b1c      	ldr	r3, [pc, #112]	@ (8011714 <xTaskResumeAll+0x134>)
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d010      	beq.n	80116ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80116ac:	f000 f858 	bl	8011760 <xTaskIncrementTick>
 80116b0:	4603      	mov	r3, r0
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d002      	beq.n	80116bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80116b6:	4b16      	ldr	r3, [pc, #88]	@ (8011710 <xTaskResumeAll+0x130>)
 80116b8:	2201      	movs	r2, #1
 80116ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	3b01      	subs	r3, #1
 80116c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d1f1      	bne.n	80116ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80116c8:	4b12      	ldr	r3, [pc, #72]	@ (8011714 <xTaskResumeAll+0x134>)
 80116ca:	2200      	movs	r2, #0
 80116cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80116ce:	4b10      	ldr	r3, [pc, #64]	@ (8011710 <xTaskResumeAll+0x130>)
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d009      	beq.n	80116ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80116d6:	2301      	movs	r3, #1
 80116d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80116da:	4b0f      	ldr	r3, [pc, #60]	@ (8011718 <xTaskResumeAll+0x138>)
 80116dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116e0:	601a      	str	r2, [r3, #0]
 80116e2:	f3bf 8f4f 	dsb	sy
 80116e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80116ea:	f001 fcff 	bl	80130ec <vPortExitCritical>

	return xAlreadyYielded;
 80116ee:	68bb      	ldr	r3, [r7, #8]
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3710      	adds	r7, #16
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}
 80116f8:	20007250 	.word	0x20007250
 80116fc:	20007228 	.word	0x20007228
 8011700:	200071e8 	.word	0x200071e8
 8011704:	20007230 	.word	0x20007230
 8011708:	20006d58 	.word	0x20006d58
 801170c:	20006d54 	.word	0x20006d54
 8011710:	2000723c 	.word	0x2000723c
 8011714:	20007238 	.word	0x20007238
 8011718:	e000ed04 	.word	0xe000ed04

0801171c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801171c:	b480      	push	{r7}
 801171e:	b083      	sub	sp, #12
 8011720:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011722:	4b05      	ldr	r3, [pc, #20]	@ (8011738 <xTaskGetTickCount+0x1c>)
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011728:	687b      	ldr	r3, [r7, #4]
}
 801172a:	4618      	mov	r0, r3
 801172c:	370c      	adds	r7, #12
 801172e:	46bd      	mov	sp, r7
 8011730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011734:	4770      	bx	lr
 8011736:	bf00      	nop
 8011738:	2000722c 	.word	0x2000722c

0801173c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b082      	sub	sp, #8
 8011740:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011742:	f001 fd81 	bl	8013248 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011746:	2300      	movs	r3, #0
 8011748:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801174a:	4b04      	ldr	r3, [pc, #16]	@ (801175c <xTaskGetTickCountFromISR+0x20>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011750:	683b      	ldr	r3, [r7, #0]
}
 8011752:	4618      	mov	r0, r3
 8011754:	3708      	adds	r7, #8
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
 801175c:	2000722c 	.word	0x2000722c

08011760 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b086      	sub	sp, #24
 8011764:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011766:	2300      	movs	r3, #0
 8011768:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801176a:	4b4f      	ldr	r3, [pc, #316]	@ (80118a8 <xTaskIncrementTick+0x148>)
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	2b00      	cmp	r3, #0
 8011770:	f040 8090 	bne.w	8011894 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011774:	4b4d      	ldr	r3, [pc, #308]	@ (80118ac <xTaskIncrementTick+0x14c>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	3301      	adds	r3, #1
 801177a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801177c:	4a4b      	ldr	r2, [pc, #300]	@ (80118ac <xTaskIncrementTick+0x14c>)
 801177e:	693b      	ldr	r3, [r7, #16]
 8011780:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011782:	693b      	ldr	r3, [r7, #16]
 8011784:	2b00      	cmp	r3, #0
 8011786:	d121      	bne.n	80117cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011788:	4b49      	ldr	r3, [pc, #292]	@ (80118b0 <xTaskIncrementTick+0x150>)
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d00b      	beq.n	80117aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8011792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011796:	f383 8811 	msr	BASEPRI, r3
 801179a:	f3bf 8f6f 	isb	sy
 801179e:	f3bf 8f4f 	dsb	sy
 80117a2:	603b      	str	r3, [r7, #0]
}
 80117a4:	bf00      	nop
 80117a6:	bf00      	nop
 80117a8:	e7fd      	b.n	80117a6 <xTaskIncrementTick+0x46>
 80117aa:	4b41      	ldr	r3, [pc, #260]	@ (80118b0 <xTaskIncrementTick+0x150>)
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	60fb      	str	r3, [r7, #12]
 80117b0:	4b40      	ldr	r3, [pc, #256]	@ (80118b4 <xTaskIncrementTick+0x154>)
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	4a3e      	ldr	r2, [pc, #248]	@ (80118b0 <xTaskIncrementTick+0x150>)
 80117b6:	6013      	str	r3, [r2, #0]
 80117b8:	4a3e      	ldr	r2, [pc, #248]	@ (80118b4 <xTaskIncrementTick+0x154>)
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	6013      	str	r3, [r2, #0]
 80117be:	4b3e      	ldr	r3, [pc, #248]	@ (80118b8 <xTaskIncrementTick+0x158>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	3301      	adds	r3, #1
 80117c4:	4a3c      	ldr	r2, [pc, #240]	@ (80118b8 <xTaskIncrementTick+0x158>)
 80117c6:	6013      	str	r3, [r2, #0]
 80117c8:	f000 fb84 	bl	8011ed4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80117cc:	4b3b      	ldr	r3, [pc, #236]	@ (80118bc <xTaskIncrementTick+0x15c>)
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	693a      	ldr	r2, [r7, #16]
 80117d2:	429a      	cmp	r2, r3
 80117d4:	d349      	bcc.n	801186a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80117d6:	4b36      	ldr	r3, [pc, #216]	@ (80118b0 <xTaskIncrementTick+0x150>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d104      	bne.n	80117ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80117e0:	4b36      	ldr	r3, [pc, #216]	@ (80118bc <xTaskIncrementTick+0x15c>)
 80117e2:	f04f 32ff 	mov.w	r2, #4294967295
 80117e6:	601a      	str	r2, [r3, #0]
					break;
 80117e8:	e03f      	b.n	801186a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80117ea:	4b31      	ldr	r3, [pc, #196]	@ (80118b0 <xTaskIncrementTick+0x150>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	68db      	ldr	r3, [r3, #12]
 80117f0:	68db      	ldr	r3, [r3, #12]
 80117f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80117f4:	68bb      	ldr	r3, [r7, #8]
 80117f6:	685b      	ldr	r3, [r3, #4]
 80117f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80117fa:	693a      	ldr	r2, [r7, #16]
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	429a      	cmp	r2, r3
 8011800:	d203      	bcs.n	801180a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011802:	4a2e      	ldr	r2, [pc, #184]	@ (80118bc <xTaskIncrementTick+0x15c>)
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011808:	e02f      	b.n	801186a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801180a:	68bb      	ldr	r3, [r7, #8]
 801180c:	3304      	adds	r3, #4
 801180e:	4618      	mov	r0, r3
 8011810:	f7fe faf2 	bl	800fdf8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011814:	68bb      	ldr	r3, [r7, #8]
 8011816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011818:	2b00      	cmp	r3, #0
 801181a:	d004      	beq.n	8011826 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801181c:	68bb      	ldr	r3, [r7, #8]
 801181e:	3318      	adds	r3, #24
 8011820:	4618      	mov	r0, r3
 8011822:	f7fe fae9 	bl	800fdf8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011826:	68bb      	ldr	r3, [r7, #8]
 8011828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801182a:	4b25      	ldr	r3, [pc, #148]	@ (80118c0 <xTaskIncrementTick+0x160>)
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	429a      	cmp	r2, r3
 8011830:	d903      	bls.n	801183a <xTaskIncrementTick+0xda>
 8011832:	68bb      	ldr	r3, [r7, #8]
 8011834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011836:	4a22      	ldr	r2, [pc, #136]	@ (80118c0 <xTaskIncrementTick+0x160>)
 8011838:	6013      	str	r3, [r2, #0]
 801183a:	68bb      	ldr	r3, [r7, #8]
 801183c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801183e:	4613      	mov	r3, r2
 8011840:	009b      	lsls	r3, r3, #2
 8011842:	4413      	add	r3, r2
 8011844:	009b      	lsls	r3, r3, #2
 8011846:	4a1f      	ldr	r2, [pc, #124]	@ (80118c4 <xTaskIncrementTick+0x164>)
 8011848:	441a      	add	r2, r3
 801184a:	68bb      	ldr	r3, [r7, #8]
 801184c:	3304      	adds	r3, #4
 801184e:	4619      	mov	r1, r3
 8011850:	4610      	mov	r0, r2
 8011852:	f7fe fa74 	bl	800fd3e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011856:	68bb      	ldr	r3, [r7, #8]
 8011858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801185a:	4b1b      	ldr	r3, [pc, #108]	@ (80118c8 <xTaskIncrementTick+0x168>)
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011860:	429a      	cmp	r2, r3
 8011862:	d3b8      	bcc.n	80117d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011864:	2301      	movs	r3, #1
 8011866:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011868:	e7b5      	b.n	80117d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801186a:	4b17      	ldr	r3, [pc, #92]	@ (80118c8 <xTaskIncrementTick+0x168>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011870:	4914      	ldr	r1, [pc, #80]	@ (80118c4 <xTaskIncrementTick+0x164>)
 8011872:	4613      	mov	r3, r2
 8011874:	009b      	lsls	r3, r3, #2
 8011876:	4413      	add	r3, r2
 8011878:	009b      	lsls	r3, r3, #2
 801187a:	440b      	add	r3, r1
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	2b01      	cmp	r3, #1
 8011880:	d901      	bls.n	8011886 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011882:	2301      	movs	r3, #1
 8011884:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011886:	4b11      	ldr	r3, [pc, #68]	@ (80118cc <xTaskIncrementTick+0x16c>)
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d007      	beq.n	801189e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 801188e:	2301      	movs	r3, #1
 8011890:	617b      	str	r3, [r7, #20]
 8011892:	e004      	b.n	801189e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011894:	4b0e      	ldr	r3, [pc, #56]	@ (80118d0 <xTaskIncrementTick+0x170>)
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	3301      	adds	r3, #1
 801189a:	4a0d      	ldr	r2, [pc, #52]	@ (80118d0 <xTaskIncrementTick+0x170>)
 801189c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801189e:	697b      	ldr	r3, [r7, #20]
}
 80118a0:	4618      	mov	r0, r3
 80118a2:	3718      	adds	r7, #24
 80118a4:	46bd      	mov	sp, r7
 80118a6:	bd80      	pop	{r7, pc}
 80118a8:	20007250 	.word	0x20007250
 80118ac:	2000722c 	.word	0x2000722c
 80118b0:	200071e0 	.word	0x200071e0
 80118b4:	200071e4 	.word	0x200071e4
 80118b8:	20007240 	.word	0x20007240
 80118bc:	20007248 	.word	0x20007248
 80118c0:	20007230 	.word	0x20007230
 80118c4:	20006d58 	.word	0x20006d58
 80118c8:	20006d54 	.word	0x20006d54
 80118cc:	2000723c 	.word	0x2000723c
 80118d0:	20007238 	.word	0x20007238

080118d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80118d4:	b480      	push	{r7}
 80118d6:	b085      	sub	sp, #20
 80118d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80118da:	4b2b      	ldr	r3, [pc, #172]	@ (8011988 <vTaskSwitchContext+0xb4>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d003      	beq.n	80118ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80118e2:	4b2a      	ldr	r3, [pc, #168]	@ (801198c <vTaskSwitchContext+0xb8>)
 80118e4:	2201      	movs	r2, #1
 80118e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80118e8:	e047      	b.n	801197a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80118ea:	4b28      	ldr	r3, [pc, #160]	@ (801198c <vTaskSwitchContext+0xb8>)
 80118ec:	2200      	movs	r2, #0
 80118ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80118f0:	4b27      	ldr	r3, [pc, #156]	@ (8011990 <vTaskSwitchContext+0xbc>)
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	60fb      	str	r3, [r7, #12]
 80118f6:	e011      	b.n	801191c <vTaskSwitchContext+0x48>
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d10b      	bne.n	8011916 <vTaskSwitchContext+0x42>
	__asm volatile
 80118fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011902:	f383 8811 	msr	BASEPRI, r3
 8011906:	f3bf 8f6f 	isb	sy
 801190a:	f3bf 8f4f 	dsb	sy
 801190e:	607b      	str	r3, [r7, #4]
}
 8011910:	bf00      	nop
 8011912:	bf00      	nop
 8011914:	e7fd      	b.n	8011912 <vTaskSwitchContext+0x3e>
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	3b01      	subs	r3, #1
 801191a:	60fb      	str	r3, [r7, #12]
 801191c:	491d      	ldr	r1, [pc, #116]	@ (8011994 <vTaskSwitchContext+0xc0>)
 801191e:	68fa      	ldr	r2, [r7, #12]
 8011920:	4613      	mov	r3, r2
 8011922:	009b      	lsls	r3, r3, #2
 8011924:	4413      	add	r3, r2
 8011926:	009b      	lsls	r3, r3, #2
 8011928:	440b      	add	r3, r1
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d0e3      	beq.n	80118f8 <vTaskSwitchContext+0x24>
 8011930:	68fa      	ldr	r2, [r7, #12]
 8011932:	4613      	mov	r3, r2
 8011934:	009b      	lsls	r3, r3, #2
 8011936:	4413      	add	r3, r2
 8011938:	009b      	lsls	r3, r3, #2
 801193a:	4a16      	ldr	r2, [pc, #88]	@ (8011994 <vTaskSwitchContext+0xc0>)
 801193c:	4413      	add	r3, r2
 801193e:	60bb      	str	r3, [r7, #8]
 8011940:	68bb      	ldr	r3, [r7, #8]
 8011942:	685b      	ldr	r3, [r3, #4]
 8011944:	685a      	ldr	r2, [r3, #4]
 8011946:	68bb      	ldr	r3, [r7, #8]
 8011948:	605a      	str	r2, [r3, #4]
 801194a:	68bb      	ldr	r3, [r7, #8]
 801194c:	685a      	ldr	r2, [r3, #4]
 801194e:	68bb      	ldr	r3, [r7, #8]
 8011950:	3308      	adds	r3, #8
 8011952:	429a      	cmp	r2, r3
 8011954:	d104      	bne.n	8011960 <vTaskSwitchContext+0x8c>
 8011956:	68bb      	ldr	r3, [r7, #8]
 8011958:	685b      	ldr	r3, [r3, #4]
 801195a:	685a      	ldr	r2, [r3, #4]
 801195c:	68bb      	ldr	r3, [r7, #8]
 801195e:	605a      	str	r2, [r3, #4]
 8011960:	68bb      	ldr	r3, [r7, #8]
 8011962:	685b      	ldr	r3, [r3, #4]
 8011964:	68db      	ldr	r3, [r3, #12]
 8011966:	4a0c      	ldr	r2, [pc, #48]	@ (8011998 <vTaskSwitchContext+0xc4>)
 8011968:	6013      	str	r3, [r2, #0]
 801196a:	4a09      	ldr	r2, [pc, #36]	@ (8011990 <vTaskSwitchContext+0xbc>)
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011970:	4b09      	ldr	r3, [pc, #36]	@ (8011998 <vTaskSwitchContext+0xc4>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	3354      	adds	r3, #84	@ 0x54
 8011976:	4a09      	ldr	r2, [pc, #36]	@ (801199c <vTaskSwitchContext+0xc8>)
 8011978:	6013      	str	r3, [r2, #0]
}
 801197a:	bf00      	nop
 801197c:	3714      	adds	r7, #20
 801197e:	46bd      	mov	sp, r7
 8011980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011984:	4770      	bx	lr
 8011986:	bf00      	nop
 8011988:	20007250 	.word	0x20007250
 801198c:	2000723c 	.word	0x2000723c
 8011990:	20007230 	.word	0x20007230
 8011994:	20006d58 	.word	0x20006d58
 8011998:	20006d54 	.word	0x20006d54
 801199c:	20000044 	.word	0x20000044

080119a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80119a0:	b580      	push	{r7, lr}
 80119a2:	b084      	sub	sp, #16
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
 80119a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d10b      	bne.n	80119c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80119b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119b4:	f383 8811 	msr	BASEPRI, r3
 80119b8:	f3bf 8f6f 	isb	sy
 80119bc:	f3bf 8f4f 	dsb	sy
 80119c0:	60fb      	str	r3, [r7, #12]
}
 80119c2:	bf00      	nop
 80119c4:	bf00      	nop
 80119c6:	e7fd      	b.n	80119c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80119c8:	4b07      	ldr	r3, [pc, #28]	@ (80119e8 <vTaskPlaceOnEventList+0x48>)
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	3318      	adds	r3, #24
 80119ce:	4619      	mov	r1, r3
 80119d0:	6878      	ldr	r0, [r7, #4]
 80119d2:	f7fe f9d8 	bl	800fd86 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80119d6:	2101      	movs	r1, #1
 80119d8:	6838      	ldr	r0, [r7, #0]
 80119da:	f000 fe59 	bl	8012690 <prvAddCurrentTaskToDelayedList>
}
 80119de:	bf00      	nop
 80119e0:	3710      	adds	r7, #16
 80119e2:	46bd      	mov	sp, r7
 80119e4:	bd80      	pop	{r7, pc}
 80119e6:	bf00      	nop
 80119e8:	20006d54 	.word	0x20006d54

080119ec <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b086      	sub	sp, #24
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	60f8      	str	r0, [r7, #12]
 80119f4:	60b9      	str	r1, [r7, #8]
 80119f6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d10b      	bne.n	8011a16 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 80119fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a02:	f383 8811 	msr	BASEPRI, r3
 8011a06:	f3bf 8f6f 	isb	sy
 8011a0a:	f3bf 8f4f 	dsb	sy
 8011a0e:	617b      	str	r3, [r7, #20]
}
 8011a10:	bf00      	nop
 8011a12:	bf00      	nop
 8011a14:	e7fd      	b.n	8011a12 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8011a16:	4b12      	ldr	r3, [pc, #72]	@ (8011a60 <vTaskPlaceOnUnorderedEventList+0x74>)
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d10b      	bne.n	8011a36 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8011a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a22:	f383 8811 	msr	BASEPRI, r3
 8011a26:	f3bf 8f6f 	isb	sy
 8011a2a:	f3bf 8f4f 	dsb	sy
 8011a2e:	613b      	str	r3, [r7, #16]
}
 8011a30:	bf00      	nop
 8011a32:	bf00      	nop
 8011a34:	e7fd      	b.n	8011a32 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8011a36:	4b0b      	ldr	r3, [pc, #44]	@ (8011a64 <vTaskPlaceOnUnorderedEventList+0x78>)
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	68ba      	ldr	r2, [r7, #8]
 8011a3c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8011a40:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011a42:	4b08      	ldr	r3, [pc, #32]	@ (8011a64 <vTaskPlaceOnUnorderedEventList+0x78>)
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	3318      	adds	r3, #24
 8011a48:	4619      	mov	r1, r3
 8011a4a:	68f8      	ldr	r0, [r7, #12]
 8011a4c:	f7fe f977 	bl	800fd3e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011a50:	2101      	movs	r1, #1
 8011a52:	6878      	ldr	r0, [r7, #4]
 8011a54:	f000 fe1c 	bl	8012690 <prvAddCurrentTaskToDelayedList>
}
 8011a58:	bf00      	nop
 8011a5a:	3718      	adds	r7, #24
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}
 8011a60:	20007250 	.word	0x20007250
 8011a64:	20006d54 	.word	0x20006d54

08011a68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b086      	sub	sp, #24
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	60f8      	str	r0, [r7, #12]
 8011a70:	60b9      	str	r1, [r7, #8]
 8011a72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d10b      	bne.n	8011a92 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a7e:	f383 8811 	msr	BASEPRI, r3
 8011a82:	f3bf 8f6f 	isb	sy
 8011a86:	f3bf 8f4f 	dsb	sy
 8011a8a:	617b      	str	r3, [r7, #20]
}
 8011a8c:	bf00      	nop
 8011a8e:	bf00      	nop
 8011a90:	e7fd      	b.n	8011a8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011a92:	4b0a      	ldr	r3, [pc, #40]	@ (8011abc <vTaskPlaceOnEventListRestricted+0x54>)
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	3318      	adds	r3, #24
 8011a98:	4619      	mov	r1, r3
 8011a9a:	68f8      	ldr	r0, [r7, #12]
 8011a9c:	f7fe f94f 	bl	800fd3e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d002      	beq.n	8011aac <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8011aaa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011aac:	6879      	ldr	r1, [r7, #4]
 8011aae:	68b8      	ldr	r0, [r7, #8]
 8011ab0:	f000 fdee 	bl	8012690 <prvAddCurrentTaskToDelayedList>
	}
 8011ab4:	bf00      	nop
 8011ab6:	3718      	adds	r7, #24
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	bd80      	pop	{r7, pc}
 8011abc:	20006d54 	.word	0x20006d54

08011ac0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b086      	sub	sp, #24
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	68db      	ldr	r3, [r3, #12]
 8011acc:	68db      	ldr	r3, [r3, #12]
 8011ace:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011ad0:	693b      	ldr	r3, [r7, #16]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d10b      	bne.n	8011aee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ada:	f383 8811 	msr	BASEPRI, r3
 8011ade:	f3bf 8f6f 	isb	sy
 8011ae2:	f3bf 8f4f 	dsb	sy
 8011ae6:	60fb      	str	r3, [r7, #12]
}
 8011ae8:	bf00      	nop
 8011aea:	bf00      	nop
 8011aec:	e7fd      	b.n	8011aea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011aee:	693b      	ldr	r3, [r7, #16]
 8011af0:	3318      	adds	r3, #24
 8011af2:	4618      	mov	r0, r3
 8011af4:	f7fe f980 	bl	800fdf8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011af8:	4b1d      	ldr	r3, [pc, #116]	@ (8011b70 <xTaskRemoveFromEventList+0xb0>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d11d      	bne.n	8011b3c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011b00:	693b      	ldr	r3, [r7, #16]
 8011b02:	3304      	adds	r3, #4
 8011b04:	4618      	mov	r0, r3
 8011b06:	f7fe f977 	bl	800fdf8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011b0a:	693b      	ldr	r3, [r7, #16]
 8011b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b0e:	4b19      	ldr	r3, [pc, #100]	@ (8011b74 <xTaskRemoveFromEventList+0xb4>)
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	429a      	cmp	r2, r3
 8011b14:	d903      	bls.n	8011b1e <xTaskRemoveFromEventList+0x5e>
 8011b16:	693b      	ldr	r3, [r7, #16]
 8011b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b1a:	4a16      	ldr	r2, [pc, #88]	@ (8011b74 <xTaskRemoveFromEventList+0xb4>)
 8011b1c:	6013      	str	r3, [r2, #0]
 8011b1e:	693b      	ldr	r3, [r7, #16]
 8011b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b22:	4613      	mov	r3, r2
 8011b24:	009b      	lsls	r3, r3, #2
 8011b26:	4413      	add	r3, r2
 8011b28:	009b      	lsls	r3, r3, #2
 8011b2a:	4a13      	ldr	r2, [pc, #76]	@ (8011b78 <xTaskRemoveFromEventList+0xb8>)
 8011b2c:	441a      	add	r2, r3
 8011b2e:	693b      	ldr	r3, [r7, #16]
 8011b30:	3304      	adds	r3, #4
 8011b32:	4619      	mov	r1, r3
 8011b34:	4610      	mov	r0, r2
 8011b36:	f7fe f902 	bl	800fd3e <vListInsertEnd>
 8011b3a:	e005      	b.n	8011b48 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011b3c:	693b      	ldr	r3, [r7, #16]
 8011b3e:	3318      	adds	r3, #24
 8011b40:	4619      	mov	r1, r3
 8011b42:	480e      	ldr	r0, [pc, #56]	@ (8011b7c <xTaskRemoveFromEventList+0xbc>)
 8011b44:	f7fe f8fb 	bl	800fd3e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8011b80 <xTaskRemoveFromEventList+0xc0>)
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d905      	bls.n	8011b62 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011b56:	2301      	movs	r3, #1
 8011b58:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8011b84 <xTaskRemoveFromEventList+0xc4>)
 8011b5c:	2201      	movs	r2, #1
 8011b5e:	601a      	str	r2, [r3, #0]
 8011b60:	e001      	b.n	8011b66 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011b62:	2300      	movs	r3, #0
 8011b64:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011b66:	697b      	ldr	r3, [r7, #20]
}
 8011b68:	4618      	mov	r0, r3
 8011b6a:	3718      	adds	r7, #24
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	bd80      	pop	{r7, pc}
 8011b70:	20007250 	.word	0x20007250
 8011b74:	20007230 	.word	0x20007230
 8011b78:	20006d58 	.word	0x20006d58
 8011b7c:	200071e8 	.word	0x200071e8
 8011b80:	20006d54 	.word	0x20006d54
 8011b84:	2000723c 	.word	0x2000723c

08011b88 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	b086      	sub	sp, #24
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	6078      	str	r0, [r7, #4]
 8011b90:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8011b92:	4b2a      	ldr	r3, [pc, #168]	@ (8011c3c <vTaskRemoveFromUnorderedEventList+0xb4>)
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d10b      	bne.n	8011bb2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8011b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b9e:	f383 8811 	msr	BASEPRI, r3
 8011ba2:	f3bf 8f6f 	isb	sy
 8011ba6:	f3bf 8f4f 	dsb	sy
 8011baa:	613b      	str	r3, [r7, #16]
}
 8011bac:	bf00      	nop
 8011bae:	bf00      	nop
 8011bb0:	e7fd      	b.n	8011bae <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8011bb2:	683b      	ldr	r3, [r7, #0]
 8011bb4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	68db      	ldr	r3, [r3, #12]
 8011bc0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8011bc2:	697b      	ldr	r3, [r7, #20]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d10b      	bne.n	8011be0 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8011bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bcc:	f383 8811 	msr	BASEPRI, r3
 8011bd0:	f3bf 8f6f 	isb	sy
 8011bd4:	f3bf 8f4f 	dsb	sy
 8011bd8:	60fb      	str	r3, [r7, #12]
}
 8011bda:	bf00      	nop
 8011bdc:	bf00      	nop
 8011bde:	e7fd      	b.n	8011bdc <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8011be0:	6878      	ldr	r0, [r7, #4]
 8011be2:	f7fe f909 	bl	800fdf8 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011be6:	697b      	ldr	r3, [r7, #20]
 8011be8:	3304      	adds	r3, #4
 8011bea:	4618      	mov	r0, r3
 8011bec:	f7fe f904 	bl	800fdf8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8011bf0:	697b      	ldr	r3, [r7, #20]
 8011bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011bf4:	4b12      	ldr	r3, [pc, #72]	@ (8011c40 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	429a      	cmp	r2, r3
 8011bfa:	d903      	bls.n	8011c04 <vTaskRemoveFromUnorderedEventList+0x7c>
 8011bfc:	697b      	ldr	r3, [r7, #20]
 8011bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c00:	4a0f      	ldr	r2, [pc, #60]	@ (8011c40 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8011c02:	6013      	str	r3, [r2, #0]
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c08:	4613      	mov	r3, r2
 8011c0a:	009b      	lsls	r3, r3, #2
 8011c0c:	4413      	add	r3, r2
 8011c0e:	009b      	lsls	r3, r3, #2
 8011c10:	4a0c      	ldr	r2, [pc, #48]	@ (8011c44 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8011c12:	441a      	add	r2, r3
 8011c14:	697b      	ldr	r3, [r7, #20]
 8011c16:	3304      	adds	r3, #4
 8011c18:	4619      	mov	r1, r3
 8011c1a:	4610      	mov	r0, r2
 8011c1c:	f7fe f88f 	bl	800fd3e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011c20:	697b      	ldr	r3, [r7, #20]
 8011c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c24:	4b08      	ldr	r3, [pc, #32]	@ (8011c48 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c2a:	429a      	cmp	r2, r3
 8011c2c:	d902      	bls.n	8011c34 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8011c2e:	4b07      	ldr	r3, [pc, #28]	@ (8011c4c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8011c30:	2201      	movs	r2, #1
 8011c32:	601a      	str	r2, [r3, #0]
	}
}
 8011c34:	bf00      	nop
 8011c36:	3718      	adds	r7, #24
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}
 8011c3c:	20007250 	.word	0x20007250
 8011c40:	20007230 	.word	0x20007230
 8011c44:	20006d58 	.word	0x20006d58
 8011c48:	20006d54 	.word	0x20006d54
 8011c4c:	2000723c 	.word	0x2000723c

08011c50 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011c50:	b480      	push	{r7}
 8011c52:	b083      	sub	sp, #12
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011c58:	4b06      	ldr	r3, [pc, #24]	@ (8011c74 <vTaskInternalSetTimeOutState+0x24>)
 8011c5a:	681a      	ldr	r2, [r3, #0]
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011c60:	4b05      	ldr	r3, [pc, #20]	@ (8011c78 <vTaskInternalSetTimeOutState+0x28>)
 8011c62:	681a      	ldr	r2, [r3, #0]
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	605a      	str	r2, [r3, #4]
}
 8011c68:	bf00      	nop
 8011c6a:	370c      	adds	r7, #12
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c72:	4770      	bx	lr
 8011c74:	20007240 	.word	0x20007240
 8011c78:	2000722c 	.word	0x2000722c

08011c7c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	b088      	sub	sp, #32
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	6078      	str	r0, [r7, #4]
 8011c84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d10b      	bne.n	8011ca4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c90:	f383 8811 	msr	BASEPRI, r3
 8011c94:	f3bf 8f6f 	isb	sy
 8011c98:	f3bf 8f4f 	dsb	sy
 8011c9c:	613b      	str	r3, [r7, #16]
}
 8011c9e:	bf00      	nop
 8011ca0:	bf00      	nop
 8011ca2:	e7fd      	b.n	8011ca0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011ca4:	683b      	ldr	r3, [r7, #0]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d10b      	bne.n	8011cc2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cae:	f383 8811 	msr	BASEPRI, r3
 8011cb2:	f3bf 8f6f 	isb	sy
 8011cb6:	f3bf 8f4f 	dsb	sy
 8011cba:	60fb      	str	r3, [r7, #12]
}
 8011cbc:	bf00      	nop
 8011cbe:	bf00      	nop
 8011cc0:	e7fd      	b.n	8011cbe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011cc2:	f001 f9e1 	bl	8013088 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8011d3c <xTaskCheckForTimeOut+0xc0>)
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	685b      	ldr	r3, [r3, #4]
 8011cd0:	69ba      	ldr	r2, [r7, #24]
 8011cd2:	1ad3      	subs	r3, r2, r3
 8011cd4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011cd6:	683b      	ldr	r3, [r7, #0]
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cde:	d102      	bne.n	8011ce6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	61fb      	str	r3, [r7, #28]
 8011ce4:	e023      	b.n	8011d2e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681a      	ldr	r2, [r3, #0]
 8011cea:	4b15      	ldr	r3, [pc, #84]	@ (8011d40 <xTaskCheckForTimeOut+0xc4>)
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	d007      	beq.n	8011d02 <xTaskCheckForTimeOut+0x86>
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	685b      	ldr	r3, [r3, #4]
 8011cf6:	69ba      	ldr	r2, [r7, #24]
 8011cf8:	429a      	cmp	r2, r3
 8011cfa:	d302      	bcc.n	8011d02 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011cfc:	2301      	movs	r3, #1
 8011cfe:	61fb      	str	r3, [r7, #28]
 8011d00:	e015      	b.n	8011d2e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	697a      	ldr	r2, [r7, #20]
 8011d08:	429a      	cmp	r2, r3
 8011d0a:	d20b      	bcs.n	8011d24 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011d0c:	683b      	ldr	r3, [r7, #0]
 8011d0e:	681a      	ldr	r2, [r3, #0]
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	1ad2      	subs	r2, r2, r3
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011d18:	6878      	ldr	r0, [r7, #4]
 8011d1a:	f7ff ff99 	bl	8011c50 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011d1e:	2300      	movs	r3, #0
 8011d20:	61fb      	str	r3, [r7, #28]
 8011d22:	e004      	b.n	8011d2e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	2200      	movs	r2, #0
 8011d28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011d2e:	f001 f9dd 	bl	80130ec <vPortExitCritical>

	return xReturn;
 8011d32:	69fb      	ldr	r3, [r7, #28]
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3720      	adds	r7, #32
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}
 8011d3c:	2000722c 	.word	0x2000722c
 8011d40:	20007240 	.word	0x20007240

08011d44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011d44:	b480      	push	{r7}
 8011d46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011d48:	4b03      	ldr	r3, [pc, #12]	@ (8011d58 <vTaskMissedYield+0x14>)
 8011d4a:	2201      	movs	r2, #1
 8011d4c:	601a      	str	r2, [r3, #0]
}
 8011d4e:	bf00      	nop
 8011d50:	46bd      	mov	sp, r7
 8011d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d56:	4770      	bx	lr
 8011d58:	2000723c 	.word	0x2000723c

08011d5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011d5c:	b580      	push	{r7, lr}
 8011d5e:	b082      	sub	sp, #8
 8011d60:	af00      	add	r7, sp, #0
 8011d62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011d64:	f000 f852 	bl	8011e0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011d68:	4b06      	ldr	r3, [pc, #24]	@ (8011d84 <prvIdleTask+0x28>)
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	2b01      	cmp	r3, #1
 8011d6e:	d9f9      	bls.n	8011d64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011d70:	4b05      	ldr	r3, [pc, #20]	@ (8011d88 <prvIdleTask+0x2c>)
 8011d72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d76:	601a      	str	r2, [r3, #0]
 8011d78:	f3bf 8f4f 	dsb	sy
 8011d7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011d80:	e7f0      	b.n	8011d64 <prvIdleTask+0x8>
 8011d82:	bf00      	nop
 8011d84:	20006d58 	.word	0x20006d58
 8011d88:	e000ed04 	.word	0xe000ed04

08011d8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b082      	sub	sp, #8
 8011d90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011d92:	2300      	movs	r3, #0
 8011d94:	607b      	str	r3, [r7, #4]
 8011d96:	e00c      	b.n	8011db2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011d98:	687a      	ldr	r2, [r7, #4]
 8011d9a:	4613      	mov	r3, r2
 8011d9c:	009b      	lsls	r3, r3, #2
 8011d9e:	4413      	add	r3, r2
 8011da0:	009b      	lsls	r3, r3, #2
 8011da2:	4a12      	ldr	r2, [pc, #72]	@ (8011dec <prvInitialiseTaskLists+0x60>)
 8011da4:	4413      	add	r3, r2
 8011da6:	4618      	mov	r0, r3
 8011da8:	f7fd ff9c 	bl	800fce4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	3301      	adds	r3, #1
 8011db0:	607b      	str	r3, [r7, #4]
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	2b37      	cmp	r3, #55	@ 0x37
 8011db6:	d9ef      	bls.n	8011d98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011db8:	480d      	ldr	r0, [pc, #52]	@ (8011df0 <prvInitialiseTaskLists+0x64>)
 8011dba:	f7fd ff93 	bl	800fce4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011dbe:	480d      	ldr	r0, [pc, #52]	@ (8011df4 <prvInitialiseTaskLists+0x68>)
 8011dc0:	f7fd ff90 	bl	800fce4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011dc4:	480c      	ldr	r0, [pc, #48]	@ (8011df8 <prvInitialiseTaskLists+0x6c>)
 8011dc6:	f7fd ff8d 	bl	800fce4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011dca:	480c      	ldr	r0, [pc, #48]	@ (8011dfc <prvInitialiseTaskLists+0x70>)
 8011dcc:	f7fd ff8a 	bl	800fce4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011dd0:	480b      	ldr	r0, [pc, #44]	@ (8011e00 <prvInitialiseTaskLists+0x74>)
 8011dd2:	f7fd ff87 	bl	800fce4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8011e04 <prvInitialiseTaskLists+0x78>)
 8011dd8:	4a05      	ldr	r2, [pc, #20]	@ (8011df0 <prvInitialiseTaskLists+0x64>)
 8011dda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8011e08 <prvInitialiseTaskLists+0x7c>)
 8011dde:	4a05      	ldr	r2, [pc, #20]	@ (8011df4 <prvInitialiseTaskLists+0x68>)
 8011de0:	601a      	str	r2, [r3, #0]
}
 8011de2:	bf00      	nop
 8011de4:	3708      	adds	r7, #8
 8011de6:	46bd      	mov	sp, r7
 8011de8:	bd80      	pop	{r7, pc}
 8011dea:	bf00      	nop
 8011dec:	20006d58 	.word	0x20006d58
 8011df0:	200071b8 	.word	0x200071b8
 8011df4:	200071cc 	.word	0x200071cc
 8011df8:	200071e8 	.word	0x200071e8
 8011dfc:	200071fc 	.word	0x200071fc
 8011e00:	20007214 	.word	0x20007214
 8011e04:	200071e0 	.word	0x200071e0
 8011e08:	200071e4 	.word	0x200071e4

08011e0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011e0c:	b580      	push	{r7, lr}
 8011e0e:	b082      	sub	sp, #8
 8011e10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011e12:	e019      	b.n	8011e48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011e14:	f001 f938 	bl	8013088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e18:	4b10      	ldr	r3, [pc, #64]	@ (8011e5c <prvCheckTasksWaitingTermination+0x50>)
 8011e1a:	68db      	ldr	r3, [r3, #12]
 8011e1c:	68db      	ldr	r3, [r3, #12]
 8011e1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	3304      	adds	r3, #4
 8011e24:	4618      	mov	r0, r3
 8011e26:	f7fd ffe7 	bl	800fdf8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8011e60 <prvCheckTasksWaitingTermination+0x54>)
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	3b01      	subs	r3, #1
 8011e30:	4a0b      	ldr	r2, [pc, #44]	@ (8011e60 <prvCheckTasksWaitingTermination+0x54>)
 8011e32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011e34:	4b0b      	ldr	r3, [pc, #44]	@ (8011e64 <prvCheckTasksWaitingTermination+0x58>)
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	3b01      	subs	r3, #1
 8011e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8011e64 <prvCheckTasksWaitingTermination+0x58>)
 8011e3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011e3e:	f001 f955 	bl	80130ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011e42:	6878      	ldr	r0, [r7, #4]
 8011e44:	f000 f810 	bl	8011e68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011e48:	4b06      	ldr	r3, [pc, #24]	@ (8011e64 <prvCheckTasksWaitingTermination+0x58>)
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d1e1      	bne.n	8011e14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011e50:	bf00      	nop
 8011e52:	bf00      	nop
 8011e54:	3708      	adds	r7, #8
 8011e56:	46bd      	mov	sp, r7
 8011e58:	bd80      	pop	{r7, pc}
 8011e5a:	bf00      	nop
 8011e5c:	200071fc 	.word	0x200071fc
 8011e60:	20007228 	.word	0x20007228
 8011e64:	20007210 	.word	0x20007210

08011e68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b084      	sub	sp, #16
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	3354      	adds	r3, #84	@ 0x54
 8011e74:	4618      	mov	r0, r3
 8011e76:	f00c fbeb 	bl	801e650 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d108      	bne.n	8011e96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e88:	4618      	mov	r0, r3
 8011e8a:	f001 faed 	bl	8013468 <vPortFree>
				vPortFree( pxTCB );
 8011e8e:	6878      	ldr	r0, [r7, #4]
 8011e90:	f001 faea 	bl	8013468 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011e94:	e019      	b.n	8011eca <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011e9c:	2b01      	cmp	r3, #1
 8011e9e:	d103      	bne.n	8011ea8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f001 fae1 	bl	8013468 <vPortFree>
	}
 8011ea6:	e010      	b.n	8011eca <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011eae:	2b02      	cmp	r3, #2
 8011eb0:	d00b      	beq.n	8011eca <prvDeleteTCB+0x62>
	__asm volatile
 8011eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eb6:	f383 8811 	msr	BASEPRI, r3
 8011eba:	f3bf 8f6f 	isb	sy
 8011ebe:	f3bf 8f4f 	dsb	sy
 8011ec2:	60fb      	str	r3, [r7, #12]
}
 8011ec4:	bf00      	nop
 8011ec6:	bf00      	nop
 8011ec8:	e7fd      	b.n	8011ec6 <prvDeleteTCB+0x5e>
	}
 8011eca:	bf00      	nop
 8011ecc:	3710      	adds	r7, #16
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}
	...

08011ed4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011ed4:	b480      	push	{r7}
 8011ed6:	b083      	sub	sp, #12
 8011ed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011eda:	4b0c      	ldr	r3, [pc, #48]	@ (8011f0c <prvResetNextTaskUnblockTime+0x38>)
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d104      	bne.n	8011eee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8011f10 <prvResetNextTaskUnblockTime+0x3c>)
 8011ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8011eea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011eec:	e008      	b.n	8011f00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011eee:	4b07      	ldr	r3, [pc, #28]	@ (8011f0c <prvResetNextTaskUnblockTime+0x38>)
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	68db      	ldr	r3, [r3, #12]
 8011ef4:	68db      	ldr	r3, [r3, #12]
 8011ef6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	4a04      	ldr	r2, [pc, #16]	@ (8011f10 <prvResetNextTaskUnblockTime+0x3c>)
 8011efe:	6013      	str	r3, [r2, #0]
}
 8011f00:	bf00      	nop
 8011f02:	370c      	adds	r7, #12
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	4770      	bx	lr
 8011f0c:	200071e0 	.word	0x200071e0
 8011f10:	20007248 	.word	0x20007248

08011f14 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011f14:	b480      	push	{r7}
 8011f16:	b083      	sub	sp, #12
 8011f18:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8011f1a:	4b05      	ldr	r3, [pc, #20]	@ (8011f30 <xTaskGetCurrentTaskHandle+0x1c>)
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011f20:	687b      	ldr	r3, [r7, #4]
	}
 8011f22:	4618      	mov	r0, r3
 8011f24:	370c      	adds	r7, #12
 8011f26:	46bd      	mov	sp, r7
 8011f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2c:	4770      	bx	lr
 8011f2e:	bf00      	nop
 8011f30:	20006d54 	.word	0x20006d54

08011f34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011f34:	b480      	push	{r7}
 8011f36:	b083      	sub	sp, #12
 8011f38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8011f68 <xTaskGetSchedulerState+0x34>)
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d102      	bne.n	8011f48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011f42:	2301      	movs	r3, #1
 8011f44:	607b      	str	r3, [r7, #4]
 8011f46:	e008      	b.n	8011f5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011f48:	4b08      	ldr	r3, [pc, #32]	@ (8011f6c <xTaskGetSchedulerState+0x38>)
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d102      	bne.n	8011f56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011f50:	2302      	movs	r3, #2
 8011f52:	607b      	str	r3, [r7, #4]
 8011f54:	e001      	b.n	8011f5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011f56:	2300      	movs	r3, #0
 8011f58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011f5a:	687b      	ldr	r3, [r7, #4]
	}
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	370c      	adds	r7, #12
 8011f60:	46bd      	mov	sp, r7
 8011f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f66:	4770      	bx	lr
 8011f68:	20007234 	.word	0x20007234
 8011f6c:	20007250 	.word	0x20007250

08011f70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011f70:	b580      	push	{r7, lr}
 8011f72:	b084      	sub	sp, #16
 8011f74:	af00      	add	r7, sp, #0
 8011f76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d051      	beq.n	801202a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011f86:	68bb      	ldr	r3, [r7, #8]
 8011f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8012034 <xTaskPriorityInherit+0xc4>)
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f90:	429a      	cmp	r2, r3
 8011f92:	d241      	bcs.n	8012018 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011f94:	68bb      	ldr	r3, [r7, #8]
 8011f96:	699b      	ldr	r3, [r3, #24]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	db06      	blt.n	8011faa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011f9c:	4b25      	ldr	r3, [pc, #148]	@ (8012034 <xTaskPriorityInherit+0xc4>)
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fa2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011fa6:	68bb      	ldr	r3, [r7, #8]
 8011fa8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011faa:	68bb      	ldr	r3, [r7, #8]
 8011fac:	6959      	ldr	r1, [r3, #20]
 8011fae:	68bb      	ldr	r3, [r7, #8]
 8011fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fb2:	4613      	mov	r3, r2
 8011fb4:	009b      	lsls	r3, r3, #2
 8011fb6:	4413      	add	r3, r2
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	4a1f      	ldr	r2, [pc, #124]	@ (8012038 <xTaskPriorityInherit+0xc8>)
 8011fbc:	4413      	add	r3, r2
 8011fbe:	4299      	cmp	r1, r3
 8011fc0:	d122      	bne.n	8012008 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011fc2:	68bb      	ldr	r3, [r7, #8]
 8011fc4:	3304      	adds	r3, #4
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	f7fd ff16 	bl	800fdf8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011fcc:	4b19      	ldr	r3, [pc, #100]	@ (8012034 <xTaskPriorityInherit+0xc4>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fd2:	68bb      	ldr	r3, [r7, #8]
 8011fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011fd6:	68bb      	ldr	r3, [r7, #8]
 8011fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fda:	4b18      	ldr	r3, [pc, #96]	@ (801203c <xTaskPriorityInherit+0xcc>)
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	429a      	cmp	r2, r3
 8011fe0:	d903      	bls.n	8011fea <xTaskPriorityInherit+0x7a>
 8011fe2:	68bb      	ldr	r3, [r7, #8]
 8011fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fe6:	4a15      	ldr	r2, [pc, #84]	@ (801203c <xTaskPriorityInherit+0xcc>)
 8011fe8:	6013      	str	r3, [r2, #0]
 8011fea:	68bb      	ldr	r3, [r7, #8]
 8011fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fee:	4613      	mov	r3, r2
 8011ff0:	009b      	lsls	r3, r3, #2
 8011ff2:	4413      	add	r3, r2
 8011ff4:	009b      	lsls	r3, r3, #2
 8011ff6:	4a10      	ldr	r2, [pc, #64]	@ (8012038 <xTaskPriorityInherit+0xc8>)
 8011ff8:	441a      	add	r2, r3
 8011ffa:	68bb      	ldr	r3, [r7, #8]
 8011ffc:	3304      	adds	r3, #4
 8011ffe:	4619      	mov	r1, r3
 8012000:	4610      	mov	r0, r2
 8012002:	f7fd fe9c 	bl	800fd3e <vListInsertEnd>
 8012006:	e004      	b.n	8012012 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012008:	4b0a      	ldr	r3, [pc, #40]	@ (8012034 <xTaskPriorityInherit+0xc4>)
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801200e:	68bb      	ldr	r3, [r7, #8]
 8012010:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012012:	2301      	movs	r3, #1
 8012014:	60fb      	str	r3, [r7, #12]
 8012016:	e008      	b.n	801202a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012018:	68bb      	ldr	r3, [r7, #8]
 801201a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801201c:	4b05      	ldr	r3, [pc, #20]	@ (8012034 <xTaskPriorityInherit+0xc4>)
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012022:	429a      	cmp	r2, r3
 8012024:	d201      	bcs.n	801202a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012026:	2301      	movs	r3, #1
 8012028:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801202a:	68fb      	ldr	r3, [r7, #12]
	}
 801202c:	4618      	mov	r0, r3
 801202e:	3710      	adds	r7, #16
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}
 8012034:	20006d54 	.word	0x20006d54
 8012038:	20006d58 	.word	0x20006d58
 801203c:	20007230 	.word	0x20007230

08012040 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012040:	b580      	push	{r7, lr}
 8012042:	b086      	sub	sp, #24
 8012044:	af00      	add	r7, sp, #0
 8012046:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801204c:	2300      	movs	r3, #0
 801204e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d058      	beq.n	8012108 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012056:	4b2f      	ldr	r3, [pc, #188]	@ (8012114 <xTaskPriorityDisinherit+0xd4>)
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	693a      	ldr	r2, [r7, #16]
 801205c:	429a      	cmp	r2, r3
 801205e:	d00b      	beq.n	8012078 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012064:	f383 8811 	msr	BASEPRI, r3
 8012068:	f3bf 8f6f 	isb	sy
 801206c:	f3bf 8f4f 	dsb	sy
 8012070:	60fb      	str	r3, [r7, #12]
}
 8012072:	bf00      	nop
 8012074:	bf00      	nop
 8012076:	e7fd      	b.n	8012074 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801207c:	2b00      	cmp	r3, #0
 801207e:	d10b      	bne.n	8012098 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012084:	f383 8811 	msr	BASEPRI, r3
 8012088:	f3bf 8f6f 	isb	sy
 801208c:	f3bf 8f4f 	dsb	sy
 8012090:	60bb      	str	r3, [r7, #8]
}
 8012092:	bf00      	nop
 8012094:	bf00      	nop
 8012096:	e7fd      	b.n	8012094 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012098:	693b      	ldr	r3, [r7, #16]
 801209a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801209c:	1e5a      	subs	r2, r3, #1
 801209e:	693b      	ldr	r3, [r7, #16]
 80120a0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80120a2:	693b      	ldr	r3, [r7, #16]
 80120a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120a6:	693b      	ldr	r3, [r7, #16]
 80120a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80120aa:	429a      	cmp	r2, r3
 80120ac:	d02c      	beq.n	8012108 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d128      	bne.n	8012108 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80120b6:	693b      	ldr	r3, [r7, #16]
 80120b8:	3304      	adds	r3, #4
 80120ba:	4618      	mov	r0, r3
 80120bc:	f7fd fe9c 	bl	800fdf8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80120c0:	693b      	ldr	r3, [r7, #16]
 80120c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80120c4:	693b      	ldr	r3, [r7, #16]
 80120c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80120c8:	693b      	ldr	r3, [r7, #16]
 80120ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80120d0:	693b      	ldr	r3, [r7, #16]
 80120d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80120d4:	693b      	ldr	r3, [r7, #16]
 80120d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120d8:	4b0f      	ldr	r3, [pc, #60]	@ (8012118 <xTaskPriorityDisinherit+0xd8>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	429a      	cmp	r2, r3
 80120de:	d903      	bls.n	80120e8 <xTaskPriorityDisinherit+0xa8>
 80120e0:	693b      	ldr	r3, [r7, #16]
 80120e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120e4:	4a0c      	ldr	r2, [pc, #48]	@ (8012118 <xTaskPriorityDisinherit+0xd8>)
 80120e6:	6013      	str	r3, [r2, #0]
 80120e8:	693b      	ldr	r3, [r7, #16]
 80120ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120ec:	4613      	mov	r3, r2
 80120ee:	009b      	lsls	r3, r3, #2
 80120f0:	4413      	add	r3, r2
 80120f2:	009b      	lsls	r3, r3, #2
 80120f4:	4a09      	ldr	r2, [pc, #36]	@ (801211c <xTaskPriorityDisinherit+0xdc>)
 80120f6:	441a      	add	r2, r3
 80120f8:	693b      	ldr	r3, [r7, #16]
 80120fa:	3304      	adds	r3, #4
 80120fc:	4619      	mov	r1, r3
 80120fe:	4610      	mov	r0, r2
 8012100:	f7fd fe1d 	bl	800fd3e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012104:	2301      	movs	r3, #1
 8012106:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012108:	697b      	ldr	r3, [r7, #20]
	}
 801210a:	4618      	mov	r0, r3
 801210c:	3718      	adds	r7, #24
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}
 8012112:	bf00      	nop
 8012114:	20006d54 	.word	0x20006d54
 8012118:	20007230 	.word	0x20007230
 801211c:	20006d58 	.word	0x20006d58

08012120 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012120:	b580      	push	{r7, lr}
 8012122:	b088      	sub	sp, #32
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801212e:	2301      	movs	r3, #1
 8012130:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d06c      	beq.n	8012212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012138:	69bb      	ldr	r3, [r7, #24]
 801213a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801213c:	2b00      	cmp	r3, #0
 801213e:	d10b      	bne.n	8012158 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8012140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012144:	f383 8811 	msr	BASEPRI, r3
 8012148:	f3bf 8f6f 	isb	sy
 801214c:	f3bf 8f4f 	dsb	sy
 8012150:	60fb      	str	r3, [r7, #12]
}
 8012152:	bf00      	nop
 8012154:	bf00      	nop
 8012156:	e7fd      	b.n	8012154 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012158:	69bb      	ldr	r3, [r7, #24]
 801215a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801215c:	683a      	ldr	r2, [r7, #0]
 801215e:	429a      	cmp	r2, r3
 8012160:	d902      	bls.n	8012168 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012162:	683b      	ldr	r3, [r7, #0]
 8012164:	61fb      	str	r3, [r7, #28]
 8012166:	e002      	b.n	801216e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012168:	69bb      	ldr	r3, [r7, #24]
 801216a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801216c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801216e:	69bb      	ldr	r3, [r7, #24]
 8012170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012172:	69fa      	ldr	r2, [r7, #28]
 8012174:	429a      	cmp	r2, r3
 8012176:	d04c      	beq.n	8012212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012178:	69bb      	ldr	r3, [r7, #24]
 801217a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801217c:	697a      	ldr	r2, [r7, #20]
 801217e:	429a      	cmp	r2, r3
 8012180:	d147      	bne.n	8012212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012182:	4b26      	ldr	r3, [pc, #152]	@ (801221c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	69ba      	ldr	r2, [r7, #24]
 8012188:	429a      	cmp	r2, r3
 801218a:	d10b      	bne.n	80121a4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801218c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012190:	f383 8811 	msr	BASEPRI, r3
 8012194:	f3bf 8f6f 	isb	sy
 8012198:	f3bf 8f4f 	dsb	sy
 801219c:	60bb      	str	r3, [r7, #8]
}
 801219e:	bf00      	nop
 80121a0:	bf00      	nop
 80121a2:	e7fd      	b.n	80121a0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80121a4:	69bb      	ldr	r3, [r7, #24]
 80121a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80121aa:	69bb      	ldr	r3, [r7, #24]
 80121ac:	69fa      	ldr	r2, [r7, #28]
 80121ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80121b0:	69bb      	ldr	r3, [r7, #24]
 80121b2:	699b      	ldr	r3, [r3, #24]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	db04      	blt.n	80121c2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121b8:	69fb      	ldr	r3, [r7, #28]
 80121ba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80121be:	69bb      	ldr	r3, [r7, #24]
 80121c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80121c2:	69bb      	ldr	r3, [r7, #24]
 80121c4:	6959      	ldr	r1, [r3, #20]
 80121c6:	693a      	ldr	r2, [r7, #16]
 80121c8:	4613      	mov	r3, r2
 80121ca:	009b      	lsls	r3, r3, #2
 80121cc:	4413      	add	r3, r2
 80121ce:	009b      	lsls	r3, r3, #2
 80121d0:	4a13      	ldr	r2, [pc, #76]	@ (8012220 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80121d2:	4413      	add	r3, r2
 80121d4:	4299      	cmp	r1, r3
 80121d6:	d11c      	bne.n	8012212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80121d8:	69bb      	ldr	r3, [r7, #24]
 80121da:	3304      	adds	r3, #4
 80121dc:	4618      	mov	r0, r3
 80121de:	f7fd fe0b 	bl	800fdf8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80121e2:	69bb      	ldr	r3, [r7, #24]
 80121e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121e6:	4b0f      	ldr	r3, [pc, #60]	@ (8012224 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	429a      	cmp	r2, r3
 80121ec:	d903      	bls.n	80121f6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80121ee:	69bb      	ldr	r3, [r7, #24]
 80121f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121f2:	4a0c      	ldr	r2, [pc, #48]	@ (8012224 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80121f4:	6013      	str	r3, [r2, #0]
 80121f6:	69bb      	ldr	r3, [r7, #24]
 80121f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121fa:	4613      	mov	r3, r2
 80121fc:	009b      	lsls	r3, r3, #2
 80121fe:	4413      	add	r3, r2
 8012200:	009b      	lsls	r3, r3, #2
 8012202:	4a07      	ldr	r2, [pc, #28]	@ (8012220 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012204:	441a      	add	r2, r3
 8012206:	69bb      	ldr	r3, [r7, #24]
 8012208:	3304      	adds	r3, #4
 801220a:	4619      	mov	r1, r3
 801220c:	4610      	mov	r0, r2
 801220e:	f7fd fd96 	bl	800fd3e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012212:	bf00      	nop
 8012214:	3720      	adds	r7, #32
 8012216:	46bd      	mov	sp, r7
 8012218:	bd80      	pop	{r7, pc}
 801221a:	bf00      	nop
 801221c:	20006d54 	.word	0x20006d54
 8012220:	20006d58 	.word	0x20006d58
 8012224:	20007230 	.word	0x20007230

08012228 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012228:	b480      	push	{r7}
 801222a:	b083      	sub	sp, #12
 801222c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 801222e:	4b09      	ldr	r3, [pc, #36]	@ (8012254 <uxTaskResetEventItemValue+0x2c>)
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	699b      	ldr	r3, [r3, #24]
 8012234:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012236:	4b07      	ldr	r3, [pc, #28]	@ (8012254 <uxTaskResetEventItemValue+0x2c>)
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801223c:	4b05      	ldr	r3, [pc, #20]	@ (8012254 <uxTaskResetEventItemValue+0x2c>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8012244:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8012246:	687b      	ldr	r3, [r7, #4]
}
 8012248:	4618      	mov	r0, r3
 801224a:	370c      	adds	r7, #12
 801224c:	46bd      	mov	sp, r7
 801224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012252:	4770      	bx	lr
 8012254:	20006d54 	.word	0x20006d54

08012258 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012258:	b480      	push	{r7}
 801225a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801225c:	4b07      	ldr	r3, [pc, #28]	@ (801227c <pvTaskIncrementMutexHeldCount+0x24>)
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d004      	beq.n	801226e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012264:	4b05      	ldr	r3, [pc, #20]	@ (801227c <pvTaskIncrementMutexHeldCount+0x24>)
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801226a:	3201      	adds	r2, #1
 801226c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801226e:	4b03      	ldr	r3, [pc, #12]	@ (801227c <pvTaskIncrementMutexHeldCount+0x24>)
 8012270:	681b      	ldr	r3, [r3, #0]
	}
 8012272:	4618      	mov	r0, r3
 8012274:	46bd      	mov	sp, r7
 8012276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801227a:	4770      	bx	lr
 801227c:	20006d54 	.word	0x20006d54

08012280 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8012280:	b580      	push	{r7, lr}
 8012282:	b086      	sub	sp, #24
 8012284:	af00      	add	r7, sp, #0
 8012286:	60f8      	str	r0, [r7, #12]
 8012288:	60b9      	str	r1, [r7, #8]
 801228a:	607a      	str	r2, [r7, #4]
 801228c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801228e:	f000 fefb 	bl	8013088 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8012292:	4b29      	ldr	r3, [pc, #164]	@ (8012338 <xTaskNotifyWait+0xb8>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801229a:	b2db      	uxtb	r3, r3
 801229c:	2b02      	cmp	r3, #2
 801229e:	d01c      	beq.n	80122da <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80122a0:	4b25      	ldr	r3, [pc, #148]	@ (8012338 <xTaskNotifyWait+0xb8>)
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80122a8:	68fa      	ldr	r2, [r7, #12]
 80122aa:	43d2      	mvns	r2, r2
 80122ac:	400a      	ands	r2, r1
 80122ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80122b2:	4b21      	ldr	r3, [pc, #132]	@ (8012338 <xTaskNotifyWait+0xb8>)
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	2201      	movs	r2, #1
 80122b8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80122bc:	683b      	ldr	r3, [r7, #0]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d00b      	beq.n	80122da <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80122c2:	2101      	movs	r1, #1
 80122c4:	6838      	ldr	r0, [r7, #0]
 80122c6:	f000 f9e3 	bl	8012690 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80122ca:	4b1c      	ldr	r3, [pc, #112]	@ (801233c <xTaskNotifyWait+0xbc>)
 80122cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122d0:	601a      	str	r2, [r3, #0]
 80122d2:	f3bf 8f4f 	dsb	sy
 80122d6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80122da:	f000 ff07 	bl	80130ec <vPortExitCritical>

		taskENTER_CRITICAL();
 80122de:	f000 fed3 	bl	8013088 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d005      	beq.n	80122f4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80122e8:	4b13      	ldr	r3, [pc, #76]	@ (8012338 <xTaskNotifyWait+0xb8>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80122f4:	4b10      	ldr	r3, [pc, #64]	@ (8012338 <xTaskNotifyWait+0xb8>)
 80122f6:	681b      	ldr	r3, [r3, #0]
 80122f8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80122fc:	b2db      	uxtb	r3, r3
 80122fe:	2b02      	cmp	r3, #2
 8012300:	d002      	beq.n	8012308 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8012302:	2300      	movs	r3, #0
 8012304:	617b      	str	r3, [r7, #20]
 8012306:	e00a      	b.n	801231e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8012308:	4b0b      	ldr	r3, [pc, #44]	@ (8012338 <xTaskNotifyWait+0xb8>)
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8012310:	68ba      	ldr	r2, [r7, #8]
 8012312:	43d2      	mvns	r2, r2
 8012314:	400a      	ands	r2, r1
 8012316:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 801231a:	2301      	movs	r3, #1
 801231c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801231e:	4b06      	ldr	r3, [pc, #24]	@ (8012338 <xTaskNotifyWait+0xb8>)
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	2200      	movs	r2, #0
 8012324:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8012328:	f000 fee0 	bl	80130ec <vPortExitCritical>

		return xReturn;
 801232c:	697b      	ldr	r3, [r7, #20]
	}
 801232e:	4618      	mov	r0, r3
 8012330:	3718      	adds	r7, #24
 8012332:	46bd      	mov	sp, r7
 8012334:	bd80      	pop	{r7, pc}
 8012336:	bf00      	nop
 8012338:	20006d54 	.word	0x20006d54
 801233c:	e000ed04 	.word	0xe000ed04

08012340 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8012340:	b580      	push	{r7, lr}
 8012342:	b08a      	sub	sp, #40	@ 0x28
 8012344:	af00      	add	r7, sp, #0
 8012346:	60f8      	str	r0, [r7, #12]
 8012348:	60b9      	str	r1, [r7, #8]
 801234a:	603b      	str	r3, [r7, #0]
 801234c:	4613      	mov	r3, r2
 801234e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8012350:	2301      	movs	r3, #1
 8012352:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d10b      	bne.n	8012372 <xTaskGenericNotify+0x32>
	__asm volatile
 801235a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801235e:	f383 8811 	msr	BASEPRI, r3
 8012362:	f3bf 8f6f 	isb	sy
 8012366:	f3bf 8f4f 	dsb	sy
 801236a:	61bb      	str	r3, [r7, #24]
}
 801236c:	bf00      	nop
 801236e:	bf00      	nop
 8012370:	e7fd      	b.n	801236e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8012376:	f000 fe87 	bl	8013088 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	2b00      	cmp	r3, #0
 801237e:	d004      	beq.n	801238a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012380:	6a3b      	ldr	r3, [r7, #32]
 8012382:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012386:	683b      	ldr	r3, [r7, #0]
 8012388:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801238a:	6a3b      	ldr	r3, [r7, #32]
 801238c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012390:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012392:	6a3b      	ldr	r3, [r7, #32]
 8012394:	2202      	movs	r2, #2
 8012396:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801239a:	79fb      	ldrb	r3, [r7, #7]
 801239c:	2b04      	cmp	r3, #4
 801239e:	d82e      	bhi.n	80123fe <xTaskGenericNotify+0xbe>
 80123a0:	a201      	add	r2, pc, #4	@ (adr r2, 80123a8 <xTaskGenericNotify+0x68>)
 80123a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123a6:	bf00      	nop
 80123a8:	08012423 	.word	0x08012423
 80123ac:	080123bd 	.word	0x080123bd
 80123b0:	080123cf 	.word	0x080123cf
 80123b4:	080123df 	.word	0x080123df
 80123b8:	080123e9 	.word	0x080123e9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80123bc:	6a3b      	ldr	r3, [r7, #32]
 80123be:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80123c2:	68bb      	ldr	r3, [r7, #8]
 80123c4:	431a      	orrs	r2, r3
 80123c6:	6a3b      	ldr	r3, [r7, #32]
 80123c8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80123cc:	e02c      	b.n	8012428 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80123ce:	6a3b      	ldr	r3, [r7, #32]
 80123d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80123d4:	1c5a      	adds	r2, r3, #1
 80123d6:	6a3b      	ldr	r3, [r7, #32]
 80123d8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80123dc:	e024      	b.n	8012428 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80123de:	6a3b      	ldr	r3, [r7, #32]
 80123e0:	68ba      	ldr	r2, [r7, #8]
 80123e2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80123e6:	e01f      	b.n	8012428 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80123e8:	7ffb      	ldrb	r3, [r7, #31]
 80123ea:	2b02      	cmp	r3, #2
 80123ec:	d004      	beq.n	80123f8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80123ee:	6a3b      	ldr	r3, [r7, #32]
 80123f0:	68ba      	ldr	r2, [r7, #8]
 80123f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80123f6:	e017      	b.n	8012428 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80123f8:	2300      	movs	r3, #0
 80123fa:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80123fc:	e014      	b.n	8012428 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80123fe:	6a3b      	ldr	r3, [r7, #32]
 8012400:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012408:	d00d      	beq.n	8012426 <xTaskGenericNotify+0xe6>
	__asm volatile
 801240a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801240e:	f383 8811 	msr	BASEPRI, r3
 8012412:	f3bf 8f6f 	isb	sy
 8012416:	f3bf 8f4f 	dsb	sy
 801241a:	617b      	str	r3, [r7, #20]
}
 801241c:	bf00      	nop
 801241e:	bf00      	nop
 8012420:	e7fd      	b.n	801241e <xTaskGenericNotify+0xde>
					break;
 8012422:	bf00      	nop
 8012424:	e000      	b.n	8012428 <xTaskGenericNotify+0xe8>

					break;
 8012426:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012428:	7ffb      	ldrb	r3, [r7, #31]
 801242a:	2b01      	cmp	r3, #1
 801242c:	d13b      	bne.n	80124a6 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801242e:	6a3b      	ldr	r3, [r7, #32]
 8012430:	3304      	adds	r3, #4
 8012432:	4618      	mov	r0, r3
 8012434:	f7fd fce0 	bl	800fdf8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8012438:	6a3b      	ldr	r3, [r7, #32]
 801243a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801243c:	4b1d      	ldr	r3, [pc, #116]	@ (80124b4 <xTaskGenericNotify+0x174>)
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	429a      	cmp	r2, r3
 8012442:	d903      	bls.n	801244c <xTaskGenericNotify+0x10c>
 8012444:	6a3b      	ldr	r3, [r7, #32]
 8012446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012448:	4a1a      	ldr	r2, [pc, #104]	@ (80124b4 <xTaskGenericNotify+0x174>)
 801244a:	6013      	str	r3, [r2, #0]
 801244c:	6a3b      	ldr	r3, [r7, #32]
 801244e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012450:	4613      	mov	r3, r2
 8012452:	009b      	lsls	r3, r3, #2
 8012454:	4413      	add	r3, r2
 8012456:	009b      	lsls	r3, r3, #2
 8012458:	4a17      	ldr	r2, [pc, #92]	@ (80124b8 <xTaskGenericNotify+0x178>)
 801245a:	441a      	add	r2, r3
 801245c:	6a3b      	ldr	r3, [r7, #32]
 801245e:	3304      	adds	r3, #4
 8012460:	4619      	mov	r1, r3
 8012462:	4610      	mov	r0, r2
 8012464:	f7fd fc6b 	bl	800fd3e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012468:	6a3b      	ldr	r3, [r7, #32]
 801246a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801246c:	2b00      	cmp	r3, #0
 801246e:	d00b      	beq.n	8012488 <xTaskGenericNotify+0x148>
	__asm volatile
 8012470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012474:	f383 8811 	msr	BASEPRI, r3
 8012478:	f3bf 8f6f 	isb	sy
 801247c:	f3bf 8f4f 	dsb	sy
 8012480:	613b      	str	r3, [r7, #16]
}
 8012482:	bf00      	nop
 8012484:	bf00      	nop
 8012486:	e7fd      	b.n	8012484 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012488:	6a3b      	ldr	r3, [r7, #32]
 801248a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801248c:	4b0b      	ldr	r3, [pc, #44]	@ (80124bc <xTaskGenericNotify+0x17c>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012492:	429a      	cmp	r2, r3
 8012494:	d907      	bls.n	80124a6 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8012496:	4b0a      	ldr	r3, [pc, #40]	@ (80124c0 <xTaskGenericNotify+0x180>)
 8012498:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801249c:	601a      	str	r2, [r3, #0]
 801249e:	f3bf 8f4f 	dsb	sy
 80124a2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80124a6:	f000 fe21 	bl	80130ec <vPortExitCritical>

		return xReturn;
 80124aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80124ac:	4618      	mov	r0, r3
 80124ae:	3728      	adds	r7, #40	@ 0x28
 80124b0:	46bd      	mov	sp, r7
 80124b2:	bd80      	pop	{r7, pc}
 80124b4:	20007230 	.word	0x20007230
 80124b8:	20006d58 	.word	0x20006d58
 80124bc:	20006d54 	.word	0x20006d54
 80124c0:	e000ed04 	.word	0xe000ed04

080124c4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b08e      	sub	sp, #56	@ 0x38
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	60f8      	str	r0, [r7, #12]
 80124cc:	60b9      	str	r1, [r7, #8]
 80124ce:	603b      	str	r3, [r7, #0]
 80124d0:	4613      	mov	r3, r2
 80124d2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80124d4:	2301      	movs	r3, #1
 80124d6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d10b      	bne.n	80124f6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80124de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124e2:	f383 8811 	msr	BASEPRI, r3
 80124e6:	f3bf 8f6f 	isb	sy
 80124ea:	f3bf 8f4f 	dsb	sy
 80124ee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80124f0:	bf00      	nop
 80124f2:	bf00      	nop
 80124f4:	e7fd      	b.n	80124f2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80124f6:	f000 fea7 	bl	8013248 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80124fe:	f3ef 8211 	mrs	r2, BASEPRI
 8012502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012506:	f383 8811 	msr	BASEPRI, r3
 801250a:	f3bf 8f6f 	isb	sy
 801250e:	f3bf 8f4f 	dsb	sy
 8012512:	623a      	str	r2, [r7, #32]
 8012514:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8012516:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012518:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 801251a:	683b      	ldr	r3, [r7, #0]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d004      	beq.n	801252a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012522:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012526:	683b      	ldr	r3, [r7, #0]
 8012528:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801252a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801252c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012536:	2202      	movs	r2, #2
 8012538:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801253c:	79fb      	ldrb	r3, [r7, #7]
 801253e:	2b04      	cmp	r3, #4
 8012540:	d82e      	bhi.n	80125a0 <xTaskGenericNotifyFromISR+0xdc>
 8012542:	a201      	add	r2, pc, #4	@ (adr r2, 8012548 <xTaskGenericNotifyFromISR+0x84>)
 8012544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012548:	080125c5 	.word	0x080125c5
 801254c:	0801255d 	.word	0x0801255d
 8012550:	0801256f 	.word	0x0801256f
 8012554:	0801257f 	.word	0x0801257f
 8012558:	08012589 	.word	0x08012589
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801255c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801255e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012562:	68bb      	ldr	r3, [r7, #8]
 8012564:	431a      	orrs	r2, r3
 8012566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012568:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801256c:	e02d      	b.n	80125ca <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801256e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012570:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012574:	1c5a      	adds	r2, r3, #1
 8012576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012578:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801257c:	e025      	b.n	80125ca <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801257e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012580:	68ba      	ldr	r2, [r7, #8]
 8012582:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8012586:	e020      	b.n	80125ca <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8012588:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801258c:	2b02      	cmp	r3, #2
 801258e:	d004      	beq.n	801259a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8012590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012592:	68ba      	ldr	r2, [r7, #8]
 8012594:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8012598:	e017      	b.n	80125ca <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 801259a:	2300      	movs	r3, #0
 801259c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801259e:	e014      	b.n	80125ca <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80125a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80125a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125aa:	d00d      	beq.n	80125c8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 80125ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125b0:	f383 8811 	msr	BASEPRI, r3
 80125b4:	f3bf 8f6f 	isb	sy
 80125b8:	f3bf 8f4f 	dsb	sy
 80125bc:	61bb      	str	r3, [r7, #24]
}
 80125be:	bf00      	nop
 80125c0:	bf00      	nop
 80125c2:	e7fd      	b.n	80125c0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80125c4:	bf00      	nop
 80125c6:	e000      	b.n	80125ca <xTaskGenericNotifyFromISR+0x106>
					break;
 80125c8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80125ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80125ce:	2b01      	cmp	r3, #1
 80125d0:	d147      	bne.n	8012662 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80125d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d00b      	beq.n	80125f2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80125da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125de:	f383 8811 	msr	BASEPRI, r3
 80125e2:	f3bf 8f6f 	isb	sy
 80125e6:	f3bf 8f4f 	dsb	sy
 80125ea:	617b      	str	r3, [r7, #20]
}
 80125ec:	bf00      	nop
 80125ee:	bf00      	nop
 80125f0:	e7fd      	b.n	80125ee <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80125f2:	4b21      	ldr	r3, [pc, #132]	@ (8012678 <xTaskGenericNotifyFromISR+0x1b4>)
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d11d      	bne.n	8012636 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80125fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125fc:	3304      	adds	r3, #4
 80125fe:	4618      	mov	r0, r3
 8012600:	f7fd fbfa 	bl	800fdf8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012608:	4b1c      	ldr	r3, [pc, #112]	@ (801267c <xTaskGenericNotifyFromISR+0x1b8>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	429a      	cmp	r2, r3
 801260e:	d903      	bls.n	8012618 <xTaskGenericNotifyFromISR+0x154>
 8012610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012614:	4a19      	ldr	r2, [pc, #100]	@ (801267c <xTaskGenericNotifyFromISR+0x1b8>)
 8012616:	6013      	str	r3, [r2, #0]
 8012618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801261a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801261c:	4613      	mov	r3, r2
 801261e:	009b      	lsls	r3, r3, #2
 8012620:	4413      	add	r3, r2
 8012622:	009b      	lsls	r3, r3, #2
 8012624:	4a16      	ldr	r2, [pc, #88]	@ (8012680 <xTaskGenericNotifyFromISR+0x1bc>)
 8012626:	441a      	add	r2, r3
 8012628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801262a:	3304      	adds	r3, #4
 801262c:	4619      	mov	r1, r3
 801262e:	4610      	mov	r0, r2
 8012630:	f7fd fb85 	bl	800fd3e <vListInsertEnd>
 8012634:	e005      	b.n	8012642 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8012636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012638:	3318      	adds	r3, #24
 801263a:	4619      	mov	r1, r3
 801263c:	4811      	ldr	r0, [pc, #68]	@ (8012684 <xTaskGenericNotifyFromISR+0x1c0>)
 801263e:	f7fd fb7e 	bl	800fd3e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012646:	4b10      	ldr	r3, [pc, #64]	@ (8012688 <xTaskGenericNotifyFromISR+0x1c4>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801264c:	429a      	cmp	r2, r3
 801264e:	d908      	bls.n	8012662 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8012650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012652:	2b00      	cmp	r3, #0
 8012654:	d002      	beq.n	801265c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8012656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012658:	2201      	movs	r2, #1
 801265a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801265c:	4b0b      	ldr	r3, [pc, #44]	@ (801268c <xTaskGenericNotifyFromISR+0x1c8>)
 801265e:	2201      	movs	r2, #1
 8012660:	601a      	str	r2, [r3, #0]
 8012662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012664:	613b      	str	r3, [r7, #16]
	__asm volatile
 8012666:	693b      	ldr	r3, [r7, #16]
 8012668:	f383 8811 	msr	BASEPRI, r3
}
 801266c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801266e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8012670:	4618      	mov	r0, r3
 8012672:	3738      	adds	r7, #56	@ 0x38
 8012674:	46bd      	mov	sp, r7
 8012676:	bd80      	pop	{r7, pc}
 8012678:	20007250 	.word	0x20007250
 801267c:	20007230 	.word	0x20007230
 8012680:	20006d58 	.word	0x20006d58
 8012684:	200071e8 	.word	0x200071e8
 8012688:	20006d54 	.word	0x20006d54
 801268c:	2000723c 	.word	0x2000723c

08012690 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b084      	sub	sp, #16
 8012694:	af00      	add	r7, sp, #0
 8012696:	6078      	str	r0, [r7, #4]
 8012698:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801269a:	4b21      	ldr	r3, [pc, #132]	@ (8012720 <prvAddCurrentTaskToDelayedList+0x90>)
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80126a0:	4b20      	ldr	r3, [pc, #128]	@ (8012724 <prvAddCurrentTaskToDelayedList+0x94>)
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	3304      	adds	r3, #4
 80126a6:	4618      	mov	r0, r3
 80126a8:	f7fd fba6 	bl	800fdf8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126b2:	d10a      	bne.n	80126ca <prvAddCurrentTaskToDelayedList+0x3a>
 80126b4:	683b      	ldr	r3, [r7, #0]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d007      	beq.n	80126ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80126ba:	4b1a      	ldr	r3, [pc, #104]	@ (8012724 <prvAddCurrentTaskToDelayedList+0x94>)
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	3304      	adds	r3, #4
 80126c0:	4619      	mov	r1, r3
 80126c2:	4819      	ldr	r0, [pc, #100]	@ (8012728 <prvAddCurrentTaskToDelayedList+0x98>)
 80126c4:	f7fd fb3b 	bl	800fd3e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80126c8:	e026      	b.n	8012718 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80126ca:	68fa      	ldr	r2, [r7, #12]
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	4413      	add	r3, r2
 80126d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80126d2:	4b14      	ldr	r3, [pc, #80]	@ (8012724 <prvAddCurrentTaskToDelayedList+0x94>)
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	68ba      	ldr	r2, [r7, #8]
 80126d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80126da:	68ba      	ldr	r2, [r7, #8]
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	429a      	cmp	r2, r3
 80126e0:	d209      	bcs.n	80126f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80126e2:	4b12      	ldr	r3, [pc, #72]	@ (801272c <prvAddCurrentTaskToDelayedList+0x9c>)
 80126e4:	681a      	ldr	r2, [r3, #0]
 80126e6:	4b0f      	ldr	r3, [pc, #60]	@ (8012724 <prvAddCurrentTaskToDelayedList+0x94>)
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	3304      	adds	r3, #4
 80126ec:	4619      	mov	r1, r3
 80126ee:	4610      	mov	r0, r2
 80126f0:	f7fd fb49 	bl	800fd86 <vListInsert>
}
 80126f4:	e010      	b.n	8012718 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80126f6:	4b0e      	ldr	r3, [pc, #56]	@ (8012730 <prvAddCurrentTaskToDelayedList+0xa0>)
 80126f8:	681a      	ldr	r2, [r3, #0]
 80126fa:	4b0a      	ldr	r3, [pc, #40]	@ (8012724 <prvAddCurrentTaskToDelayedList+0x94>)
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	3304      	adds	r3, #4
 8012700:	4619      	mov	r1, r3
 8012702:	4610      	mov	r0, r2
 8012704:	f7fd fb3f 	bl	800fd86 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012708:	4b0a      	ldr	r3, [pc, #40]	@ (8012734 <prvAddCurrentTaskToDelayedList+0xa4>)
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	68ba      	ldr	r2, [r7, #8]
 801270e:	429a      	cmp	r2, r3
 8012710:	d202      	bcs.n	8012718 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012712:	4a08      	ldr	r2, [pc, #32]	@ (8012734 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012714:	68bb      	ldr	r3, [r7, #8]
 8012716:	6013      	str	r3, [r2, #0]
}
 8012718:	bf00      	nop
 801271a:	3710      	adds	r7, #16
 801271c:	46bd      	mov	sp, r7
 801271e:	bd80      	pop	{r7, pc}
 8012720:	2000722c 	.word	0x2000722c
 8012724:	20006d54 	.word	0x20006d54
 8012728:	20007214 	.word	0x20007214
 801272c:	200071e4 	.word	0x200071e4
 8012730:	200071e0 	.word	0x200071e0
 8012734:	20007248 	.word	0x20007248

08012738 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b08a      	sub	sp, #40	@ 0x28
 801273c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801273e:	2300      	movs	r3, #0
 8012740:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012742:	f000 fb13 	bl	8012d6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012746:	4b1d      	ldr	r3, [pc, #116]	@ (80127bc <xTimerCreateTimerTask+0x84>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	2b00      	cmp	r3, #0
 801274c:	d021      	beq.n	8012792 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801274e:	2300      	movs	r3, #0
 8012750:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012752:	2300      	movs	r3, #0
 8012754:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012756:	1d3a      	adds	r2, r7, #4
 8012758:	f107 0108 	add.w	r1, r7, #8
 801275c:	f107 030c 	add.w	r3, r7, #12
 8012760:	4618      	mov	r0, r3
 8012762:	f7fd f8af 	bl	800f8c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012766:	6879      	ldr	r1, [r7, #4]
 8012768:	68bb      	ldr	r3, [r7, #8]
 801276a:	68fa      	ldr	r2, [r7, #12]
 801276c:	9202      	str	r2, [sp, #8]
 801276e:	9301      	str	r3, [sp, #4]
 8012770:	2302      	movs	r3, #2
 8012772:	9300      	str	r3, [sp, #0]
 8012774:	2300      	movs	r3, #0
 8012776:	460a      	mov	r2, r1
 8012778:	4911      	ldr	r1, [pc, #68]	@ (80127c0 <xTimerCreateTimerTask+0x88>)
 801277a:	4812      	ldr	r0, [pc, #72]	@ (80127c4 <xTimerCreateTimerTask+0x8c>)
 801277c:	f7fe fc4a 	bl	8011014 <xTaskCreateStatic>
 8012780:	4603      	mov	r3, r0
 8012782:	4a11      	ldr	r2, [pc, #68]	@ (80127c8 <xTimerCreateTimerTask+0x90>)
 8012784:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8012786:	4b10      	ldr	r3, [pc, #64]	@ (80127c8 <xTimerCreateTimerTask+0x90>)
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d001      	beq.n	8012792 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801278e:	2301      	movs	r3, #1
 8012790:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012792:	697b      	ldr	r3, [r7, #20]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d10b      	bne.n	80127b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8012798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279c:	f383 8811 	msr	BASEPRI, r3
 80127a0:	f3bf 8f6f 	isb	sy
 80127a4:	f3bf 8f4f 	dsb	sy
 80127a8:	613b      	str	r3, [r7, #16]
}
 80127aa:	bf00      	nop
 80127ac:	bf00      	nop
 80127ae:	e7fd      	b.n	80127ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80127b0:	697b      	ldr	r3, [r7, #20]
}
 80127b2:	4618      	mov	r0, r3
 80127b4:	3718      	adds	r7, #24
 80127b6:	46bd      	mov	sp, r7
 80127b8:	bd80      	pop	{r7, pc}
 80127ba:	bf00      	nop
 80127bc:	20007284 	.word	0x20007284
 80127c0:	0801f81c 	.word	0x0801f81c
 80127c4:	08012905 	.word	0x08012905
 80127c8:	20007288 	.word	0x20007288

080127cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80127cc:	b580      	push	{r7, lr}
 80127ce:	b08a      	sub	sp, #40	@ 0x28
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	60f8      	str	r0, [r7, #12]
 80127d4:	60b9      	str	r1, [r7, #8]
 80127d6:	607a      	str	r2, [r7, #4]
 80127d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80127da:	2300      	movs	r3, #0
 80127dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d10b      	bne.n	80127fc <xTimerGenericCommand+0x30>
	__asm volatile
 80127e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127e8:	f383 8811 	msr	BASEPRI, r3
 80127ec:	f3bf 8f6f 	isb	sy
 80127f0:	f3bf 8f4f 	dsb	sy
 80127f4:	623b      	str	r3, [r7, #32]
}
 80127f6:	bf00      	nop
 80127f8:	bf00      	nop
 80127fa:	e7fd      	b.n	80127f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80127fc:	4b19      	ldr	r3, [pc, #100]	@ (8012864 <xTimerGenericCommand+0x98>)
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d02a      	beq.n	801285a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012804:	68bb      	ldr	r3, [r7, #8]
 8012806:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012810:	68bb      	ldr	r3, [r7, #8]
 8012812:	2b05      	cmp	r3, #5
 8012814:	dc18      	bgt.n	8012848 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012816:	f7ff fb8d 	bl	8011f34 <xTaskGetSchedulerState>
 801281a:	4603      	mov	r3, r0
 801281c:	2b02      	cmp	r3, #2
 801281e:	d109      	bne.n	8012834 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012820:	4b10      	ldr	r3, [pc, #64]	@ (8012864 <xTimerGenericCommand+0x98>)
 8012822:	6818      	ldr	r0, [r3, #0]
 8012824:	f107 0110 	add.w	r1, r7, #16
 8012828:	2300      	movs	r3, #0
 801282a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801282c:	f7fd fd7a 	bl	8010324 <xQueueGenericSend>
 8012830:	6278      	str	r0, [r7, #36]	@ 0x24
 8012832:	e012      	b.n	801285a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012834:	4b0b      	ldr	r3, [pc, #44]	@ (8012864 <xTimerGenericCommand+0x98>)
 8012836:	6818      	ldr	r0, [r3, #0]
 8012838:	f107 0110 	add.w	r1, r7, #16
 801283c:	2300      	movs	r3, #0
 801283e:	2200      	movs	r2, #0
 8012840:	f7fd fd70 	bl	8010324 <xQueueGenericSend>
 8012844:	6278      	str	r0, [r7, #36]	@ 0x24
 8012846:	e008      	b.n	801285a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012848:	4b06      	ldr	r3, [pc, #24]	@ (8012864 <xTimerGenericCommand+0x98>)
 801284a:	6818      	ldr	r0, [r3, #0]
 801284c:	f107 0110 	add.w	r1, r7, #16
 8012850:	2300      	movs	r3, #0
 8012852:	683a      	ldr	r2, [r7, #0]
 8012854:	f7fd fe68 	bl	8010528 <xQueueGenericSendFromISR>
 8012858:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801285c:	4618      	mov	r0, r3
 801285e:	3728      	adds	r7, #40	@ 0x28
 8012860:	46bd      	mov	sp, r7
 8012862:	bd80      	pop	{r7, pc}
 8012864:	20007284 	.word	0x20007284

08012868 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012868:	b580      	push	{r7, lr}
 801286a:	b088      	sub	sp, #32
 801286c:	af02      	add	r7, sp, #8
 801286e:	6078      	str	r0, [r7, #4]
 8012870:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012872:	4b23      	ldr	r3, [pc, #140]	@ (8012900 <prvProcessExpiredTimer+0x98>)
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	68db      	ldr	r3, [r3, #12]
 8012878:	68db      	ldr	r3, [r3, #12]
 801287a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801287c:	697b      	ldr	r3, [r7, #20]
 801287e:	3304      	adds	r3, #4
 8012880:	4618      	mov	r0, r3
 8012882:	f7fd fab9 	bl	800fdf8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012886:	697b      	ldr	r3, [r7, #20]
 8012888:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801288c:	f003 0304 	and.w	r3, r3, #4
 8012890:	2b00      	cmp	r3, #0
 8012892:	d023      	beq.n	80128dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012894:	697b      	ldr	r3, [r7, #20]
 8012896:	699a      	ldr	r2, [r3, #24]
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	18d1      	adds	r1, r2, r3
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	683a      	ldr	r2, [r7, #0]
 80128a0:	6978      	ldr	r0, [r7, #20]
 80128a2:	f000 f8d5 	bl	8012a50 <prvInsertTimerInActiveList>
 80128a6:	4603      	mov	r3, r0
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d020      	beq.n	80128ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80128ac:	2300      	movs	r3, #0
 80128ae:	9300      	str	r3, [sp, #0]
 80128b0:	2300      	movs	r3, #0
 80128b2:	687a      	ldr	r2, [r7, #4]
 80128b4:	2100      	movs	r1, #0
 80128b6:	6978      	ldr	r0, [r7, #20]
 80128b8:	f7ff ff88 	bl	80127cc <xTimerGenericCommand>
 80128bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80128be:	693b      	ldr	r3, [r7, #16]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d114      	bne.n	80128ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 80128c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128c8:	f383 8811 	msr	BASEPRI, r3
 80128cc:	f3bf 8f6f 	isb	sy
 80128d0:	f3bf 8f4f 	dsb	sy
 80128d4:	60fb      	str	r3, [r7, #12]
}
 80128d6:	bf00      	nop
 80128d8:	bf00      	nop
 80128da:	e7fd      	b.n	80128d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80128dc:	697b      	ldr	r3, [r7, #20]
 80128de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80128e2:	f023 0301 	bic.w	r3, r3, #1
 80128e6:	b2da      	uxtb	r2, r3
 80128e8:	697b      	ldr	r3, [r7, #20]
 80128ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80128ee:	697b      	ldr	r3, [r7, #20]
 80128f0:	6a1b      	ldr	r3, [r3, #32]
 80128f2:	6978      	ldr	r0, [r7, #20]
 80128f4:	4798      	blx	r3
}
 80128f6:	bf00      	nop
 80128f8:	3718      	adds	r7, #24
 80128fa:	46bd      	mov	sp, r7
 80128fc:	bd80      	pop	{r7, pc}
 80128fe:	bf00      	nop
 8012900:	2000727c 	.word	0x2000727c

08012904 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b084      	sub	sp, #16
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801290c:	f107 0308 	add.w	r3, r7, #8
 8012910:	4618      	mov	r0, r3
 8012912:	f000 f859 	bl	80129c8 <prvGetNextExpireTime>
 8012916:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012918:	68bb      	ldr	r3, [r7, #8]
 801291a:	4619      	mov	r1, r3
 801291c:	68f8      	ldr	r0, [r7, #12]
 801291e:	f000 f805 	bl	801292c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012922:	f000 f8d7 	bl	8012ad4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012926:	bf00      	nop
 8012928:	e7f0      	b.n	801290c <prvTimerTask+0x8>
	...

0801292c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801292c:	b580      	push	{r7, lr}
 801292e:	b084      	sub	sp, #16
 8012930:	af00      	add	r7, sp, #0
 8012932:	6078      	str	r0, [r7, #4]
 8012934:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012936:	f7fe fe45 	bl	80115c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801293a:	f107 0308 	add.w	r3, r7, #8
 801293e:	4618      	mov	r0, r3
 8012940:	f000 f866 	bl	8012a10 <prvSampleTimeNow>
 8012944:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012946:	68bb      	ldr	r3, [r7, #8]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d130      	bne.n	80129ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801294c:	683b      	ldr	r3, [r7, #0]
 801294e:	2b00      	cmp	r3, #0
 8012950:	d10a      	bne.n	8012968 <prvProcessTimerOrBlockTask+0x3c>
 8012952:	687a      	ldr	r2, [r7, #4]
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	429a      	cmp	r2, r3
 8012958:	d806      	bhi.n	8012968 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801295a:	f7fe fe41 	bl	80115e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801295e:	68f9      	ldr	r1, [r7, #12]
 8012960:	6878      	ldr	r0, [r7, #4]
 8012962:	f7ff ff81 	bl	8012868 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012966:	e024      	b.n	80129b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d008      	beq.n	8012980 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801296e:	4b13      	ldr	r3, [pc, #76]	@ (80129bc <prvProcessTimerOrBlockTask+0x90>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	2b00      	cmp	r3, #0
 8012976:	d101      	bne.n	801297c <prvProcessTimerOrBlockTask+0x50>
 8012978:	2301      	movs	r3, #1
 801297a:	e000      	b.n	801297e <prvProcessTimerOrBlockTask+0x52>
 801297c:	2300      	movs	r3, #0
 801297e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012980:	4b0f      	ldr	r3, [pc, #60]	@ (80129c0 <prvProcessTimerOrBlockTask+0x94>)
 8012982:	6818      	ldr	r0, [r3, #0]
 8012984:	687a      	ldr	r2, [r7, #4]
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	1ad3      	subs	r3, r2, r3
 801298a:	683a      	ldr	r2, [r7, #0]
 801298c:	4619      	mov	r1, r3
 801298e:	f7fe fb0d 	bl	8010fac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012992:	f7fe fe25 	bl	80115e0 <xTaskResumeAll>
 8012996:	4603      	mov	r3, r0
 8012998:	2b00      	cmp	r3, #0
 801299a:	d10a      	bne.n	80129b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801299c:	4b09      	ldr	r3, [pc, #36]	@ (80129c4 <prvProcessTimerOrBlockTask+0x98>)
 801299e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129a2:	601a      	str	r2, [r3, #0]
 80129a4:	f3bf 8f4f 	dsb	sy
 80129a8:	f3bf 8f6f 	isb	sy
}
 80129ac:	e001      	b.n	80129b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80129ae:	f7fe fe17 	bl	80115e0 <xTaskResumeAll>
}
 80129b2:	bf00      	nop
 80129b4:	3710      	adds	r7, #16
 80129b6:	46bd      	mov	sp, r7
 80129b8:	bd80      	pop	{r7, pc}
 80129ba:	bf00      	nop
 80129bc:	20007280 	.word	0x20007280
 80129c0:	20007284 	.word	0x20007284
 80129c4:	e000ed04 	.word	0xe000ed04

080129c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80129c8:	b480      	push	{r7}
 80129ca:	b085      	sub	sp, #20
 80129cc:	af00      	add	r7, sp, #0
 80129ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80129d0:	4b0e      	ldr	r3, [pc, #56]	@ (8012a0c <prvGetNextExpireTime+0x44>)
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d101      	bne.n	80129de <prvGetNextExpireTime+0x16>
 80129da:	2201      	movs	r2, #1
 80129dc:	e000      	b.n	80129e0 <prvGetNextExpireTime+0x18>
 80129de:	2200      	movs	r2, #0
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d105      	bne.n	80129f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80129ec:	4b07      	ldr	r3, [pc, #28]	@ (8012a0c <prvGetNextExpireTime+0x44>)
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	68db      	ldr	r3, [r3, #12]
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	60fb      	str	r3, [r7, #12]
 80129f6:	e001      	b.n	80129fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80129f8:	2300      	movs	r3, #0
 80129fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80129fc:	68fb      	ldr	r3, [r7, #12]
}
 80129fe:	4618      	mov	r0, r3
 8012a00:	3714      	adds	r7, #20
 8012a02:	46bd      	mov	sp, r7
 8012a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a08:	4770      	bx	lr
 8012a0a:	bf00      	nop
 8012a0c:	2000727c 	.word	0x2000727c

08012a10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b084      	sub	sp, #16
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012a18:	f7fe fe80 	bl	801171c <xTaskGetTickCount>
 8012a1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8012a4c <prvSampleTimeNow+0x3c>)
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	68fa      	ldr	r2, [r7, #12]
 8012a24:	429a      	cmp	r2, r3
 8012a26:	d205      	bcs.n	8012a34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012a28:	f000 f93a 	bl	8012ca0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	2201      	movs	r2, #1
 8012a30:	601a      	str	r2, [r3, #0]
 8012a32:	e002      	b.n	8012a3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	2200      	movs	r2, #0
 8012a38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012a3a:	4a04      	ldr	r2, [pc, #16]	@ (8012a4c <prvSampleTimeNow+0x3c>)
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012a40:	68fb      	ldr	r3, [r7, #12]
}
 8012a42:	4618      	mov	r0, r3
 8012a44:	3710      	adds	r7, #16
 8012a46:	46bd      	mov	sp, r7
 8012a48:	bd80      	pop	{r7, pc}
 8012a4a:	bf00      	nop
 8012a4c:	2000728c 	.word	0x2000728c

08012a50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012a50:	b580      	push	{r7, lr}
 8012a52:	b086      	sub	sp, #24
 8012a54:	af00      	add	r7, sp, #0
 8012a56:	60f8      	str	r0, [r7, #12]
 8012a58:	60b9      	str	r1, [r7, #8]
 8012a5a:	607a      	str	r2, [r7, #4]
 8012a5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012a5e:	2300      	movs	r3, #0
 8012a60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012a62:	68fb      	ldr	r3, [r7, #12]
 8012a64:	68ba      	ldr	r2, [r7, #8]
 8012a66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	68fa      	ldr	r2, [r7, #12]
 8012a6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012a6e:	68ba      	ldr	r2, [r7, #8]
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	429a      	cmp	r2, r3
 8012a74:	d812      	bhi.n	8012a9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a76:	687a      	ldr	r2, [r7, #4]
 8012a78:	683b      	ldr	r3, [r7, #0]
 8012a7a:	1ad2      	subs	r2, r2, r3
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	699b      	ldr	r3, [r3, #24]
 8012a80:	429a      	cmp	r2, r3
 8012a82:	d302      	bcc.n	8012a8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012a84:	2301      	movs	r3, #1
 8012a86:	617b      	str	r3, [r7, #20]
 8012a88:	e01b      	b.n	8012ac2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012a8a:	4b10      	ldr	r3, [pc, #64]	@ (8012acc <prvInsertTimerInActiveList+0x7c>)
 8012a8c:	681a      	ldr	r2, [r3, #0]
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	3304      	adds	r3, #4
 8012a92:	4619      	mov	r1, r3
 8012a94:	4610      	mov	r0, r2
 8012a96:	f7fd f976 	bl	800fd86 <vListInsert>
 8012a9a:	e012      	b.n	8012ac2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012a9c:	687a      	ldr	r2, [r7, #4]
 8012a9e:	683b      	ldr	r3, [r7, #0]
 8012aa0:	429a      	cmp	r2, r3
 8012aa2:	d206      	bcs.n	8012ab2 <prvInsertTimerInActiveList+0x62>
 8012aa4:	68ba      	ldr	r2, [r7, #8]
 8012aa6:	683b      	ldr	r3, [r7, #0]
 8012aa8:	429a      	cmp	r2, r3
 8012aaa:	d302      	bcc.n	8012ab2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012aac:	2301      	movs	r3, #1
 8012aae:	617b      	str	r3, [r7, #20]
 8012ab0:	e007      	b.n	8012ac2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012ab2:	4b07      	ldr	r3, [pc, #28]	@ (8012ad0 <prvInsertTimerInActiveList+0x80>)
 8012ab4:	681a      	ldr	r2, [r3, #0]
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	3304      	adds	r3, #4
 8012aba:	4619      	mov	r1, r3
 8012abc:	4610      	mov	r0, r2
 8012abe:	f7fd f962 	bl	800fd86 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012ac2:	697b      	ldr	r3, [r7, #20]
}
 8012ac4:	4618      	mov	r0, r3
 8012ac6:	3718      	adds	r7, #24
 8012ac8:	46bd      	mov	sp, r7
 8012aca:	bd80      	pop	{r7, pc}
 8012acc:	20007280 	.word	0x20007280
 8012ad0:	2000727c 	.word	0x2000727c

08012ad4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012ad4:	b580      	push	{r7, lr}
 8012ad6:	b08e      	sub	sp, #56	@ 0x38
 8012ad8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012ada:	e0ce      	b.n	8012c7a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	da19      	bge.n	8012b16 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012ae2:	1d3b      	adds	r3, r7, #4
 8012ae4:	3304      	adds	r3, #4
 8012ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d10b      	bne.n	8012b06 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012af2:	f383 8811 	msr	BASEPRI, r3
 8012af6:	f3bf 8f6f 	isb	sy
 8012afa:	f3bf 8f4f 	dsb	sy
 8012afe:	61fb      	str	r3, [r7, #28]
}
 8012b00:	bf00      	nop
 8012b02:	bf00      	nop
 8012b04:	e7fd      	b.n	8012b02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b0c:	6850      	ldr	r0, [r2, #4]
 8012b0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b10:	6892      	ldr	r2, [r2, #8]
 8012b12:	4611      	mov	r1, r2
 8012b14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	f2c0 80ae 	blt.w	8012c7a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012b1e:	68fb      	ldr	r3, [r7, #12]
 8012b20:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b24:	695b      	ldr	r3, [r3, #20]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d004      	beq.n	8012b34 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b2c:	3304      	adds	r3, #4
 8012b2e:	4618      	mov	r0, r3
 8012b30:	f7fd f962 	bl	800fdf8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012b34:	463b      	mov	r3, r7
 8012b36:	4618      	mov	r0, r3
 8012b38:	f7ff ff6a 	bl	8012a10 <prvSampleTimeNow>
 8012b3c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	2b09      	cmp	r3, #9
 8012b42:	f200 8097 	bhi.w	8012c74 <prvProcessReceivedCommands+0x1a0>
 8012b46:	a201      	add	r2, pc, #4	@ (adr r2, 8012b4c <prvProcessReceivedCommands+0x78>)
 8012b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b4c:	08012b75 	.word	0x08012b75
 8012b50:	08012b75 	.word	0x08012b75
 8012b54:	08012b75 	.word	0x08012b75
 8012b58:	08012beb 	.word	0x08012beb
 8012b5c:	08012bff 	.word	0x08012bff
 8012b60:	08012c4b 	.word	0x08012c4b
 8012b64:	08012b75 	.word	0x08012b75
 8012b68:	08012b75 	.word	0x08012b75
 8012b6c:	08012beb 	.word	0x08012beb
 8012b70:	08012bff 	.word	0x08012bff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b7a:	f043 0301 	orr.w	r3, r3, #1
 8012b7e:	b2da      	uxtb	r2, r3
 8012b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012b86:	68ba      	ldr	r2, [r7, #8]
 8012b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b8a:	699b      	ldr	r3, [r3, #24]
 8012b8c:	18d1      	adds	r1, r2, r3
 8012b8e:	68bb      	ldr	r3, [r7, #8]
 8012b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b94:	f7ff ff5c 	bl	8012a50 <prvInsertTimerInActiveList>
 8012b98:	4603      	mov	r3, r0
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d06c      	beq.n	8012c78 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ba0:	6a1b      	ldr	r3, [r3, #32]
 8012ba2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012ba4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ba8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012bac:	f003 0304 	and.w	r3, r3, #4
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d061      	beq.n	8012c78 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012bb4:	68ba      	ldr	r2, [r7, #8]
 8012bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bb8:	699b      	ldr	r3, [r3, #24]
 8012bba:	441a      	add	r2, r3
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	9300      	str	r3, [sp, #0]
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	2100      	movs	r1, #0
 8012bc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012bc6:	f7ff fe01 	bl	80127cc <xTimerGenericCommand>
 8012bca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012bcc:	6a3b      	ldr	r3, [r7, #32]
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d152      	bne.n	8012c78 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bd6:	f383 8811 	msr	BASEPRI, r3
 8012bda:	f3bf 8f6f 	isb	sy
 8012bde:	f3bf 8f4f 	dsb	sy
 8012be2:	61bb      	str	r3, [r7, #24]
}
 8012be4:	bf00      	nop
 8012be6:	bf00      	nop
 8012be8:	e7fd      	b.n	8012be6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012bf0:	f023 0301 	bic.w	r3, r3, #1
 8012bf4:	b2da      	uxtb	r2, r3
 8012bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bf8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012bfc:	e03d      	b.n	8012c7a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c04:	f043 0301 	orr.w	r3, r3, #1
 8012c08:	b2da      	uxtb	r2, r3
 8012c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012c10:	68ba      	ldr	r2, [r7, #8]
 8012c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c18:	699b      	ldr	r3, [r3, #24]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d10b      	bne.n	8012c36 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c22:	f383 8811 	msr	BASEPRI, r3
 8012c26:	f3bf 8f6f 	isb	sy
 8012c2a:	f3bf 8f4f 	dsb	sy
 8012c2e:	617b      	str	r3, [r7, #20]
}
 8012c30:	bf00      	nop
 8012c32:	bf00      	nop
 8012c34:	e7fd      	b.n	8012c32 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c38:	699a      	ldr	r2, [r3, #24]
 8012c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c3c:	18d1      	adds	r1, r2, r3
 8012c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012c42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012c44:	f7ff ff04 	bl	8012a50 <prvInsertTimerInActiveList>
					break;
 8012c48:	e017      	b.n	8012c7a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c50:	f003 0302 	and.w	r3, r3, #2
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d103      	bne.n	8012c60 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012c58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012c5a:	f000 fc05 	bl	8013468 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012c5e:	e00c      	b.n	8012c7a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c66:	f023 0301 	bic.w	r3, r3, #1
 8012c6a:	b2da      	uxtb	r2, r3
 8012c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012c72:	e002      	b.n	8012c7a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012c74:	bf00      	nop
 8012c76:	e000      	b.n	8012c7a <prvProcessReceivedCommands+0x1a6>
					break;
 8012c78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012c7a:	4b08      	ldr	r3, [pc, #32]	@ (8012c9c <prvProcessReceivedCommands+0x1c8>)
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	1d39      	adds	r1, r7, #4
 8012c80:	2200      	movs	r2, #0
 8012c82:	4618      	mov	r0, r3
 8012c84:	f7fd fd7e 	bl	8010784 <xQueueReceive>
 8012c88:	4603      	mov	r3, r0
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	f47f af26 	bne.w	8012adc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012c90:	bf00      	nop
 8012c92:	bf00      	nop
 8012c94:	3730      	adds	r7, #48	@ 0x30
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bd80      	pop	{r7, pc}
 8012c9a:	bf00      	nop
 8012c9c:	20007284 	.word	0x20007284

08012ca0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b088      	sub	sp, #32
 8012ca4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012ca6:	e049      	b.n	8012d3c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012ca8:	4b2e      	ldr	r3, [pc, #184]	@ (8012d64 <prvSwitchTimerLists+0xc4>)
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	68db      	ldr	r3, [r3, #12]
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8012d64 <prvSwitchTimerLists+0xc4>)
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	68db      	ldr	r3, [r3, #12]
 8012cb8:	68db      	ldr	r3, [r3, #12]
 8012cba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	3304      	adds	r3, #4
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	f7fd f899 	bl	800fdf8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	6a1b      	ldr	r3, [r3, #32]
 8012cca:	68f8      	ldr	r0, [r7, #12]
 8012ccc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012cd4:	f003 0304 	and.w	r3, r3, #4
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d02f      	beq.n	8012d3c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	699b      	ldr	r3, [r3, #24]
 8012ce0:	693a      	ldr	r2, [r7, #16]
 8012ce2:	4413      	add	r3, r2
 8012ce4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012ce6:	68ba      	ldr	r2, [r7, #8]
 8012ce8:	693b      	ldr	r3, [r7, #16]
 8012cea:	429a      	cmp	r2, r3
 8012cec:	d90e      	bls.n	8012d0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	68ba      	ldr	r2, [r7, #8]
 8012cf2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	68fa      	ldr	r2, [r7, #12]
 8012cf8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8012d64 <prvSwitchTimerLists+0xc4>)
 8012cfc:	681a      	ldr	r2, [r3, #0]
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	3304      	adds	r3, #4
 8012d02:	4619      	mov	r1, r3
 8012d04:	4610      	mov	r0, r2
 8012d06:	f7fd f83e 	bl	800fd86 <vListInsert>
 8012d0a:	e017      	b.n	8012d3c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012d0c:	2300      	movs	r3, #0
 8012d0e:	9300      	str	r3, [sp, #0]
 8012d10:	2300      	movs	r3, #0
 8012d12:	693a      	ldr	r2, [r7, #16]
 8012d14:	2100      	movs	r1, #0
 8012d16:	68f8      	ldr	r0, [r7, #12]
 8012d18:	f7ff fd58 	bl	80127cc <xTimerGenericCommand>
 8012d1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d10b      	bne.n	8012d3c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d28:	f383 8811 	msr	BASEPRI, r3
 8012d2c:	f3bf 8f6f 	isb	sy
 8012d30:	f3bf 8f4f 	dsb	sy
 8012d34:	603b      	str	r3, [r7, #0]
}
 8012d36:	bf00      	nop
 8012d38:	bf00      	nop
 8012d3a:	e7fd      	b.n	8012d38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012d3c:	4b09      	ldr	r3, [pc, #36]	@ (8012d64 <prvSwitchTimerLists+0xc4>)
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d1b0      	bne.n	8012ca8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012d46:	4b07      	ldr	r3, [pc, #28]	@ (8012d64 <prvSwitchTimerLists+0xc4>)
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012d4c:	4b06      	ldr	r3, [pc, #24]	@ (8012d68 <prvSwitchTimerLists+0xc8>)
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	4a04      	ldr	r2, [pc, #16]	@ (8012d64 <prvSwitchTimerLists+0xc4>)
 8012d52:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012d54:	4a04      	ldr	r2, [pc, #16]	@ (8012d68 <prvSwitchTimerLists+0xc8>)
 8012d56:	697b      	ldr	r3, [r7, #20]
 8012d58:	6013      	str	r3, [r2, #0]
}
 8012d5a:	bf00      	nop
 8012d5c:	3718      	adds	r7, #24
 8012d5e:	46bd      	mov	sp, r7
 8012d60:	bd80      	pop	{r7, pc}
 8012d62:	bf00      	nop
 8012d64:	2000727c 	.word	0x2000727c
 8012d68:	20007280 	.word	0x20007280

08012d6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b082      	sub	sp, #8
 8012d70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012d72:	f000 f989 	bl	8013088 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012d76:	4b15      	ldr	r3, [pc, #84]	@ (8012dcc <prvCheckForValidListAndQueue+0x60>)
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d120      	bne.n	8012dc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012d7e:	4814      	ldr	r0, [pc, #80]	@ (8012dd0 <prvCheckForValidListAndQueue+0x64>)
 8012d80:	f7fc ffb0 	bl	800fce4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012d84:	4813      	ldr	r0, [pc, #76]	@ (8012dd4 <prvCheckForValidListAndQueue+0x68>)
 8012d86:	f7fc ffad 	bl	800fce4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012d8a:	4b13      	ldr	r3, [pc, #76]	@ (8012dd8 <prvCheckForValidListAndQueue+0x6c>)
 8012d8c:	4a10      	ldr	r2, [pc, #64]	@ (8012dd0 <prvCheckForValidListAndQueue+0x64>)
 8012d8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012d90:	4b12      	ldr	r3, [pc, #72]	@ (8012ddc <prvCheckForValidListAndQueue+0x70>)
 8012d92:	4a10      	ldr	r2, [pc, #64]	@ (8012dd4 <prvCheckForValidListAndQueue+0x68>)
 8012d94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012d96:	2300      	movs	r3, #0
 8012d98:	9300      	str	r3, [sp, #0]
 8012d9a:	4b11      	ldr	r3, [pc, #68]	@ (8012de0 <prvCheckForValidListAndQueue+0x74>)
 8012d9c:	4a11      	ldr	r2, [pc, #68]	@ (8012de4 <prvCheckForValidListAndQueue+0x78>)
 8012d9e:	2110      	movs	r1, #16
 8012da0:	200a      	movs	r0, #10
 8012da2:	f7fd f8bd 	bl	800ff20 <xQueueGenericCreateStatic>
 8012da6:	4603      	mov	r3, r0
 8012da8:	4a08      	ldr	r2, [pc, #32]	@ (8012dcc <prvCheckForValidListAndQueue+0x60>)
 8012daa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012dac:	4b07      	ldr	r3, [pc, #28]	@ (8012dcc <prvCheckForValidListAndQueue+0x60>)
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d005      	beq.n	8012dc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012db4:	4b05      	ldr	r3, [pc, #20]	@ (8012dcc <prvCheckForValidListAndQueue+0x60>)
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	490b      	ldr	r1, [pc, #44]	@ (8012de8 <prvCheckForValidListAndQueue+0x7c>)
 8012dba:	4618      	mov	r0, r3
 8012dbc:	f7fe f8a2 	bl	8010f04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012dc0:	f000 f994 	bl	80130ec <vPortExitCritical>
}
 8012dc4:	bf00      	nop
 8012dc6:	46bd      	mov	sp, r7
 8012dc8:	bd80      	pop	{r7, pc}
 8012dca:	bf00      	nop
 8012dcc:	20007284 	.word	0x20007284
 8012dd0:	20007254 	.word	0x20007254
 8012dd4:	20007268 	.word	0x20007268
 8012dd8:	2000727c 	.word	0x2000727c
 8012ddc:	20007280 	.word	0x20007280
 8012de0:	20007330 	.word	0x20007330
 8012de4:	20007290 	.word	0x20007290
 8012de8:	0801f824 	.word	0x0801f824

08012dec <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b08a      	sub	sp, #40	@ 0x28
 8012df0:	af00      	add	r7, sp, #0
 8012df2:	60f8      	str	r0, [r7, #12]
 8012df4:	60b9      	str	r1, [r7, #8]
 8012df6:	607a      	str	r2, [r7, #4]
 8012df8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8012dfa:	f06f 0301 	mvn.w	r3, #1
 8012dfe:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8012e04:	68bb      	ldr	r3, [r7, #8]
 8012e06:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012e0c:	4b06      	ldr	r3, [pc, #24]	@ (8012e28 <xTimerPendFunctionCallFromISR+0x3c>)
 8012e0e:	6818      	ldr	r0, [r3, #0]
 8012e10:	f107 0114 	add.w	r1, r7, #20
 8012e14:	2300      	movs	r3, #0
 8012e16:	683a      	ldr	r2, [r7, #0]
 8012e18:	f7fd fb86 	bl	8010528 <xQueueGenericSendFromISR>
 8012e1c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8012e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8012e20:	4618      	mov	r0, r3
 8012e22:	3728      	adds	r7, #40	@ 0x28
 8012e24:	46bd      	mov	sp, r7
 8012e26:	bd80      	pop	{r7, pc}
 8012e28:	20007284 	.word	0x20007284

08012e2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012e2c:	b480      	push	{r7}
 8012e2e:	b085      	sub	sp, #20
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	60f8      	str	r0, [r7, #12]
 8012e34:	60b9      	str	r1, [r7, #8]
 8012e36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	3b04      	subs	r3, #4
 8012e3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012e44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	3b04      	subs	r3, #4
 8012e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012e4c:	68bb      	ldr	r3, [r7, #8]
 8012e4e:	f023 0201 	bic.w	r2, r3, #1
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	3b04      	subs	r3, #4
 8012e5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8012e90 <pxPortInitialiseStack+0x64>)
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	3b14      	subs	r3, #20
 8012e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012e68:	687a      	ldr	r2, [r7, #4]
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	3b04      	subs	r3, #4
 8012e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	f06f 0202 	mvn.w	r2, #2
 8012e7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	3b20      	subs	r3, #32
 8012e80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012e82:	68fb      	ldr	r3, [r7, #12]
}
 8012e84:	4618      	mov	r0, r3
 8012e86:	3714      	adds	r7, #20
 8012e88:	46bd      	mov	sp, r7
 8012e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e8e:	4770      	bx	lr
 8012e90:	08012e95 	.word	0x08012e95

08012e94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012e94:	b480      	push	{r7}
 8012e96:	b085      	sub	sp, #20
 8012e98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012e9e:	4b13      	ldr	r3, [pc, #76]	@ (8012eec <prvTaskExitError+0x58>)
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ea6:	d00b      	beq.n	8012ec0 <prvTaskExitError+0x2c>
	__asm volatile
 8012ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eac:	f383 8811 	msr	BASEPRI, r3
 8012eb0:	f3bf 8f6f 	isb	sy
 8012eb4:	f3bf 8f4f 	dsb	sy
 8012eb8:	60fb      	str	r3, [r7, #12]
}
 8012eba:	bf00      	nop
 8012ebc:	bf00      	nop
 8012ebe:	e7fd      	b.n	8012ebc <prvTaskExitError+0x28>
	__asm volatile
 8012ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ec4:	f383 8811 	msr	BASEPRI, r3
 8012ec8:	f3bf 8f6f 	isb	sy
 8012ecc:	f3bf 8f4f 	dsb	sy
 8012ed0:	60bb      	str	r3, [r7, #8]
}
 8012ed2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012ed4:	bf00      	nop
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d0fc      	beq.n	8012ed6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012edc:	bf00      	nop
 8012ede:	bf00      	nop
 8012ee0:	3714      	adds	r7, #20
 8012ee2:	46bd      	mov	sp, r7
 8012ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ee8:	4770      	bx	lr
 8012eea:	bf00      	nop
 8012eec:	20000028 	.word	0x20000028

08012ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012ef0:	4b07      	ldr	r3, [pc, #28]	@ (8012f10 <pxCurrentTCBConst2>)
 8012ef2:	6819      	ldr	r1, [r3, #0]
 8012ef4:	6808      	ldr	r0, [r1, #0]
 8012ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012efa:	f380 8809 	msr	PSP, r0
 8012efe:	f3bf 8f6f 	isb	sy
 8012f02:	f04f 0000 	mov.w	r0, #0
 8012f06:	f380 8811 	msr	BASEPRI, r0
 8012f0a:	4770      	bx	lr
 8012f0c:	f3af 8000 	nop.w

08012f10 <pxCurrentTCBConst2>:
 8012f10:	20006d54 	.word	0x20006d54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012f14:	bf00      	nop
 8012f16:	bf00      	nop

08012f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012f18:	4808      	ldr	r0, [pc, #32]	@ (8012f3c <prvPortStartFirstTask+0x24>)
 8012f1a:	6800      	ldr	r0, [r0, #0]
 8012f1c:	6800      	ldr	r0, [r0, #0]
 8012f1e:	f380 8808 	msr	MSP, r0
 8012f22:	f04f 0000 	mov.w	r0, #0
 8012f26:	f380 8814 	msr	CONTROL, r0
 8012f2a:	b662      	cpsie	i
 8012f2c:	b661      	cpsie	f
 8012f2e:	f3bf 8f4f 	dsb	sy
 8012f32:	f3bf 8f6f 	isb	sy
 8012f36:	df00      	svc	0
 8012f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8012f3a:	bf00      	nop
 8012f3c:	e000ed08 	.word	0xe000ed08

08012f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012f40:	b580      	push	{r7, lr}
 8012f42:	b086      	sub	sp, #24
 8012f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012f46:	4b47      	ldr	r3, [pc, #284]	@ (8013064 <xPortStartScheduler+0x124>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	4a47      	ldr	r2, [pc, #284]	@ (8013068 <xPortStartScheduler+0x128>)
 8012f4c:	4293      	cmp	r3, r2
 8012f4e:	d10b      	bne.n	8012f68 <xPortStartScheduler+0x28>
	__asm volatile
 8012f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f54:	f383 8811 	msr	BASEPRI, r3
 8012f58:	f3bf 8f6f 	isb	sy
 8012f5c:	f3bf 8f4f 	dsb	sy
 8012f60:	60fb      	str	r3, [r7, #12]
}
 8012f62:	bf00      	nop
 8012f64:	bf00      	nop
 8012f66:	e7fd      	b.n	8012f64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012f68:	4b3e      	ldr	r3, [pc, #248]	@ (8013064 <xPortStartScheduler+0x124>)
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	4a3f      	ldr	r2, [pc, #252]	@ (801306c <xPortStartScheduler+0x12c>)
 8012f6e:	4293      	cmp	r3, r2
 8012f70:	d10b      	bne.n	8012f8a <xPortStartScheduler+0x4a>
	__asm volatile
 8012f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f76:	f383 8811 	msr	BASEPRI, r3
 8012f7a:	f3bf 8f6f 	isb	sy
 8012f7e:	f3bf 8f4f 	dsb	sy
 8012f82:	613b      	str	r3, [r7, #16]
}
 8012f84:	bf00      	nop
 8012f86:	bf00      	nop
 8012f88:	e7fd      	b.n	8012f86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012f8a:	4b39      	ldr	r3, [pc, #228]	@ (8013070 <xPortStartScheduler+0x130>)
 8012f8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012f8e:	697b      	ldr	r3, [r7, #20]
 8012f90:	781b      	ldrb	r3, [r3, #0]
 8012f92:	b2db      	uxtb	r3, r3
 8012f94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012f96:	697b      	ldr	r3, [r7, #20]
 8012f98:	22ff      	movs	r2, #255	@ 0xff
 8012f9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012f9c:	697b      	ldr	r3, [r7, #20]
 8012f9e:	781b      	ldrb	r3, [r3, #0]
 8012fa0:	b2db      	uxtb	r3, r3
 8012fa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012fa4:	78fb      	ldrb	r3, [r7, #3]
 8012fa6:	b2db      	uxtb	r3, r3
 8012fa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8012fac:	b2da      	uxtb	r2, r3
 8012fae:	4b31      	ldr	r3, [pc, #196]	@ (8013074 <xPortStartScheduler+0x134>)
 8012fb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012fb2:	4b31      	ldr	r3, [pc, #196]	@ (8013078 <xPortStartScheduler+0x138>)
 8012fb4:	2207      	movs	r2, #7
 8012fb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012fb8:	e009      	b.n	8012fce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8012fba:	4b2f      	ldr	r3, [pc, #188]	@ (8013078 <xPortStartScheduler+0x138>)
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	3b01      	subs	r3, #1
 8012fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8013078 <xPortStartScheduler+0x138>)
 8012fc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012fc4:	78fb      	ldrb	r3, [r7, #3]
 8012fc6:	b2db      	uxtb	r3, r3
 8012fc8:	005b      	lsls	r3, r3, #1
 8012fca:	b2db      	uxtb	r3, r3
 8012fcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012fce:	78fb      	ldrb	r3, [r7, #3]
 8012fd0:	b2db      	uxtb	r3, r3
 8012fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012fd6:	2b80      	cmp	r3, #128	@ 0x80
 8012fd8:	d0ef      	beq.n	8012fba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012fda:	4b27      	ldr	r3, [pc, #156]	@ (8013078 <xPortStartScheduler+0x138>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	f1c3 0307 	rsb	r3, r3, #7
 8012fe2:	2b04      	cmp	r3, #4
 8012fe4:	d00b      	beq.n	8012ffe <xPortStartScheduler+0xbe>
	__asm volatile
 8012fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fea:	f383 8811 	msr	BASEPRI, r3
 8012fee:	f3bf 8f6f 	isb	sy
 8012ff2:	f3bf 8f4f 	dsb	sy
 8012ff6:	60bb      	str	r3, [r7, #8]
}
 8012ff8:	bf00      	nop
 8012ffa:	bf00      	nop
 8012ffc:	e7fd      	b.n	8012ffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8013078 <xPortStartScheduler+0x138>)
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	021b      	lsls	r3, r3, #8
 8013004:	4a1c      	ldr	r2, [pc, #112]	@ (8013078 <xPortStartScheduler+0x138>)
 8013006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013008:	4b1b      	ldr	r3, [pc, #108]	@ (8013078 <xPortStartScheduler+0x138>)
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013010:	4a19      	ldr	r2, [pc, #100]	@ (8013078 <xPortStartScheduler+0x138>)
 8013012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	b2da      	uxtb	r2, r3
 8013018:	697b      	ldr	r3, [r7, #20]
 801301a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801301c:	4b17      	ldr	r3, [pc, #92]	@ (801307c <xPortStartScheduler+0x13c>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	4a16      	ldr	r2, [pc, #88]	@ (801307c <xPortStartScheduler+0x13c>)
 8013022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013028:	4b14      	ldr	r3, [pc, #80]	@ (801307c <xPortStartScheduler+0x13c>)
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	4a13      	ldr	r2, [pc, #76]	@ (801307c <xPortStartScheduler+0x13c>)
 801302e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013034:	f000 f8da 	bl	80131ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013038:	4b11      	ldr	r3, [pc, #68]	@ (8013080 <xPortStartScheduler+0x140>)
 801303a:	2200      	movs	r2, #0
 801303c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801303e:	f000 f8f9 	bl	8013234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013042:	4b10      	ldr	r3, [pc, #64]	@ (8013084 <xPortStartScheduler+0x144>)
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	4a0f      	ldr	r2, [pc, #60]	@ (8013084 <xPortStartScheduler+0x144>)
 8013048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801304c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801304e:	f7ff ff63 	bl	8012f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013052:	f7fe fc3f 	bl	80118d4 <vTaskSwitchContext>
	prvTaskExitError();
 8013056:	f7ff ff1d 	bl	8012e94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801305a:	2300      	movs	r3, #0
}
 801305c:	4618      	mov	r0, r3
 801305e:	3718      	adds	r7, #24
 8013060:	46bd      	mov	sp, r7
 8013062:	bd80      	pop	{r7, pc}
 8013064:	e000ed00 	.word	0xe000ed00
 8013068:	410fc271 	.word	0x410fc271
 801306c:	410fc270 	.word	0x410fc270
 8013070:	e000e400 	.word	0xe000e400
 8013074:	20007380 	.word	0x20007380
 8013078:	20007384 	.word	0x20007384
 801307c:	e000ed20 	.word	0xe000ed20
 8013080:	20000028 	.word	0x20000028
 8013084:	e000ef34 	.word	0xe000ef34

08013088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013088:	b480      	push	{r7}
 801308a:	b083      	sub	sp, #12
 801308c:	af00      	add	r7, sp, #0
	__asm volatile
 801308e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013092:	f383 8811 	msr	BASEPRI, r3
 8013096:	f3bf 8f6f 	isb	sy
 801309a:	f3bf 8f4f 	dsb	sy
 801309e:	607b      	str	r3, [r7, #4]
}
 80130a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80130a2:	4b10      	ldr	r3, [pc, #64]	@ (80130e4 <vPortEnterCritical+0x5c>)
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	3301      	adds	r3, #1
 80130a8:	4a0e      	ldr	r2, [pc, #56]	@ (80130e4 <vPortEnterCritical+0x5c>)
 80130aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80130ac:	4b0d      	ldr	r3, [pc, #52]	@ (80130e4 <vPortEnterCritical+0x5c>)
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	2b01      	cmp	r3, #1
 80130b2:	d110      	bne.n	80130d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80130b4:	4b0c      	ldr	r3, [pc, #48]	@ (80130e8 <vPortEnterCritical+0x60>)
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	b2db      	uxtb	r3, r3
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d00b      	beq.n	80130d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80130be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130c2:	f383 8811 	msr	BASEPRI, r3
 80130c6:	f3bf 8f6f 	isb	sy
 80130ca:	f3bf 8f4f 	dsb	sy
 80130ce:	603b      	str	r3, [r7, #0]
}
 80130d0:	bf00      	nop
 80130d2:	bf00      	nop
 80130d4:	e7fd      	b.n	80130d2 <vPortEnterCritical+0x4a>
	}
}
 80130d6:	bf00      	nop
 80130d8:	370c      	adds	r7, #12
 80130da:	46bd      	mov	sp, r7
 80130dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e0:	4770      	bx	lr
 80130e2:	bf00      	nop
 80130e4:	20000028 	.word	0x20000028
 80130e8:	e000ed04 	.word	0xe000ed04

080130ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80130ec:	b480      	push	{r7}
 80130ee:	b083      	sub	sp, #12
 80130f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80130f2:	4b12      	ldr	r3, [pc, #72]	@ (801313c <vPortExitCritical+0x50>)
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d10b      	bne.n	8013112 <vPortExitCritical+0x26>
	__asm volatile
 80130fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130fe:	f383 8811 	msr	BASEPRI, r3
 8013102:	f3bf 8f6f 	isb	sy
 8013106:	f3bf 8f4f 	dsb	sy
 801310a:	607b      	str	r3, [r7, #4]
}
 801310c:	bf00      	nop
 801310e:	bf00      	nop
 8013110:	e7fd      	b.n	801310e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013112:	4b0a      	ldr	r3, [pc, #40]	@ (801313c <vPortExitCritical+0x50>)
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	3b01      	subs	r3, #1
 8013118:	4a08      	ldr	r2, [pc, #32]	@ (801313c <vPortExitCritical+0x50>)
 801311a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801311c:	4b07      	ldr	r3, [pc, #28]	@ (801313c <vPortExitCritical+0x50>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d105      	bne.n	8013130 <vPortExitCritical+0x44>
 8013124:	2300      	movs	r3, #0
 8013126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013128:	683b      	ldr	r3, [r7, #0]
 801312a:	f383 8811 	msr	BASEPRI, r3
}
 801312e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013130:	bf00      	nop
 8013132:	370c      	adds	r7, #12
 8013134:	46bd      	mov	sp, r7
 8013136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801313a:	4770      	bx	lr
 801313c:	20000028 	.word	0x20000028

08013140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013140:	f3ef 8009 	mrs	r0, PSP
 8013144:	f3bf 8f6f 	isb	sy
 8013148:	4b15      	ldr	r3, [pc, #84]	@ (80131a0 <pxCurrentTCBConst>)
 801314a:	681a      	ldr	r2, [r3, #0]
 801314c:	f01e 0f10 	tst.w	lr, #16
 8013150:	bf08      	it	eq
 8013152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801315a:	6010      	str	r0, [r2, #0]
 801315c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013164:	f380 8811 	msr	BASEPRI, r0
 8013168:	f3bf 8f4f 	dsb	sy
 801316c:	f3bf 8f6f 	isb	sy
 8013170:	f7fe fbb0 	bl	80118d4 <vTaskSwitchContext>
 8013174:	f04f 0000 	mov.w	r0, #0
 8013178:	f380 8811 	msr	BASEPRI, r0
 801317c:	bc09      	pop	{r0, r3}
 801317e:	6819      	ldr	r1, [r3, #0]
 8013180:	6808      	ldr	r0, [r1, #0]
 8013182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013186:	f01e 0f10 	tst.w	lr, #16
 801318a:	bf08      	it	eq
 801318c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013190:	f380 8809 	msr	PSP, r0
 8013194:	f3bf 8f6f 	isb	sy
 8013198:	4770      	bx	lr
 801319a:	bf00      	nop
 801319c:	f3af 8000 	nop.w

080131a0 <pxCurrentTCBConst>:
 80131a0:	20006d54 	.word	0x20006d54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80131a4:	bf00      	nop
 80131a6:	bf00      	nop

080131a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80131a8:	b580      	push	{r7, lr}
 80131aa:	b082      	sub	sp, #8
 80131ac:	af00      	add	r7, sp, #0
	__asm volatile
 80131ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131b2:	f383 8811 	msr	BASEPRI, r3
 80131b6:	f3bf 8f6f 	isb	sy
 80131ba:	f3bf 8f4f 	dsb	sy
 80131be:	607b      	str	r3, [r7, #4]
}
 80131c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80131c2:	f7fe facd 	bl	8011760 <xTaskIncrementTick>
 80131c6:	4603      	mov	r3, r0
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d003      	beq.n	80131d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80131cc:	4b06      	ldr	r3, [pc, #24]	@ (80131e8 <xPortSysTickHandler+0x40>)
 80131ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80131d2:	601a      	str	r2, [r3, #0]
 80131d4:	2300      	movs	r3, #0
 80131d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80131d8:	683b      	ldr	r3, [r7, #0]
 80131da:	f383 8811 	msr	BASEPRI, r3
}
 80131de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80131e0:	bf00      	nop
 80131e2:	3708      	adds	r7, #8
 80131e4:	46bd      	mov	sp, r7
 80131e6:	bd80      	pop	{r7, pc}
 80131e8:	e000ed04 	.word	0xe000ed04

080131ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80131ec:	b480      	push	{r7}
 80131ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80131f0:	4b0b      	ldr	r3, [pc, #44]	@ (8013220 <vPortSetupTimerInterrupt+0x34>)
 80131f2:	2200      	movs	r2, #0
 80131f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80131f6:	4b0b      	ldr	r3, [pc, #44]	@ (8013224 <vPortSetupTimerInterrupt+0x38>)
 80131f8:	2200      	movs	r2, #0
 80131fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80131fc:	4b0a      	ldr	r3, [pc, #40]	@ (8013228 <vPortSetupTimerInterrupt+0x3c>)
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	4a0a      	ldr	r2, [pc, #40]	@ (801322c <vPortSetupTimerInterrupt+0x40>)
 8013202:	fba2 2303 	umull	r2, r3, r2, r3
 8013206:	099b      	lsrs	r3, r3, #6
 8013208:	4a09      	ldr	r2, [pc, #36]	@ (8013230 <vPortSetupTimerInterrupt+0x44>)
 801320a:	3b01      	subs	r3, #1
 801320c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801320e:	4b04      	ldr	r3, [pc, #16]	@ (8013220 <vPortSetupTimerInterrupt+0x34>)
 8013210:	2207      	movs	r2, #7
 8013212:	601a      	str	r2, [r3, #0]
}
 8013214:	bf00      	nop
 8013216:	46bd      	mov	sp, r7
 8013218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321c:	4770      	bx	lr
 801321e:	bf00      	nop
 8013220:	e000e010 	.word	0xe000e010
 8013224:	e000e018 	.word	0xe000e018
 8013228:	20000008 	.word	0x20000008
 801322c:	10624dd3 	.word	0x10624dd3
 8013230:	e000e014 	.word	0xe000e014

08013234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013244 <vPortEnableVFP+0x10>
 8013238:	6801      	ldr	r1, [r0, #0]
 801323a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801323e:	6001      	str	r1, [r0, #0]
 8013240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013242:	bf00      	nop
 8013244:	e000ed88 	.word	0xe000ed88

08013248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013248:	b480      	push	{r7}
 801324a:	b085      	sub	sp, #20
 801324c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801324e:	f3ef 8305 	mrs	r3, IPSR
 8013252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	2b0f      	cmp	r3, #15
 8013258:	d915      	bls.n	8013286 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801325a:	4a18      	ldr	r2, [pc, #96]	@ (80132bc <vPortValidateInterruptPriority+0x74>)
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	4413      	add	r3, r2
 8013260:	781b      	ldrb	r3, [r3, #0]
 8013262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013264:	4b16      	ldr	r3, [pc, #88]	@ (80132c0 <vPortValidateInterruptPriority+0x78>)
 8013266:	781b      	ldrb	r3, [r3, #0]
 8013268:	7afa      	ldrb	r2, [r7, #11]
 801326a:	429a      	cmp	r2, r3
 801326c:	d20b      	bcs.n	8013286 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801326e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013272:	f383 8811 	msr	BASEPRI, r3
 8013276:	f3bf 8f6f 	isb	sy
 801327a:	f3bf 8f4f 	dsb	sy
 801327e:	607b      	str	r3, [r7, #4]
}
 8013280:	bf00      	nop
 8013282:	bf00      	nop
 8013284:	e7fd      	b.n	8013282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013286:	4b0f      	ldr	r3, [pc, #60]	@ (80132c4 <vPortValidateInterruptPriority+0x7c>)
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801328e:	4b0e      	ldr	r3, [pc, #56]	@ (80132c8 <vPortValidateInterruptPriority+0x80>)
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	429a      	cmp	r2, r3
 8013294:	d90b      	bls.n	80132ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801329a:	f383 8811 	msr	BASEPRI, r3
 801329e:	f3bf 8f6f 	isb	sy
 80132a2:	f3bf 8f4f 	dsb	sy
 80132a6:	603b      	str	r3, [r7, #0]
}
 80132a8:	bf00      	nop
 80132aa:	bf00      	nop
 80132ac:	e7fd      	b.n	80132aa <vPortValidateInterruptPriority+0x62>
	}
 80132ae:	bf00      	nop
 80132b0:	3714      	adds	r7, #20
 80132b2:	46bd      	mov	sp, r7
 80132b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b8:	4770      	bx	lr
 80132ba:	bf00      	nop
 80132bc:	e000e3f0 	.word	0xe000e3f0
 80132c0:	20007380 	.word	0x20007380
 80132c4:	e000ed0c 	.word	0xe000ed0c
 80132c8:	20007384 	.word	0x20007384

080132cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b08a      	sub	sp, #40	@ 0x28
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80132d4:	2300      	movs	r3, #0
 80132d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80132d8:	f7fe f974 	bl	80115c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80132dc:	4b5c      	ldr	r3, [pc, #368]	@ (8013450 <pvPortMalloc+0x184>)
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d101      	bne.n	80132e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80132e4:	f000 f924 	bl	8013530 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80132e8:	4b5a      	ldr	r3, [pc, #360]	@ (8013454 <pvPortMalloc+0x188>)
 80132ea:	681a      	ldr	r2, [r3, #0]
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	4013      	ands	r3, r2
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	f040 8095 	bne.w	8013420 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d01e      	beq.n	801333a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80132fc:	2208      	movs	r2, #8
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	4413      	add	r3, r2
 8013302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	f003 0307 	and.w	r3, r3, #7
 801330a:	2b00      	cmp	r3, #0
 801330c:	d015      	beq.n	801333a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	f023 0307 	bic.w	r3, r3, #7
 8013314:	3308      	adds	r3, #8
 8013316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	f003 0307 	and.w	r3, r3, #7
 801331e:	2b00      	cmp	r3, #0
 8013320:	d00b      	beq.n	801333a <pvPortMalloc+0x6e>
	__asm volatile
 8013322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013326:	f383 8811 	msr	BASEPRI, r3
 801332a:	f3bf 8f6f 	isb	sy
 801332e:	f3bf 8f4f 	dsb	sy
 8013332:	617b      	str	r3, [r7, #20]
}
 8013334:	bf00      	nop
 8013336:	bf00      	nop
 8013338:	e7fd      	b.n	8013336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	2b00      	cmp	r3, #0
 801333e:	d06f      	beq.n	8013420 <pvPortMalloc+0x154>
 8013340:	4b45      	ldr	r3, [pc, #276]	@ (8013458 <pvPortMalloc+0x18c>)
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	429a      	cmp	r2, r3
 8013348:	d86a      	bhi.n	8013420 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801334a:	4b44      	ldr	r3, [pc, #272]	@ (801345c <pvPortMalloc+0x190>)
 801334c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801334e:	4b43      	ldr	r3, [pc, #268]	@ (801345c <pvPortMalloc+0x190>)
 8013350:	681b      	ldr	r3, [r3, #0]
 8013352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013354:	e004      	b.n	8013360 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013358:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801335c:	681b      	ldr	r3, [r3, #0]
 801335e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013362:	685b      	ldr	r3, [r3, #4]
 8013364:	687a      	ldr	r2, [r7, #4]
 8013366:	429a      	cmp	r2, r3
 8013368:	d903      	bls.n	8013372 <pvPortMalloc+0xa6>
 801336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d1f1      	bne.n	8013356 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013372:	4b37      	ldr	r3, [pc, #220]	@ (8013450 <pvPortMalloc+0x184>)
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013378:	429a      	cmp	r2, r3
 801337a:	d051      	beq.n	8013420 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801337c:	6a3b      	ldr	r3, [r7, #32]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	2208      	movs	r2, #8
 8013382:	4413      	add	r3, r2
 8013384:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013388:	681a      	ldr	r2, [r3, #0]
 801338a:	6a3b      	ldr	r3, [r7, #32]
 801338c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013390:	685a      	ldr	r2, [r3, #4]
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	1ad2      	subs	r2, r2, r3
 8013396:	2308      	movs	r3, #8
 8013398:	005b      	lsls	r3, r3, #1
 801339a:	429a      	cmp	r2, r3
 801339c:	d920      	bls.n	80133e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801339e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	4413      	add	r3, r2
 80133a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80133a6:	69bb      	ldr	r3, [r7, #24]
 80133a8:	f003 0307 	and.w	r3, r3, #7
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d00b      	beq.n	80133c8 <pvPortMalloc+0xfc>
	__asm volatile
 80133b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133b4:	f383 8811 	msr	BASEPRI, r3
 80133b8:	f3bf 8f6f 	isb	sy
 80133bc:	f3bf 8f4f 	dsb	sy
 80133c0:	613b      	str	r3, [r7, #16]
}
 80133c2:	bf00      	nop
 80133c4:	bf00      	nop
 80133c6:	e7fd      	b.n	80133c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80133c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133ca:	685a      	ldr	r2, [r3, #4]
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	1ad2      	subs	r2, r2, r3
 80133d0:	69bb      	ldr	r3, [r7, #24]
 80133d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80133d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133d6:	687a      	ldr	r2, [r7, #4]
 80133d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80133da:	69b8      	ldr	r0, [r7, #24]
 80133dc:	f000 f90a 	bl	80135f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80133e0:	4b1d      	ldr	r3, [pc, #116]	@ (8013458 <pvPortMalloc+0x18c>)
 80133e2:	681a      	ldr	r2, [r3, #0]
 80133e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133e6:	685b      	ldr	r3, [r3, #4]
 80133e8:	1ad3      	subs	r3, r2, r3
 80133ea:	4a1b      	ldr	r2, [pc, #108]	@ (8013458 <pvPortMalloc+0x18c>)
 80133ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80133ee:	4b1a      	ldr	r3, [pc, #104]	@ (8013458 <pvPortMalloc+0x18c>)
 80133f0:	681a      	ldr	r2, [r3, #0]
 80133f2:	4b1b      	ldr	r3, [pc, #108]	@ (8013460 <pvPortMalloc+0x194>)
 80133f4:	681b      	ldr	r3, [r3, #0]
 80133f6:	429a      	cmp	r2, r3
 80133f8:	d203      	bcs.n	8013402 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80133fa:	4b17      	ldr	r3, [pc, #92]	@ (8013458 <pvPortMalloc+0x18c>)
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	4a18      	ldr	r2, [pc, #96]	@ (8013460 <pvPortMalloc+0x194>)
 8013400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013404:	685a      	ldr	r2, [r3, #4]
 8013406:	4b13      	ldr	r3, [pc, #76]	@ (8013454 <pvPortMalloc+0x188>)
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	431a      	orrs	r2, r3
 801340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801340e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013412:	2200      	movs	r2, #0
 8013414:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013416:	4b13      	ldr	r3, [pc, #76]	@ (8013464 <pvPortMalloc+0x198>)
 8013418:	681b      	ldr	r3, [r3, #0]
 801341a:	3301      	adds	r3, #1
 801341c:	4a11      	ldr	r2, [pc, #68]	@ (8013464 <pvPortMalloc+0x198>)
 801341e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013420:	f7fe f8de 	bl	80115e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013424:	69fb      	ldr	r3, [r7, #28]
 8013426:	f003 0307 	and.w	r3, r3, #7
 801342a:	2b00      	cmp	r3, #0
 801342c:	d00b      	beq.n	8013446 <pvPortMalloc+0x17a>
	__asm volatile
 801342e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013432:	f383 8811 	msr	BASEPRI, r3
 8013436:	f3bf 8f6f 	isb	sy
 801343a:	f3bf 8f4f 	dsb	sy
 801343e:	60fb      	str	r3, [r7, #12]
}
 8013440:	bf00      	nop
 8013442:	bf00      	nop
 8013444:	e7fd      	b.n	8013442 <pvPortMalloc+0x176>
	return pvReturn;
 8013446:	69fb      	ldr	r3, [r7, #28]
}
 8013448:	4618      	mov	r0, r3
 801344a:	3728      	adds	r7, #40	@ 0x28
 801344c:	46bd      	mov	sp, r7
 801344e:	bd80      	pop	{r7, pc}
 8013450:	2000f390 	.word	0x2000f390
 8013454:	2000f3a4 	.word	0x2000f3a4
 8013458:	2000f394 	.word	0x2000f394
 801345c:	2000f388 	.word	0x2000f388
 8013460:	2000f398 	.word	0x2000f398
 8013464:	2000f39c 	.word	0x2000f39c

08013468 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b086      	sub	sp, #24
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	2b00      	cmp	r3, #0
 8013478:	d04f      	beq.n	801351a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801347a:	2308      	movs	r3, #8
 801347c:	425b      	negs	r3, r3
 801347e:	697a      	ldr	r2, [r7, #20]
 8013480:	4413      	add	r3, r2
 8013482:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013484:	697b      	ldr	r3, [r7, #20]
 8013486:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013488:	693b      	ldr	r3, [r7, #16]
 801348a:	685a      	ldr	r2, [r3, #4]
 801348c:	4b25      	ldr	r3, [pc, #148]	@ (8013524 <vPortFree+0xbc>)
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	4013      	ands	r3, r2
 8013492:	2b00      	cmp	r3, #0
 8013494:	d10b      	bne.n	80134ae <vPortFree+0x46>
	__asm volatile
 8013496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801349a:	f383 8811 	msr	BASEPRI, r3
 801349e:	f3bf 8f6f 	isb	sy
 80134a2:	f3bf 8f4f 	dsb	sy
 80134a6:	60fb      	str	r3, [r7, #12]
}
 80134a8:	bf00      	nop
 80134aa:	bf00      	nop
 80134ac:	e7fd      	b.n	80134aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80134ae:	693b      	ldr	r3, [r7, #16]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d00b      	beq.n	80134ce <vPortFree+0x66>
	__asm volatile
 80134b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134ba:	f383 8811 	msr	BASEPRI, r3
 80134be:	f3bf 8f6f 	isb	sy
 80134c2:	f3bf 8f4f 	dsb	sy
 80134c6:	60bb      	str	r3, [r7, #8]
}
 80134c8:	bf00      	nop
 80134ca:	bf00      	nop
 80134cc:	e7fd      	b.n	80134ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80134ce:	693b      	ldr	r3, [r7, #16]
 80134d0:	685a      	ldr	r2, [r3, #4]
 80134d2:	4b14      	ldr	r3, [pc, #80]	@ (8013524 <vPortFree+0xbc>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	4013      	ands	r3, r2
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d01e      	beq.n	801351a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80134dc:	693b      	ldr	r3, [r7, #16]
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d11a      	bne.n	801351a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80134e4:	693b      	ldr	r3, [r7, #16]
 80134e6:	685a      	ldr	r2, [r3, #4]
 80134e8:	4b0e      	ldr	r3, [pc, #56]	@ (8013524 <vPortFree+0xbc>)
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	43db      	mvns	r3, r3
 80134ee:	401a      	ands	r2, r3
 80134f0:	693b      	ldr	r3, [r7, #16]
 80134f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80134f4:	f7fe f866 	bl	80115c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80134f8:	693b      	ldr	r3, [r7, #16]
 80134fa:	685a      	ldr	r2, [r3, #4]
 80134fc:	4b0a      	ldr	r3, [pc, #40]	@ (8013528 <vPortFree+0xc0>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	4413      	add	r3, r2
 8013502:	4a09      	ldr	r2, [pc, #36]	@ (8013528 <vPortFree+0xc0>)
 8013504:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013506:	6938      	ldr	r0, [r7, #16]
 8013508:	f000 f874 	bl	80135f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801350c:	4b07      	ldr	r3, [pc, #28]	@ (801352c <vPortFree+0xc4>)
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	3301      	adds	r3, #1
 8013512:	4a06      	ldr	r2, [pc, #24]	@ (801352c <vPortFree+0xc4>)
 8013514:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013516:	f7fe f863 	bl	80115e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801351a:	bf00      	nop
 801351c:	3718      	adds	r7, #24
 801351e:	46bd      	mov	sp, r7
 8013520:	bd80      	pop	{r7, pc}
 8013522:	bf00      	nop
 8013524:	2000f3a4 	.word	0x2000f3a4
 8013528:	2000f394 	.word	0x2000f394
 801352c:	2000f3a0 	.word	0x2000f3a0

08013530 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013530:	b480      	push	{r7}
 8013532:	b085      	sub	sp, #20
 8013534:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801353a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801353c:	4b27      	ldr	r3, [pc, #156]	@ (80135dc <prvHeapInit+0xac>)
 801353e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	f003 0307 	and.w	r3, r3, #7
 8013546:	2b00      	cmp	r3, #0
 8013548:	d00c      	beq.n	8013564 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	3307      	adds	r3, #7
 801354e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	f023 0307 	bic.w	r3, r3, #7
 8013556:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013558:	68ba      	ldr	r2, [r7, #8]
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	1ad3      	subs	r3, r2, r3
 801355e:	4a1f      	ldr	r2, [pc, #124]	@ (80135dc <prvHeapInit+0xac>)
 8013560:	4413      	add	r3, r2
 8013562:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013568:	4a1d      	ldr	r2, [pc, #116]	@ (80135e0 <prvHeapInit+0xb0>)
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801356e:	4b1c      	ldr	r3, [pc, #112]	@ (80135e0 <prvHeapInit+0xb0>)
 8013570:	2200      	movs	r2, #0
 8013572:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	68ba      	ldr	r2, [r7, #8]
 8013578:	4413      	add	r3, r2
 801357a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801357c:	2208      	movs	r2, #8
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	1a9b      	subs	r3, r3, r2
 8013582:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	f023 0307 	bic.w	r3, r3, #7
 801358a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	4a15      	ldr	r2, [pc, #84]	@ (80135e4 <prvHeapInit+0xb4>)
 8013590:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013592:	4b14      	ldr	r3, [pc, #80]	@ (80135e4 <prvHeapInit+0xb4>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	2200      	movs	r2, #0
 8013598:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801359a:	4b12      	ldr	r3, [pc, #72]	@ (80135e4 <prvHeapInit+0xb4>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	2200      	movs	r2, #0
 80135a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80135a6:	683b      	ldr	r3, [r7, #0]
 80135a8:	68fa      	ldr	r2, [r7, #12]
 80135aa:	1ad2      	subs	r2, r2, r3
 80135ac:	683b      	ldr	r3, [r7, #0]
 80135ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80135b0:	4b0c      	ldr	r3, [pc, #48]	@ (80135e4 <prvHeapInit+0xb4>)
 80135b2:	681a      	ldr	r2, [r3, #0]
 80135b4:	683b      	ldr	r3, [r7, #0]
 80135b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80135b8:	683b      	ldr	r3, [r7, #0]
 80135ba:	685b      	ldr	r3, [r3, #4]
 80135bc:	4a0a      	ldr	r2, [pc, #40]	@ (80135e8 <prvHeapInit+0xb8>)
 80135be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80135c0:	683b      	ldr	r3, [r7, #0]
 80135c2:	685b      	ldr	r3, [r3, #4]
 80135c4:	4a09      	ldr	r2, [pc, #36]	@ (80135ec <prvHeapInit+0xbc>)
 80135c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80135c8:	4b09      	ldr	r3, [pc, #36]	@ (80135f0 <prvHeapInit+0xc0>)
 80135ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80135ce:	601a      	str	r2, [r3, #0]
}
 80135d0:	bf00      	nop
 80135d2:	3714      	adds	r7, #20
 80135d4:	46bd      	mov	sp, r7
 80135d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135da:	4770      	bx	lr
 80135dc:	20007388 	.word	0x20007388
 80135e0:	2000f388 	.word	0x2000f388
 80135e4:	2000f390 	.word	0x2000f390
 80135e8:	2000f398 	.word	0x2000f398
 80135ec:	2000f394 	.word	0x2000f394
 80135f0:	2000f3a4 	.word	0x2000f3a4

080135f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80135f4:	b480      	push	{r7}
 80135f6:	b085      	sub	sp, #20
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80135fc:	4b28      	ldr	r3, [pc, #160]	@ (80136a0 <prvInsertBlockIntoFreeList+0xac>)
 80135fe:	60fb      	str	r3, [r7, #12]
 8013600:	e002      	b.n	8013608 <prvInsertBlockIntoFreeList+0x14>
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	60fb      	str	r3, [r7, #12]
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	687a      	ldr	r2, [r7, #4]
 801360e:	429a      	cmp	r2, r3
 8013610:	d8f7      	bhi.n	8013602 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013616:	68fb      	ldr	r3, [r7, #12]
 8013618:	685b      	ldr	r3, [r3, #4]
 801361a:	68ba      	ldr	r2, [r7, #8]
 801361c:	4413      	add	r3, r2
 801361e:	687a      	ldr	r2, [r7, #4]
 8013620:	429a      	cmp	r2, r3
 8013622:	d108      	bne.n	8013636 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	685a      	ldr	r2, [r3, #4]
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	685b      	ldr	r3, [r3, #4]
 801362c:	441a      	add	r2, r3
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	685b      	ldr	r3, [r3, #4]
 801363e:	68ba      	ldr	r2, [r7, #8]
 8013640:	441a      	add	r2, r3
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	429a      	cmp	r2, r3
 8013648:	d118      	bne.n	801367c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801364a:	68fb      	ldr	r3, [r7, #12]
 801364c:	681a      	ldr	r2, [r3, #0]
 801364e:	4b15      	ldr	r3, [pc, #84]	@ (80136a4 <prvInsertBlockIntoFreeList+0xb0>)
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	429a      	cmp	r2, r3
 8013654:	d00d      	beq.n	8013672 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	685a      	ldr	r2, [r3, #4]
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	685b      	ldr	r3, [r3, #4]
 8013660:	441a      	add	r2, r3
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	681a      	ldr	r2, [r3, #0]
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	601a      	str	r2, [r3, #0]
 8013670:	e008      	b.n	8013684 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013672:	4b0c      	ldr	r3, [pc, #48]	@ (80136a4 <prvInsertBlockIntoFreeList+0xb0>)
 8013674:	681a      	ldr	r2, [r3, #0]
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	601a      	str	r2, [r3, #0]
 801367a:	e003      	b.n	8013684 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	681a      	ldr	r2, [r3, #0]
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013684:	68fa      	ldr	r2, [r7, #12]
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	429a      	cmp	r2, r3
 801368a:	d002      	beq.n	8013692 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	687a      	ldr	r2, [r7, #4]
 8013690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013692:	bf00      	nop
 8013694:	3714      	adds	r7, #20
 8013696:	46bd      	mov	sp, r7
 8013698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801369c:	4770      	bx	lr
 801369e:	bf00      	nop
 80136a0:	2000f388 	.word	0x2000f388
 80136a4:	2000f390 	.word	0x2000f390

080136a8 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	b084      	sub	sp, #16
 80136ac:	af00      	add	r7, sp, #0
 80136ae:	6078      	str	r0, [r7, #4]
 80136b0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80136b2:	f007 fb63 	bl	801ad7c <sys_timeouts_sleeptime>
 80136b6:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136be:	d10b      	bne.n	80136d8 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80136c0:	4813      	ldr	r0, [pc, #76]	@ (8013710 <tcpip_timeouts_mbox_fetch+0x68>)
 80136c2:	f00a fc0a 	bl	801deda <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80136c6:	2200      	movs	r2, #0
 80136c8:	6839      	ldr	r1, [r7, #0]
 80136ca:	6878      	ldr	r0, [r7, #4]
 80136cc:	f00a fb92 	bl	801ddf4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80136d0:	480f      	ldr	r0, [pc, #60]	@ (8013710 <tcpip_timeouts_mbox_fetch+0x68>)
 80136d2:	f00a fbf3 	bl	801debc <sys_mutex_lock>
    return;
 80136d6:	e018      	b.n	801370a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d102      	bne.n	80136e4 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80136de:	f007 fb13 	bl	801ad08 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80136e2:	e7e6      	b.n	80136b2 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80136e4:	480a      	ldr	r0, [pc, #40]	@ (8013710 <tcpip_timeouts_mbox_fetch+0x68>)
 80136e6:	f00a fbf8 	bl	801deda <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80136ea:	68fa      	ldr	r2, [r7, #12]
 80136ec:	6839      	ldr	r1, [r7, #0]
 80136ee:	6878      	ldr	r0, [r7, #4]
 80136f0:	f00a fb80 	bl	801ddf4 <sys_arch_mbox_fetch>
 80136f4:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80136f6:	4806      	ldr	r0, [pc, #24]	@ (8013710 <tcpip_timeouts_mbox_fetch+0x68>)
 80136f8:	f00a fbe0 	bl	801debc <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80136fc:	68bb      	ldr	r3, [r7, #8]
 80136fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013702:	d102      	bne.n	801370a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8013704:	f007 fb00 	bl	801ad08 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8013708:	e7d3      	b.n	80136b2 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801370a:	3710      	adds	r7, #16
 801370c:	46bd      	mov	sp, r7
 801370e:	bd80      	pop	{r7, pc}
 8013710:	2000f3b4 	.word	0x2000f3b4

08013714 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8013714:	b580      	push	{r7, lr}
 8013716:	b084      	sub	sp, #16
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801371c:	4810      	ldr	r0, [pc, #64]	@ (8013760 <tcpip_thread+0x4c>)
 801371e:	f00a fbcd 	bl	801debc <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8013722:	4b10      	ldr	r3, [pc, #64]	@ (8013764 <tcpip_thread+0x50>)
 8013724:	681b      	ldr	r3, [r3, #0]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d005      	beq.n	8013736 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801372a:	4b0e      	ldr	r3, [pc, #56]	@ (8013764 <tcpip_thread+0x50>)
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	4a0e      	ldr	r2, [pc, #56]	@ (8013768 <tcpip_thread+0x54>)
 8013730:	6812      	ldr	r2, [r2, #0]
 8013732:	4610      	mov	r0, r2
 8013734:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8013736:	f107 030c 	add.w	r3, r7, #12
 801373a:	4619      	mov	r1, r3
 801373c:	480b      	ldr	r0, [pc, #44]	@ (801376c <tcpip_thread+0x58>)
 801373e:	f7ff ffb3 	bl	80136a8 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d106      	bne.n	8013756 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013748:	4b09      	ldr	r3, [pc, #36]	@ (8013770 <tcpip_thread+0x5c>)
 801374a:	2291      	movs	r2, #145	@ 0x91
 801374c:	4909      	ldr	r1, [pc, #36]	@ (8013774 <tcpip_thread+0x60>)
 801374e:	480a      	ldr	r0, [pc, #40]	@ (8013778 <tcpip_thread+0x64>)
 8013750:	f00a fd0e 	bl	801e170 <iprintf>
      continue;
 8013754:	e003      	b.n	801375e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	4618      	mov	r0, r3
 801375a:	f000 f80f 	bl	801377c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801375e:	e7ea      	b.n	8013736 <tcpip_thread+0x22>
 8013760:	2000f3b4 	.word	0x2000f3b4
 8013764:	2000f3a8 	.word	0x2000f3a8
 8013768:	2000f3ac 	.word	0x2000f3ac
 801376c:	2000f3b0 	.word	0x2000f3b0
 8013770:	0801f82c 	.word	0x0801f82c
 8013774:	0801f85c 	.word	0x0801f85c
 8013778:	0801f87c 	.word	0x0801f87c

0801377c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801377c:	b580      	push	{r7, lr}
 801377e:	b082      	sub	sp, #8
 8013780:	af00      	add	r7, sp, #0
 8013782:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	781b      	ldrb	r3, [r3, #0]
 8013788:	2b02      	cmp	r3, #2
 801378a:	d026      	beq.n	80137da <tcpip_thread_handle_msg+0x5e>
 801378c:	2b02      	cmp	r3, #2
 801378e:	dc2b      	bgt.n	80137e8 <tcpip_thread_handle_msg+0x6c>
 8013790:	2b00      	cmp	r3, #0
 8013792:	d002      	beq.n	801379a <tcpip_thread_handle_msg+0x1e>
 8013794:	2b01      	cmp	r3, #1
 8013796:	d015      	beq.n	80137c4 <tcpip_thread_handle_msg+0x48>
 8013798:	e026      	b.n	80137e8 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	68db      	ldr	r3, [r3, #12]
 801379e:	687a      	ldr	r2, [r7, #4]
 80137a0:	6850      	ldr	r0, [r2, #4]
 80137a2:	687a      	ldr	r2, [r7, #4]
 80137a4:	6892      	ldr	r2, [r2, #8]
 80137a6:	4611      	mov	r1, r2
 80137a8:	4798      	blx	r3
 80137aa:	4603      	mov	r3, r0
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d004      	beq.n	80137ba <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	685b      	ldr	r3, [r3, #4]
 80137b4:	4618      	mov	r0, r3
 80137b6:	f001 fd0b 	bl	80151d0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80137ba:	6879      	ldr	r1, [r7, #4]
 80137bc:	2009      	movs	r0, #9
 80137be:	f000 fe63 	bl	8014488 <memp_free>
      break;
 80137c2:	e018      	b.n	80137f6 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	685b      	ldr	r3, [r3, #4]
 80137c8:	687a      	ldr	r2, [r7, #4]
 80137ca:	6892      	ldr	r2, [r2, #8]
 80137cc:	4610      	mov	r0, r2
 80137ce:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80137d0:	6879      	ldr	r1, [r7, #4]
 80137d2:	2008      	movs	r0, #8
 80137d4:	f000 fe58 	bl	8014488 <memp_free>
      break;
 80137d8:	e00d      	b.n	80137f6 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	685b      	ldr	r3, [r3, #4]
 80137de:	687a      	ldr	r2, [r7, #4]
 80137e0:	6892      	ldr	r2, [r2, #8]
 80137e2:	4610      	mov	r0, r2
 80137e4:	4798      	blx	r3
      break;
 80137e6:	e006      	b.n	80137f6 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80137e8:	4b05      	ldr	r3, [pc, #20]	@ (8013800 <tcpip_thread_handle_msg+0x84>)
 80137ea:	22cf      	movs	r2, #207	@ 0xcf
 80137ec:	4905      	ldr	r1, [pc, #20]	@ (8013804 <tcpip_thread_handle_msg+0x88>)
 80137ee:	4806      	ldr	r0, [pc, #24]	@ (8013808 <tcpip_thread_handle_msg+0x8c>)
 80137f0:	f00a fcbe 	bl	801e170 <iprintf>
      break;
 80137f4:	bf00      	nop
  }
}
 80137f6:	bf00      	nop
 80137f8:	3708      	adds	r7, #8
 80137fa:	46bd      	mov	sp, r7
 80137fc:	bd80      	pop	{r7, pc}
 80137fe:	bf00      	nop
 8013800:	0801f82c 	.word	0x0801f82c
 8013804:	0801f85c 	.word	0x0801f85c
 8013808:	0801f87c 	.word	0x0801f87c

0801380c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801380c:	b580      	push	{r7, lr}
 801380e:	b086      	sub	sp, #24
 8013810:	af00      	add	r7, sp, #0
 8013812:	60f8      	str	r0, [r7, #12]
 8013814:	60b9      	str	r1, [r7, #8]
 8013816:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013818:	481a      	ldr	r0, [pc, #104]	@ (8013884 <tcpip_inpkt+0x78>)
 801381a:	f00a fb1c 	bl	801de56 <sys_mbox_valid>
 801381e:	4603      	mov	r3, r0
 8013820:	2b00      	cmp	r3, #0
 8013822:	d105      	bne.n	8013830 <tcpip_inpkt+0x24>
 8013824:	4b18      	ldr	r3, [pc, #96]	@ (8013888 <tcpip_inpkt+0x7c>)
 8013826:	22fc      	movs	r2, #252	@ 0xfc
 8013828:	4918      	ldr	r1, [pc, #96]	@ (801388c <tcpip_inpkt+0x80>)
 801382a:	4819      	ldr	r0, [pc, #100]	@ (8013890 <tcpip_inpkt+0x84>)
 801382c:	f00a fca0 	bl	801e170 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8013830:	2009      	movs	r0, #9
 8013832:	f000 fdb3 	bl	801439c <memp_malloc>
 8013836:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8013838:	697b      	ldr	r3, [r7, #20]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d102      	bne.n	8013844 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801383e:	f04f 33ff 	mov.w	r3, #4294967295
 8013842:	e01a      	b.n	801387a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8013844:	697b      	ldr	r3, [r7, #20]
 8013846:	2200      	movs	r2, #0
 8013848:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801384a:	697b      	ldr	r3, [r7, #20]
 801384c:	68fa      	ldr	r2, [r7, #12]
 801384e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8013850:	697b      	ldr	r3, [r7, #20]
 8013852:	68ba      	ldr	r2, [r7, #8]
 8013854:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8013856:	697b      	ldr	r3, [r7, #20]
 8013858:	687a      	ldr	r2, [r7, #4]
 801385a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801385c:	6979      	ldr	r1, [r7, #20]
 801385e:	4809      	ldr	r0, [pc, #36]	@ (8013884 <tcpip_inpkt+0x78>)
 8013860:	f00a faae 	bl	801ddc0 <sys_mbox_trypost>
 8013864:	4603      	mov	r3, r0
 8013866:	2b00      	cmp	r3, #0
 8013868:	d006      	beq.n	8013878 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801386a:	6979      	ldr	r1, [r7, #20]
 801386c:	2009      	movs	r0, #9
 801386e:	f000 fe0b 	bl	8014488 <memp_free>
    return ERR_MEM;
 8013872:	f04f 33ff 	mov.w	r3, #4294967295
 8013876:	e000      	b.n	801387a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8013878:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801387a:	4618      	mov	r0, r3
 801387c:	3718      	adds	r7, #24
 801387e:	46bd      	mov	sp, r7
 8013880:	bd80      	pop	{r7, pc}
 8013882:	bf00      	nop
 8013884:	2000f3b0 	.word	0x2000f3b0
 8013888:	0801f82c 	.word	0x0801f82c
 801388c:	0801f8a4 	.word	0x0801f8a4
 8013890:	0801f87c 	.word	0x0801f87c

08013894 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8013894:	b580      	push	{r7, lr}
 8013896:	b082      	sub	sp, #8
 8013898:	af00      	add	r7, sp, #0
 801389a:	6078      	str	r0, [r7, #4]
 801389c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801389e:	683b      	ldr	r3, [r7, #0]
 80138a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80138a4:	f003 0318 	and.w	r3, r3, #24
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d006      	beq.n	80138ba <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80138ac:	4a08      	ldr	r2, [pc, #32]	@ (80138d0 <tcpip_input+0x3c>)
 80138ae:	6839      	ldr	r1, [r7, #0]
 80138b0:	6878      	ldr	r0, [r7, #4]
 80138b2:	f7ff ffab 	bl	801380c <tcpip_inpkt>
 80138b6:	4603      	mov	r3, r0
 80138b8:	e005      	b.n	80138c6 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80138ba:	4a06      	ldr	r2, [pc, #24]	@ (80138d4 <tcpip_input+0x40>)
 80138bc:	6839      	ldr	r1, [r7, #0]
 80138be:	6878      	ldr	r0, [r7, #4]
 80138c0:	f7ff ffa4 	bl	801380c <tcpip_inpkt>
 80138c4:	4603      	mov	r3, r0
}
 80138c6:	4618      	mov	r0, r3
 80138c8:	3708      	adds	r7, #8
 80138ca:	46bd      	mov	sp, r7
 80138cc:	bd80      	pop	{r7, pc}
 80138ce:	bf00      	nop
 80138d0:	0801dbe1 	.word	0x0801dbe1
 80138d4:	0801cae9 	.word	0x0801cae9

080138d8 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80138d8:	b580      	push	{r7, lr}
 80138da:	b084      	sub	sp, #16
 80138dc:	af00      	add	r7, sp, #0
 80138de:	6078      	str	r0, [r7, #4]
 80138e0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80138e2:	4819      	ldr	r0, [pc, #100]	@ (8013948 <tcpip_try_callback+0x70>)
 80138e4:	f00a fab7 	bl	801de56 <sys_mbox_valid>
 80138e8:	4603      	mov	r3, r0
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d106      	bne.n	80138fc <tcpip_try_callback+0x24>
 80138ee:	4b17      	ldr	r3, [pc, #92]	@ (801394c <tcpip_try_callback+0x74>)
 80138f0:	f240 125d 	movw	r2, #349	@ 0x15d
 80138f4:	4916      	ldr	r1, [pc, #88]	@ (8013950 <tcpip_try_callback+0x78>)
 80138f6:	4817      	ldr	r0, [pc, #92]	@ (8013954 <tcpip_try_callback+0x7c>)
 80138f8:	f00a fc3a 	bl	801e170 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80138fc:	2008      	movs	r0, #8
 80138fe:	f000 fd4d 	bl	801439c <memp_malloc>
 8013902:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8013904:	68fb      	ldr	r3, [r7, #12]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d102      	bne.n	8013910 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801390a:	f04f 33ff 	mov.w	r3, #4294967295
 801390e:	e017      	b.n	8013940 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	2201      	movs	r2, #1
 8013914:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8013916:	68fb      	ldr	r3, [r7, #12]
 8013918:	687a      	ldr	r2, [r7, #4]
 801391a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	683a      	ldr	r2, [r7, #0]
 8013920:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013922:	68f9      	ldr	r1, [r7, #12]
 8013924:	4808      	ldr	r0, [pc, #32]	@ (8013948 <tcpip_try_callback+0x70>)
 8013926:	f00a fa4b 	bl	801ddc0 <sys_mbox_trypost>
 801392a:	4603      	mov	r3, r0
 801392c:	2b00      	cmp	r3, #0
 801392e:	d006      	beq.n	801393e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8013930:	68f9      	ldr	r1, [r7, #12]
 8013932:	2008      	movs	r0, #8
 8013934:	f000 fda8 	bl	8014488 <memp_free>
    return ERR_MEM;
 8013938:	f04f 33ff 	mov.w	r3, #4294967295
 801393c:	e000      	b.n	8013940 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801393e:	2300      	movs	r3, #0
}
 8013940:	4618      	mov	r0, r3
 8013942:	3710      	adds	r7, #16
 8013944:	46bd      	mov	sp, r7
 8013946:	bd80      	pop	{r7, pc}
 8013948:	2000f3b0 	.word	0x2000f3b0
 801394c:	0801f82c 	.word	0x0801f82c
 8013950:	0801f8a4 	.word	0x0801f8a4
 8013954:	0801f87c 	.word	0x0801f87c

08013958 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8013958:	b580      	push	{r7, lr}
 801395a:	b084      	sub	sp, #16
 801395c:	af02      	add	r7, sp, #8
 801395e:	6078      	str	r0, [r7, #4]
 8013960:	6039      	str	r1, [r7, #0]
  lwip_init();
 8013962:	f000 f872 	bl	8013a4a <lwip_init>

  tcpip_init_done = initfunc;
 8013966:	4a17      	ldr	r2, [pc, #92]	@ (80139c4 <tcpip_init+0x6c>)
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801396c:	4a16      	ldr	r2, [pc, #88]	@ (80139c8 <tcpip_init+0x70>)
 801396e:	683b      	ldr	r3, [r7, #0]
 8013970:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013972:	2106      	movs	r1, #6
 8013974:	4815      	ldr	r0, [pc, #84]	@ (80139cc <tcpip_init+0x74>)
 8013976:	f00a fa09 	bl	801dd8c <sys_mbox_new>
 801397a:	4603      	mov	r3, r0
 801397c:	2b00      	cmp	r3, #0
 801397e:	d006      	beq.n	801398e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8013980:	4b13      	ldr	r3, [pc, #76]	@ (80139d0 <tcpip_init+0x78>)
 8013982:	f240 2261 	movw	r2, #609	@ 0x261
 8013986:	4913      	ldr	r1, [pc, #76]	@ (80139d4 <tcpip_init+0x7c>)
 8013988:	4813      	ldr	r0, [pc, #76]	@ (80139d8 <tcpip_init+0x80>)
 801398a:	f00a fbf1 	bl	801e170 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801398e:	4813      	ldr	r0, [pc, #76]	@ (80139dc <tcpip_init+0x84>)
 8013990:	f00a fa7e 	bl	801de90 <sys_mutex_new>
 8013994:	4603      	mov	r3, r0
 8013996:	2b00      	cmp	r3, #0
 8013998:	d006      	beq.n	80139a8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801399a:	4b0d      	ldr	r3, [pc, #52]	@ (80139d0 <tcpip_init+0x78>)
 801399c:	f240 2265 	movw	r2, #613	@ 0x265
 80139a0:	490f      	ldr	r1, [pc, #60]	@ (80139e0 <tcpip_init+0x88>)
 80139a2:	480d      	ldr	r0, [pc, #52]	@ (80139d8 <tcpip_init+0x80>)
 80139a4:	f00a fbe4 	bl	801e170 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80139a8:	2318      	movs	r3, #24
 80139aa:	9300      	str	r3, [sp, #0]
 80139ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80139b0:	2200      	movs	r2, #0
 80139b2:	490c      	ldr	r1, [pc, #48]	@ (80139e4 <tcpip_init+0x8c>)
 80139b4:	480c      	ldr	r0, [pc, #48]	@ (80139e8 <tcpip_init+0x90>)
 80139b6:	f00a fa9d 	bl	801def4 <sys_thread_new>
}
 80139ba:	bf00      	nop
 80139bc:	3708      	adds	r7, #8
 80139be:	46bd      	mov	sp, r7
 80139c0:	bd80      	pop	{r7, pc}
 80139c2:	bf00      	nop
 80139c4:	2000f3a8 	.word	0x2000f3a8
 80139c8:	2000f3ac 	.word	0x2000f3ac
 80139cc:	2000f3b0 	.word	0x2000f3b0
 80139d0:	0801f82c 	.word	0x0801f82c
 80139d4:	0801f8b4 	.word	0x0801f8b4
 80139d8:	0801f87c 	.word	0x0801f87c
 80139dc:	2000f3b4 	.word	0x2000f3b4
 80139e0:	0801f8d8 	.word	0x0801f8d8
 80139e4:	08013715 	.word	0x08013715
 80139e8:	0801f8fc 	.word	0x0801f8fc

080139ec <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80139ec:	b480      	push	{r7}
 80139ee:	b083      	sub	sp, #12
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	4603      	mov	r3, r0
 80139f4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80139f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80139fa:	021b      	lsls	r3, r3, #8
 80139fc:	b21a      	sxth	r2, r3
 80139fe:	88fb      	ldrh	r3, [r7, #6]
 8013a00:	0a1b      	lsrs	r3, r3, #8
 8013a02:	b29b      	uxth	r3, r3
 8013a04:	b21b      	sxth	r3, r3
 8013a06:	4313      	orrs	r3, r2
 8013a08:	b21b      	sxth	r3, r3
 8013a0a:	b29b      	uxth	r3, r3
}
 8013a0c:	4618      	mov	r0, r3
 8013a0e:	370c      	adds	r7, #12
 8013a10:	46bd      	mov	sp, r7
 8013a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a16:	4770      	bx	lr

08013a18 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8013a18:	b480      	push	{r7}
 8013a1a:	b083      	sub	sp, #12
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	061a      	lsls	r2, r3, #24
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	021b      	lsls	r3, r3, #8
 8013a28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8013a2c:	431a      	orrs	r2, r3
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	0a1b      	lsrs	r3, r3, #8
 8013a32:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8013a36:	431a      	orrs	r2, r3
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	0e1b      	lsrs	r3, r3, #24
 8013a3c:	4313      	orrs	r3, r2
}
 8013a3e:	4618      	mov	r0, r3
 8013a40:	370c      	adds	r7, #12
 8013a42:	46bd      	mov	sp, r7
 8013a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a48:	4770      	bx	lr

08013a4a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8013a4a:	b580      	push	{r7, lr}
 8013a4c:	b082      	sub	sp, #8
 8013a4e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8013a50:	2300      	movs	r3, #0
 8013a52:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8013a54:	f00a fa10 	bl	801de78 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8013a58:	f000 f8d4 	bl	8013c04 <mem_init>
  memp_init();
 8013a5c:	f000 fc30 	bl	80142c0 <memp_init>
  pbuf_init();
  netif_init();
 8013a60:	f000 fd3c 	bl	80144dc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8013a64:	f007 f9c2 	bl	801adec <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8013a68:	f001 feee 	bl	8015848 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8013a6c:	f007 f904 	bl	801ac78 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8013a70:	bf00      	nop
 8013a72:	3708      	adds	r7, #8
 8013a74:	46bd      	mov	sp, r7
 8013a76:	bd80      	pop	{r7, pc}

08013a78 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8013a78:	b480      	push	{r7}
 8013a7a:	b083      	sub	sp, #12
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	4603      	mov	r3, r0
 8013a80:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8013a82:	4b05      	ldr	r3, [pc, #20]	@ (8013a98 <ptr_to_mem+0x20>)
 8013a84:	681a      	ldr	r2, [r3, #0]
 8013a86:	88fb      	ldrh	r3, [r7, #6]
 8013a88:	4413      	add	r3, r2
}
 8013a8a:	4618      	mov	r0, r3
 8013a8c:	370c      	adds	r7, #12
 8013a8e:	46bd      	mov	sp, r7
 8013a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a94:	4770      	bx	lr
 8013a96:	bf00      	nop
 8013a98:	2000fa24 	.word	0x2000fa24

08013a9c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8013a9c:	b480      	push	{r7}
 8013a9e:	b083      	sub	sp, #12
 8013aa0:	af00      	add	r7, sp, #0
 8013aa2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8013aa4:	4b05      	ldr	r3, [pc, #20]	@ (8013abc <mem_to_ptr+0x20>)
 8013aa6:	681b      	ldr	r3, [r3, #0]
 8013aa8:	687a      	ldr	r2, [r7, #4]
 8013aaa:	1ad3      	subs	r3, r2, r3
 8013aac:	b29b      	uxth	r3, r3
}
 8013aae:	4618      	mov	r0, r3
 8013ab0:	370c      	adds	r7, #12
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab8:	4770      	bx	lr
 8013aba:	bf00      	nop
 8013abc:	2000fa24 	.word	0x2000fa24

08013ac0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8013ac0:	b590      	push	{r4, r7, lr}
 8013ac2:	b085      	sub	sp, #20
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8013ac8:	4b45      	ldr	r3, [pc, #276]	@ (8013be0 <plug_holes+0x120>)
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	687a      	ldr	r2, [r7, #4]
 8013ace:	429a      	cmp	r2, r3
 8013ad0:	d206      	bcs.n	8013ae0 <plug_holes+0x20>
 8013ad2:	4b44      	ldr	r3, [pc, #272]	@ (8013be4 <plug_holes+0x124>)
 8013ad4:	f240 12df 	movw	r2, #479	@ 0x1df
 8013ad8:	4943      	ldr	r1, [pc, #268]	@ (8013be8 <plug_holes+0x128>)
 8013ada:	4844      	ldr	r0, [pc, #272]	@ (8013bec <plug_holes+0x12c>)
 8013adc:	f00a fb48 	bl	801e170 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8013ae0:	4b43      	ldr	r3, [pc, #268]	@ (8013bf0 <plug_holes+0x130>)
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	687a      	ldr	r2, [r7, #4]
 8013ae6:	429a      	cmp	r2, r3
 8013ae8:	d306      	bcc.n	8013af8 <plug_holes+0x38>
 8013aea:	4b3e      	ldr	r3, [pc, #248]	@ (8013be4 <plug_holes+0x124>)
 8013aec:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8013af0:	4940      	ldr	r1, [pc, #256]	@ (8013bf4 <plug_holes+0x134>)
 8013af2:	483e      	ldr	r0, [pc, #248]	@ (8013bec <plug_holes+0x12c>)
 8013af4:	f00a fb3c 	bl	801e170 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	791b      	ldrb	r3, [r3, #4]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d006      	beq.n	8013b0e <plug_holes+0x4e>
 8013b00:	4b38      	ldr	r3, [pc, #224]	@ (8013be4 <plug_holes+0x124>)
 8013b02:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8013b06:	493c      	ldr	r1, [pc, #240]	@ (8013bf8 <plug_holes+0x138>)
 8013b08:	4838      	ldr	r0, [pc, #224]	@ (8013bec <plug_holes+0x12c>)
 8013b0a:	f00a fb31 	bl	801e170 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	881b      	ldrh	r3, [r3, #0]
 8013b12:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013b16:	d906      	bls.n	8013b26 <plug_holes+0x66>
 8013b18:	4b32      	ldr	r3, [pc, #200]	@ (8013be4 <plug_holes+0x124>)
 8013b1a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8013b1e:	4937      	ldr	r1, [pc, #220]	@ (8013bfc <plug_holes+0x13c>)
 8013b20:	4832      	ldr	r0, [pc, #200]	@ (8013bec <plug_holes+0x12c>)
 8013b22:	f00a fb25 	bl	801e170 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	881b      	ldrh	r3, [r3, #0]
 8013b2a:	4618      	mov	r0, r3
 8013b2c:	f7ff ffa4 	bl	8013a78 <ptr_to_mem>
 8013b30:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8013b32:	687a      	ldr	r2, [r7, #4]
 8013b34:	68fb      	ldr	r3, [r7, #12]
 8013b36:	429a      	cmp	r2, r3
 8013b38:	d024      	beq.n	8013b84 <plug_holes+0xc4>
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	791b      	ldrb	r3, [r3, #4]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d120      	bne.n	8013b84 <plug_holes+0xc4>
 8013b42:	4b2b      	ldr	r3, [pc, #172]	@ (8013bf0 <plug_holes+0x130>)
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	68fa      	ldr	r2, [r7, #12]
 8013b48:	429a      	cmp	r2, r3
 8013b4a:	d01b      	beq.n	8013b84 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8013b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8013c00 <plug_holes+0x140>)
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	68fa      	ldr	r2, [r7, #12]
 8013b52:	429a      	cmp	r2, r3
 8013b54:	d102      	bne.n	8013b5c <plug_holes+0x9c>
      lfree = mem;
 8013b56:	4a2a      	ldr	r2, [pc, #168]	@ (8013c00 <plug_holes+0x140>)
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	881a      	ldrh	r2, [r3, #0]
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	881b      	ldrh	r3, [r3, #0]
 8013b68:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013b6c:	d00a      	beq.n	8013b84 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	881b      	ldrh	r3, [r3, #0]
 8013b72:	4618      	mov	r0, r3
 8013b74:	f7ff ff80 	bl	8013a78 <ptr_to_mem>
 8013b78:	4604      	mov	r4, r0
 8013b7a:	6878      	ldr	r0, [r7, #4]
 8013b7c:	f7ff ff8e 	bl	8013a9c <mem_to_ptr>
 8013b80:	4603      	mov	r3, r0
 8013b82:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	885b      	ldrh	r3, [r3, #2]
 8013b88:	4618      	mov	r0, r3
 8013b8a:	f7ff ff75 	bl	8013a78 <ptr_to_mem>
 8013b8e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8013b90:	68ba      	ldr	r2, [r7, #8]
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	429a      	cmp	r2, r3
 8013b96:	d01f      	beq.n	8013bd8 <plug_holes+0x118>
 8013b98:	68bb      	ldr	r3, [r7, #8]
 8013b9a:	791b      	ldrb	r3, [r3, #4]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d11b      	bne.n	8013bd8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8013ba0:	4b17      	ldr	r3, [pc, #92]	@ (8013c00 <plug_holes+0x140>)
 8013ba2:	681b      	ldr	r3, [r3, #0]
 8013ba4:	687a      	ldr	r2, [r7, #4]
 8013ba6:	429a      	cmp	r2, r3
 8013ba8:	d102      	bne.n	8013bb0 <plug_holes+0xf0>
      lfree = pmem;
 8013baa:	4a15      	ldr	r2, [pc, #84]	@ (8013c00 <plug_holes+0x140>)
 8013bac:	68bb      	ldr	r3, [r7, #8]
 8013bae:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	881a      	ldrh	r2, [r3, #0]
 8013bb4:	68bb      	ldr	r3, [r7, #8]
 8013bb6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	881b      	ldrh	r3, [r3, #0]
 8013bbc:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013bc0:	d00a      	beq.n	8013bd8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	881b      	ldrh	r3, [r3, #0]
 8013bc6:	4618      	mov	r0, r3
 8013bc8:	f7ff ff56 	bl	8013a78 <ptr_to_mem>
 8013bcc:	4604      	mov	r4, r0
 8013bce:	68b8      	ldr	r0, [r7, #8]
 8013bd0:	f7ff ff64 	bl	8013a9c <mem_to_ptr>
 8013bd4:	4603      	mov	r3, r0
 8013bd6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8013bd8:	bf00      	nop
 8013bda:	3714      	adds	r7, #20
 8013bdc:	46bd      	mov	sp, r7
 8013bde:	bd90      	pop	{r4, r7, pc}
 8013be0:	2000fa24 	.word	0x2000fa24
 8013be4:	0801f90c 	.word	0x0801f90c
 8013be8:	0801f93c 	.word	0x0801f93c
 8013bec:	0801f954 	.word	0x0801f954
 8013bf0:	2000fa28 	.word	0x2000fa28
 8013bf4:	0801f97c 	.word	0x0801f97c
 8013bf8:	0801f998 	.word	0x0801f998
 8013bfc:	0801f9b4 	.word	0x0801f9b4
 8013c00:	2000fa30 	.word	0x2000fa30

08013c04 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b082      	sub	sp, #8
 8013c08:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8013c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8013c88 <mem_init+0x84>)
 8013c0c:	3303      	adds	r3, #3
 8013c0e:	f023 0303 	bic.w	r3, r3, #3
 8013c12:	461a      	mov	r2, r3
 8013c14:	4b1d      	ldr	r3, [pc, #116]	@ (8013c8c <mem_init+0x88>)
 8013c16:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8013c18:	4b1c      	ldr	r3, [pc, #112]	@ (8013c8c <mem_init+0x88>)
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8013c24:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	2200      	movs	r2, #0
 8013c2a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	2200      	movs	r2, #0
 8013c30:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8013c32:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8013c36:	f7ff ff1f 	bl	8013a78 <ptr_to_mem>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	4a14      	ldr	r2, [pc, #80]	@ (8013c90 <mem_init+0x8c>)
 8013c3e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8013c40:	4b13      	ldr	r3, [pc, #76]	@ (8013c90 <mem_init+0x8c>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	2201      	movs	r2, #1
 8013c46:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013c48:	4b11      	ldr	r3, [pc, #68]	@ (8013c90 <mem_init+0x8c>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8013c50:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8013c52:	4b0f      	ldr	r3, [pc, #60]	@ (8013c90 <mem_init+0x8c>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8013c5a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8013c8c <mem_init+0x88>)
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	4a0c      	ldr	r2, [pc, #48]	@ (8013c94 <mem_init+0x90>)
 8013c62:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013c64:	480c      	ldr	r0, [pc, #48]	@ (8013c98 <mem_init+0x94>)
 8013c66:	f00a f913 	bl	801de90 <sys_mutex_new>
 8013c6a:	4603      	mov	r3, r0
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d006      	beq.n	8013c7e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8013c70:	4b0a      	ldr	r3, [pc, #40]	@ (8013c9c <mem_init+0x98>)
 8013c72:	f240 221f 	movw	r2, #543	@ 0x21f
 8013c76:	490a      	ldr	r1, [pc, #40]	@ (8013ca0 <mem_init+0x9c>)
 8013c78:	480a      	ldr	r0, [pc, #40]	@ (8013ca4 <mem_init+0xa0>)
 8013c7a:	f00a fa79 	bl	801e170 <iprintf>
  }
}
 8013c7e:	bf00      	nop
 8013c80:	3708      	adds	r7, #8
 8013c82:	46bd      	mov	sp, r7
 8013c84:	bd80      	pop	{r7, pc}
 8013c86:	bf00      	nop
 8013c88:	2000f3d0 	.word	0x2000f3d0
 8013c8c:	2000fa24 	.word	0x2000fa24
 8013c90:	2000fa28 	.word	0x2000fa28
 8013c94:	2000fa30 	.word	0x2000fa30
 8013c98:	2000fa2c 	.word	0x2000fa2c
 8013c9c:	0801f90c 	.word	0x0801f90c
 8013ca0:	0801f9e0 	.word	0x0801f9e0
 8013ca4:	0801f954 	.word	0x0801f954

08013ca8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8013ca8:	b580      	push	{r7, lr}
 8013caa:	b086      	sub	sp, #24
 8013cac:	af00      	add	r7, sp, #0
 8013cae:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8013cb0:	6878      	ldr	r0, [r7, #4]
 8013cb2:	f7ff fef3 	bl	8013a9c <mem_to_ptr>
 8013cb6:	4603      	mov	r3, r0
 8013cb8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	881b      	ldrh	r3, [r3, #0]
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	f7ff feda 	bl	8013a78 <ptr_to_mem>
 8013cc4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	885b      	ldrh	r3, [r3, #2]
 8013cca:	4618      	mov	r0, r3
 8013ccc:	f7ff fed4 	bl	8013a78 <ptr_to_mem>
 8013cd0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	881b      	ldrh	r3, [r3, #0]
 8013cd6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013cda:	d818      	bhi.n	8013d0e <mem_link_valid+0x66>
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	885b      	ldrh	r3, [r3, #2]
 8013ce0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013ce4:	d813      	bhi.n	8013d0e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013cea:	8afa      	ldrh	r2, [r7, #22]
 8013cec:	429a      	cmp	r2, r3
 8013cee:	d004      	beq.n	8013cfa <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	881b      	ldrh	r3, [r3, #0]
 8013cf4:	8afa      	ldrh	r2, [r7, #22]
 8013cf6:	429a      	cmp	r2, r3
 8013cf8:	d109      	bne.n	8013d0e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013cfa:	4b08      	ldr	r3, [pc, #32]	@ (8013d1c <mem_link_valid+0x74>)
 8013cfc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013cfe:	693a      	ldr	r2, [r7, #16]
 8013d00:	429a      	cmp	r2, r3
 8013d02:	d006      	beq.n	8013d12 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013d04:	693b      	ldr	r3, [r7, #16]
 8013d06:	885b      	ldrh	r3, [r3, #2]
 8013d08:	8afa      	ldrh	r2, [r7, #22]
 8013d0a:	429a      	cmp	r2, r3
 8013d0c:	d001      	beq.n	8013d12 <mem_link_valid+0x6a>
    return 0;
 8013d0e:	2300      	movs	r3, #0
 8013d10:	e000      	b.n	8013d14 <mem_link_valid+0x6c>
  }
  return 1;
 8013d12:	2301      	movs	r3, #1
}
 8013d14:	4618      	mov	r0, r3
 8013d16:	3718      	adds	r7, #24
 8013d18:	46bd      	mov	sp, r7
 8013d1a:	bd80      	pop	{r7, pc}
 8013d1c:	2000fa28 	.word	0x2000fa28

08013d20 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b088      	sub	sp, #32
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d070      	beq.n	8013e10 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	f003 0303 	and.w	r3, r3, #3
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d00d      	beq.n	8013d54 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8013d38:	4b37      	ldr	r3, [pc, #220]	@ (8013e18 <mem_free+0xf8>)
 8013d3a:	f240 2273 	movw	r2, #627	@ 0x273
 8013d3e:	4937      	ldr	r1, [pc, #220]	@ (8013e1c <mem_free+0xfc>)
 8013d40:	4837      	ldr	r0, [pc, #220]	@ (8013e20 <mem_free+0x100>)
 8013d42:	f00a fa15 	bl	801e170 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013d46:	f00a f8f5 	bl	801df34 <sys_arch_protect>
 8013d4a:	60f8      	str	r0, [r7, #12]
 8013d4c:	68f8      	ldr	r0, [r7, #12]
 8013d4e:	f00a f8ff 	bl	801df50 <sys_arch_unprotect>
    return;
 8013d52:	e05e      	b.n	8013e12 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	3b08      	subs	r3, #8
 8013d58:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8013d5a:	4b32      	ldr	r3, [pc, #200]	@ (8013e24 <mem_free+0x104>)
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	69fa      	ldr	r2, [r7, #28]
 8013d60:	429a      	cmp	r2, r3
 8013d62:	d306      	bcc.n	8013d72 <mem_free+0x52>
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	f103 020c 	add.w	r2, r3, #12
 8013d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8013e28 <mem_free+0x108>)
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	429a      	cmp	r2, r3
 8013d70:	d90d      	bls.n	8013d8e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8013d72:	4b29      	ldr	r3, [pc, #164]	@ (8013e18 <mem_free+0xf8>)
 8013d74:	f240 227f 	movw	r2, #639	@ 0x27f
 8013d78:	492c      	ldr	r1, [pc, #176]	@ (8013e2c <mem_free+0x10c>)
 8013d7a:	4829      	ldr	r0, [pc, #164]	@ (8013e20 <mem_free+0x100>)
 8013d7c:	f00a f9f8 	bl	801e170 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013d80:	f00a f8d8 	bl	801df34 <sys_arch_protect>
 8013d84:	6138      	str	r0, [r7, #16]
 8013d86:	6938      	ldr	r0, [r7, #16]
 8013d88:	f00a f8e2 	bl	801df50 <sys_arch_unprotect>
    return;
 8013d8c:	e041      	b.n	8013e12 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013d8e:	4828      	ldr	r0, [pc, #160]	@ (8013e30 <mem_free+0x110>)
 8013d90:	f00a f894 	bl	801debc <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8013d94:	69fb      	ldr	r3, [r7, #28]
 8013d96:	791b      	ldrb	r3, [r3, #4]
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d110      	bne.n	8013dbe <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8013d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8013e18 <mem_free+0xf8>)
 8013d9e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8013da2:	4924      	ldr	r1, [pc, #144]	@ (8013e34 <mem_free+0x114>)
 8013da4:	481e      	ldr	r0, [pc, #120]	@ (8013e20 <mem_free+0x100>)
 8013da6:	f00a f9e3 	bl	801e170 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013daa:	4821      	ldr	r0, [pc, #132]	@ (8013e30 <mem_free+0x110>)
 8013dac:	f00a f895 	bl	801deda <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013db0:	f00a f8c0 	bl	801df34 <sys_arch_protect>
 8013db4:	6178      	str	r0, [r7, #20]
 8013db6:	6978      	ldr	r0, [r7, #20]
 8013db8:	f00a f8ca 	bl	801df50 <sys_arch_unprotect>
    return;
 8013dbc:	e029      	b.n	8013e12 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8013dbe:	69f8      	ldr	r0, [r7, #28]
 8013dc0:	f7ff ff72 	bl	8013ca8 <mem_link_valid>
 8013dc4:	4603      	mov	r3, r0
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d110      	bne.n	8013dec <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8013dca:	4b13      	ldr	r3, [pc, #76]	@ (8013e18 <mem_free+0xf8>)
 8013dcc:	f240 2295 	movw	r2, #661	@ 0x295
 8013dd0:	4919      	ldr	r1, [pc, #100]	@ (8013e38 <mem_free+0x118>)
 8013dd2:	4813      	ldr	r0, [pc, #76]	@ (8013e20 <mem_free+0x100>)
 8013dd4:	f00a f9cc 	bl	801e170 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013dd8:	4815      	ldr	r0, [pc, #84]	@ (8013e30 <mem_free+0x110>)
 8013dda:	f00a f87e 	bl	801deda <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013dde:	f00a f8a9 	bl	801df34 <sys_arch_protect>
 8013de2:	61b8      	str	r0, [r7, #24]
 8013de4:	69b8      	ldr	r0, [r7, #24]
 8013de6:	f00a f8b3 	bl	801df50 <sys_arch_unprotect>
    return;
 8013dea:	e012      	b.n	8013e12 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013dec:	69fb      	ldr	r3, [r7, #28]
 8013dee:	2200      	movs	r2, #0
 8013df0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8013df2:	4b12      	ldr	r3, [pc, #72]	@ (8013e3c <mem_free+0x11c>)
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	69fa      	ldr	r2, [r7, #28]
 8013df8:	429a      	cmp	r2, r3
 8013dfa:	d202      	bcs.n	8013e02 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013dfc:	4a0f      	ldr	r2, [pc, #60]	@ (8013e3c <mem_free+0x11c>)
 8013dfe:	69fb      	ldr	r3, [r7, #28]
 8013e00:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8013e02:	69f8      	ldr	r0, [r7, #28]
 8013e04:	f7ff fe5c 	bl	8013ac0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013e08:	4809      	ldr	r0, [pc, #36]	@ (8013e30 <mem_free+0x110>)
 8013e0a:	f00a f866 	bl	801deda <sys_mutex_unlock>
 8013e0e:	e000      	b.n	8013e12 <mem_free+0xf2>
    return;
 8013e10:	bf00      	nop
}
 8013e12:	3720      	adds	r7, #32
 8013e14:	46bd      	mov	sp, r7
 8013e16:	bd80      	pop	{r7, pc}
 8013e18:	0801f90c 	.word	0x0801f90c
 8013e1c:	0801f9fc 	.word	0x0801f9fc
 8013e20:	0801f954 	.word	0x0801f954
 8013e24:	2000fa24 	.word	0x2000fa24
 8013e28:	2000fa28 	.word	0x2000fa28
 8013e2c:	0801fa20 	.word	0x0801fa20
 8013e30:	2000fa2c 	.word	0x2000fa2c
 8013e34:	0801fa3c 	.word	0x0801fa3c
 8013e38:	0801fa64 	.word	0x0801fa64
 8013e3c:	2000fa30 	.word	0x2000fa30

08013e40 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b088      	sub	sp, #32
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	6078      	str	r0, [r7, #4]
 8013e48:	460b      	mov	r3, r1
 8013e4a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8013e4c:	887b      	ldrh	r3, [r7, #2]
 8013e4e:	3303      	adds	r3, #3
 8013e50:	b29b      	uxth	r3, r3
 8013e52:	f023 0303 	bic.w	r3, r3, #3
 8013e56:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8013e58:	8bfb      	ldrh	r3, [r7, #30]
 8013e5a:	2b0b      	cmp	r3, #11
 8013e5c:	d801      	bhi.n	8013e62 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8013e5e:	230c      	movs	r3, #12
 8013e60:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8013e62:	8bfb      	ldrh	r3, [r7, #30]
 8013e64:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013e68:	d803      	bhi.n	8013e72 <mem_trim+0x32>
 8013e6a:	8bfa      	ldrh	r2, [r7, #30]
 8013e6c:	887b      	ldrh	r3, [r7, #2]
 8013e6e:	429a      	cmp	r2, r3
 8013e70:	d201      	bcs.n	8013e76 <mem_trim+0x36>
    return NULL;
 8013e72:	2300      	movs	r3, #0
 8013e74:	e0d8      	b.n	8014028 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8013e76:	4b6e      	ldr	r3, [pc, #440]	@ (8014030 <mem_trim+0x1f0>)
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	687a      	ldr	r2, [r7, #4]
 8013e7c:	429a      	cmp	r2, r3
 8013e7e:	d304      	bcc.n	8013e8a <mem_trim+0x4a>
 8013e80:	4b6c      	ldr	r3, [pc, #432]	@ (8014034 <mem_trim+0x1f4>)
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	687a      	ldr	r2, [r7, #4]
 8013e86:	429a      	cmp	r2, r3
 8013e88:	d306      	bcc.n	8013e98 <mem_trim+0x58>
 8013e8a:	4b6b      	ldr	r3, [pc, #428]	@ (8014038 <mem_trim+0x1f8>)
 8013e8c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8013e90:	496a      	ldr	r1, [pc, #424]	@ (801403c <mem_trim+0x1fc>)
 8013e92:	486b      	ldr	r0, [pc, #428]	@ (8014040 <mem_trim+0x200>)
 8013e94:	f00a f96c 	bl	801e170 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8013e98:	4b65      	ldr	r3, [pc, #404]	@ (8014030 <mem_trim+0x1f0>)
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	687a      	ldr	r2, [r7, #4]
 8013e9e:	429a      	cmp	r2, r3
 8013ea0:	d304      	bcc.n	8013eac <mem_trim+0x6c>
 8013ea2:	4b64      	ldr	r3, [pc, #400]	@ (8014034 <mem_trim+0x1f4>)
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	687a      	ldr	r2, [r7, #4]
 8013ea8:	429a      	cmp	r2, r3
 8013eaa:	d307      	bcc.n	8013ebc <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013eac:	f00a f842 	bl	801df34 <sys_arch_protect>
 8013eb0:	60b8      	str	r0, [r7, #8]
 8013eb2:	68b8      	ldr	r0, [r7, #8]
 8013eb4:	f00a f84c 	bl	801df50 <sys_arch_unprotect>
    return rmem;
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	e0b5      	b.n	8014028 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	3b08      	subs	r3, #8
 8013ec0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8013ec2:	69b8      	ldr	r0, [r7, #24]
 8013ec4:	f7ff fdea 	bl	8013a9c <mem_to_ptr>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8013ecc:	69bb      	ldr	r3, [r7, #24]
 8013ece:	881a      	ldrh	r2, [r3, #0]
 8013ed0:	8afb      	ldrh	r3, [r7, #22]
 8013ed2:	1ad3      	subs	r3, r2, r3
 8013ed4:	b29b      	uxth	r3, r3
 8013ed6:	3b08      	subs	r3, #8
 8013ed8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8013eda:	8bfa      	ldrh	r2, [r7, #30]
 8013edc:	8abb      	ldrh	r3, [r7, #20]
 8013ede:	429a      	cmp	r2, r3
 8013ee0:	d906      	bls.n	8013ef0 <mem_trim+0xb0>
 8013ee2:	4b55      	ldr	r3, [pc, #340]	@ (8014038 <mem_trim+0x1f8>)
 8013ee4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8013ee8:	4956      	ldr	r1, [pc, #344]	@ (8014044 <mem_trim+0x204>)
 8013eea:	4855      	ldr	r0, [pc, #340]	@ (8014040 <mem_trim+0x200>)
 8013eec:	f00a f940 	bl	801e170 <iprintf>
  if (newsize > size) {
 8013ef0:	8bfa      	ldrh	r2, [r7, #30]
 8013ef2:	8abb      	ldrh	r3, [r7, #20]
 8013ef4:	429a      	cmp	r2, r3
 8013ef6:	d901      	bls.n	8013efc <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8013ef8:	2300      	movs	r3, #0
 8013efa:	e095      	b.n	8014028 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8013efc:	8bfa      	ldrh	r2, [r7, #30]
 8013efe:	8abb      	ldrh	r3, [r7, #20]
 8013f00:	429a      	cmp	r2, r3
 8013f02:	d101      	bne.n	8013f08 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	e08f      	b.n	8014028 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013f08:	484f      	ldr	r0, [pc, #316]	@ (8014048 <mem_trim+0x208>)
 8013f0a:	f009 ffd7 	bl	801debc <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8013f0e:	69bb      	ldr	r3, [r7, #24]
 8013f10:	881b      	ldrh	r3, [r3, #0]
 8013f12:	4618      	mov	r0, r3
 8013f14:	f7ff fdb0 	bl	8013a78 <ptr_to_mem>
 8013f18:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8013f1a:	693b      	ldr	r3, [r7, #16]
 8013f1c:	791b      	ldrb	r3, [r3, #4]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d13f      	bne.n	8013fa2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013f22:	69bb      	ldr	r3, [r7, #24]
 8013f24:	881b      	ldrh	r3, [r3, #0]
 8013f26:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013f2a:	d106      	bne.n	8013f3a <mem_trim+0xfa>
 8013f2c:	4b42      	ldr	r3, [pc, #264]	@ (8014038 <mem_trim+0x1f8>)
 8013f2e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8013f32:	4946      	ldr	r1, [pc, #280]	@ (801404c <mem_trim+0x20c>)
 8013f34:	4842      	ldr	r0, [pc, #264]	@ (8014040 <mem_trim+0x200>)
 8013f36:	f00a f91b 	bl	801e170 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8013f3a:	693b      	ldr	r3, [r7, #16]
 8013f3c:	881b      	ldrh	r3, [r3, #0]
 8013f3e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013f40:	8afa      	ldrh	r2, [r7, #22]
 8013f42:	8bfb      	ldrh	r3, [r7, #30]
 8013f44:	4413      	add	r3, r2
 8013f46:	b29b      	uxth	r3, r3
 8013f48:	3308      	adds	r3, #8
 8013f4a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8013f4c:	4b40      	ldr	r3, [pc, #256]	@ (8014050 <mem_trim+0x210>)
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	693a      	ldr	r2, [r7, #16]
 8013f52:	429a      	cmp	r2, r3
 8013f54:	d106      	bne.n	8013f64 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8013f56:	89fb      	ldrh	r3, [r7, #14]
 8013f58:	4618      	mov	r0, r3
 8013f5a:	f7ff fd8d 	bl	8013a78 <ptr_to_mem>
 8013f5e:	4603      	mov	r3, r0
 8013f60:	4a3b      	ldr	r2, [pc, #236]	@ (8014050 <mem_trim+0x210>)
 8013f62:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8013f64:	89fb      	ldrh	r3, [r7, #14]
 8013f66:	4618      	mov	r0, r3
 8013f68:	f7ff fd86 	bl	8013a78 <ptr_to_mem>
 8013f6c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8013f6e:	693b      	ldr	r3, [r7, #16]
 8013f70:	2200      	movs	r2, #0
 8013f72:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013f74:	693b      	ldr	r3, [r7, #16]
 8013f76:	89ba      	ldrh	r2, [r7, #12]
 8013f78:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8013f7a:	693b      	ldr	r3, [r7, #16]
 8013f7c:	8afa      	ldrh	r2, [r7, #22]
 8013f7e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8013f80:	69bb      	ldr	r3, [r7, #24]
 8013f82:	89fa      	ldrh	r2, [r7, #14]
 8013f84:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013f86:	693b      	ldr	r3, [r7, #16]
 8013f88:	881b      	ldrh	r3, [r3, #0]
 8013f8a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013f8e:	d047      	beq.n	8014020 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8013f90:	693b      	ldr	r3, [r7, #16]
 8013f92:	881b      	ldrh	r3, [r3, #0]
 8013f94:	4618      	mov	r0, r3
 8013f96:	f7ff fd6f 	bl	8013a78 <ptr_to_mem>
 8013f9a:	4602      	mov	r2, r0
 8013f9c:	89fb      	ldrh	r3, [r7, #14]
 8013f9e:	8053      	strh	r3, [r2, #2]
 8013fa0:	e03e      	b.n	8014020 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8013fa2:	8bfb      	ldrh	r3, [r7, #30]
 8013fa4:	f103 0214 	add.w	r2, r3, #20
 8013fa8:	8abb      	ldrh	r3, [r7, #20]
 8013faa:	429a      	cmp	r2, r3
 8013fac:	d838      	bhi.n	8014020 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013fae:	8afa      	ldrh	r2, [r7, #22]
 8013fb0:	8bfb      	ldrh	r3, [r7, #30]
 8013fb2:	4413      	add	r3, r2
 8013fb4:	b29b      	uxth	r3, r3
 8013fb6:	3308      	adds	r3, #8
 8013fb8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013fba:	69bb      	ldr	r3, [r7, #24]
 8013fbc:	881b      	ldrh	r3, [r3, #0]
 8013fbe:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8013fc2:	d106      	bne.n	8013fd2 <mem_trim+0x192>
 8013fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8014038 <mem_trim+0x1f8>)
 8013fc6:	f240 3216 	movw	r2, #790	@ 0x316
 8013fca:	4920      	ldr	r1, [pc, #128]	@ (801404c <mem_trim+0x20c>)
 8013fcc:	481c      	ldr	r0, [pc, #112]	@ (8014040 <mem_trim+0x200>)
 8013fce:	f00a f8cf 	bl	801e170 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8013fd2:	89fb      	ldrh	r3, [r7, #14]
 8013fd4:	4618      	mov	r0, r3
 8013fd6:	f7ff fd4f 	bl	8013a78 <ptr_to_mem>
 8013fda:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8013fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8014050 <mem_trim+0x210>)
 8013fde:	681b      	ldr	r3, [r3, #0]
 8013fe0:	693a      	ldr	r2, [r7, #16]
 8013fe2:	429a      	cmp	r2, r3
 8013fe4:	d202      	bcs.n	8013fec <mem_trim+0x1ac>
      lfree = mem2;
 8013fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8014050 <mem_trim+0x210>)
 8013fe8:	693b      	ldr	r3, [r7, #16]
 8013fea:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013fec:	693b      	ldr	r3, [r7, #16]
 8013fee:	2200      	movs	r2, #0
 8013ff0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8013ff2:	69bb      	ldr	r3, [r7, #24]
 8013ff4:	881a      	ldrh	r2, [r3, #0]
 8013ff6:	693b      	ldr	r3, [r7, #16]
 8013ff8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013ffa:	693b      	ldr	r3, [r7, #16]
 8013ffc:	8afa      	ldrh	r2, [r7, #22]
 8013ffe:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8014000:	69bb      	ldr	r3, [r7, #24]
 8014002:	89fa      	ldrh	r2, [r7, #14]
 8014004:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014006:	693b      	ldr	r3, [r7, #16]
 8014008:	881b      	ldrh	r3, [r3, #0]
 801400a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801400e:	d007      	beq.n	8014020 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014010:	693b      	ldr	r3, [r7, #16]
 8014012:	881b      	ldrh	r3, [r3, #0]
 8014014:	4618      	mov	r0, r3
 8014016:	f7ff fd2f 	bl	8013a78 <ptr_to_mem>
 801401a:	4602      	mov	r2, r0
 801401c:	89fb      	ldrh	r3, [r7, #14]
 801401e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8014020:	4809      	ldr	r0, [pc, #36]	@ (8014048 <mem_trim+0x208>)
 8014022:	f009 ff5a 	bl	801deda <sys_mutex_unlock>
  return rmem;
 8014026:	687b      	ldr	r3, [r7, #4]
}
 8014028:	4618      	mov	r0, r3
 801402a:	3720      	adds	r7, #32
 801402c:	46bd      	mov	sp, r7
 801402e:	bd80      	pop	{r7, pc}
 8014030:	2000fa24 	.word	0x2000fa24
 8014034:	2000fa28 	.word	0x2000fa28
 8014038:	0801f90c 	.word	0x0801f90c
 801403c:	0801fa98 	.word	0x0801fa98
 8014040:	0801f954 	.word	0x0801f954
 8014044:	0801fab0 	.word	0x0801fab0
 8014048:	2000fa2c 	.word	0x2000fa2c
 801404c:	0801fad0 	.word	0x0801fad0
 8014050:	2000fa30 	.word	0x2000fa30

08014054 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b088      	sub	sp, #32
 8014058:	af00      	add	r7, sp, #0
 801405a:	4603      	mov	r3, r0
 801405c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801405e:	88fb      	ldrh	r3, [r7, #6]
 8014060:	2b00      	cmp	r3, #0
 8014062:	d101      	bne.n	8014068 <mem_malloc+0x14>
    return NULL;
 8014064:	2300      	movs	r3, #0
 8014066:	e0e2      	b.n	801422e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8014068:	88fb      	ldrh	r3, [r7, #6]
 801406a:	3303      	adds	r3, #3
 801406c:	b29b      	uxth	r3, r3
 801406e:	f023 0303 	bic.w	r3, r3, #3
 8014072:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8014074:	8bbb      	ldrh	r3, [r7, #28]
 8014076:	2b0b      	cmp	r3, #11
 8014078:	d801      	bhi.n	801407e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801407a:	230c      	movs	r3, #12
 801407c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801407e:	8bbb      	ldrh	r3, [r7, #28]
 8014080:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014084:	d803      	bhi.n	801408e <mem_malloc+0x3a>
 8014086:	8bba      	ldrh	r2, [r7, #28]
 8014088:	88fb      	ldrh	r3, [r7, #6]
 801408a:	429a      	cmp	r2, r3
 801408c:	d201      	bcs.n	8014092 <mem_malloc+0x3e>
    return NULL;
 801408e:	2300      	movs	r3, #0
 8014090:	e0cd      	b.n	801422e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8014092:	4869      	ldr	r0, [pc, #420]	@ (8014238 <mem_malloc+0x1e4>)
 8014094:	f009 ff12 	bl	801debc <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014098:	4b68      	ldr	r3, [pc, #416]	@ (801423c <mem_malloc+0x1e8>)
 801409a:	681b      	ldr	r3, [r3, #0]
 801409c:	4618      	mov	r0, r3
 801409e:	f7ff fcfd 	bl	8013a9c <mem_to_ptr>
 80140a2:	4603      	mov	r3, r0
 80140a4:	83fb      	strh	r3, [r7, #30]
 80140a6:	e0b7      	b.n	8014218 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80140a8:	8bfb      	ldrh	r3, [r7, #30]
 80140aa:	4618      	mov	r0, r3
 80140ac:	f7ff fce4 	bl	8013a78 <ptr_to_mem>
 80140b0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80140b2:	697b      	ldr	r3, [r7, #20]
 80140b4:	791b      	ldrb	r3, [r3, #4]
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	f040 80a7 	bne.w	801420a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80140bc:	697b      	ldr	r3, [r7, #20]
 80140be:	881b      	ldrh	r3, [r3, #0]
 80140c0:	461a      	mov	r2, r3
 80140c2:	8bfb      	ldrh	r3, [r7, #30]
 80140c4:	1ad3      	subs	r3, r2, r3
 80140c6:	f1a3 0208 	sub.w	r2, r3, #8
 80140ca:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80140cc:	429a      	cmp	r2, r3
 80140ce:	f0c0 809c 	bcc.w	801420a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80140d2:	697b      	ldr	r3, [r7, #20]
 80140d4:	881b      	ldrh	r3, [r3, #0]
 80140d6:	461a      	mov	r2, r3
 80140d8:	8bfb      	ldrh	r3, [r7, #30]
 80140da:	1ad3      	subs	r3, r2, r3
 80140dc:	f1a3 0208 	sub.w	r2, r3, #8
 80140e0:	8bbb      	ldrh	r3, [r7, #28]
 80140e2:	3314      	adds	r3, #20
 80140e4:	429a      	cmp	r2, r3
 80140e6:	d333      	bcc.n	8014150 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80140e8:	8bfa      	ldrh	r2, [r7, #30]
 80140ea:	8bbb      	ldrh	r3, [r7, #28]
 80140ec:	4413      	add	r3, r2
 80140ee:	b29b      	uxth	r3, r3
 80140f0:	3308      	adds	r3, #8
 80140f2:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80140f4:	8a7b      	ldrh	r3, [r7, #18]
 80140f6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80140fa:	d106      	bne.n	801410a <mem_malloc+0xb6>
 80140fc:	4b50      	ldr	r3, [pc, #320]	@ (8014240 <mem_malloc+0x1ec>)
 80140fe:	f240 3287 	movw	r2, #903	@ 0x387
 8014102:	4950      	ldr	r1, [pc, #320]	@ (8014244 <mem_malloc+0x1f0>)
 8014104:	4850      	ldr	r0, [pc, #320]	@ (8014248 <mem_malloc+0x1f4>)
 8014106:	f00a f833 	bl	801e170 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801410a:	8a7b      	ldrh	r3, [r7, #18]
 801410c:	4618      	mov	r0, r3
 801410e:	f7ff fcb3 	bl	8013a78 <ptr_to_mem>
 8014112:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	2200      	movs	r2, #0
 8014118:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801411a:	697b      	ldr	r3, [r7, #20]
 801411c:	881a      	ldrh	r2, [r3, #0]
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8014122:	68fb      	ldr	r3, [r7, #12]
 8014124:	8bfa      	ldrh	r2, [r7, #30]
 8014126:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8014128:	697b      	ldr	r3, [r7, #20]
 801412a:	8a7a      	ldrh	r2, [r7, #18]
 801412c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801412e:	697b      	ldr	r3, [r7, #20]
 8014130:	2201      	movs	r2, #1
 8014132:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	881b      	ldrh	r3, [r3, #0]
 8014138:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801413c:	d00b      	beq.n	8014156 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	881b      	ldrh	r3, [r3, #0]
 8014142:	4618      	mov	r0, r3
 8014144:	f7ff fc98 	bl	8013a78 <ptr_to_mem>
 8014148:	4602      	mov	r2, r0
 801414a:	8a7b      	ldrh	r3, [r7, #18]
 801414c:	8053      	strh	r3, [r2, #2]
 801414e:	e002      	b.n	8014156 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8014150:	697b      	ldr	r3, [r7, #20]
 8014152:	2201      	movs	r2, #1
 8014154:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8014156:	4b39      	ldr	r3, [pc, #228]	@ (801423c <mem_malloc+0x1e8>)
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	697a      	ldr	r2, [r7, #20]
 801415c:	429a      	cmp	r2, r3
 801415e:	d127      	bne.n	80141b0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8014160:	4b36      	ldr	r3, [pc, #216]	@ (801423c <mem_malloc+0x1e8>)
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8014166:	e005      	b.n	8014174 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8014168:	69bb      	ldr	r3, [r7, #24]
 801416a:	881b      	ldrh	r3, [r3, #0]
 801416c:	4618      	mov	r0, r3
 801416e:	f7ff fc83 	bl	8013a78 <ptr_to_mem>
 8014172:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8014174:	69bb      	ldr	r3, [r7, #24]
 8014176:	791b      	ldrb	r3, [r3, #4]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d004      	beq.n	8014186 <mem_malloc+0x132>
 801417c:	4b33      	ldr	r3, [pc, #204]	@ (801424c <mem_malloc+0x1f8>)
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	69ba      	ldr	r2, [r7, #24]
 8014182:	429a      	cmp	r2, r3
 8014184:	d1f0      	bne.n	8014168 <mem_malloc+0x114>
          }
          lfree = cur;
 8014186:	4a2d      	ldr	r2, [pc, #180]	@ (801423c <mem_malloc+0x1e8>)
 8014188:	69bb      	ldr	r3, [r7, #24]
 801418a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801418c:	4b2b      	ldr	r3, [pc, #172]	@ (801423c <mem_malloc+0x1e8>)
 801418e:	681a      	ldr	r2, [r3, #0]
 8014190:	4b2e      	ldr	r3, [pc, #184]	@ (801424c <mem_malloc+0x1f8>)
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	429a      	cmp	r2, r3
 8014196:	d00b      	beq.n	80141b0 <mem_malloc+0x15c>
 8014198:	4b28      	ldr	r3, [pc, #160]	@ (801423c <mem_malloc+0x1e8>)
 801419a:	681b      	ldr	r3, [r3, #0]
 801419c:	791b      	ldrb	r3, [r3, #4]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d006      	beq.n	80141b0 <mem_malloc+0x15c>
 80141a2:	4b27      	ldr	r3, [pc, #156]	@ (8014240 <mem_malloc+0x1ec>)
 80141a4:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80141a8:	4929      	ldr	r1, [pc, #164]	@ (8014250 <mem_malloc+0x1fc>)
 80141aa:	4827      	ldr	r0, [pc, #156]	@ (8014248 <mem_malloc+0x1f4>)
 80141ac:	f009 ffe0 	bl	801e170 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80141b0:	4821      	ldr	r0, [pc, #132]	@ (8014238 <mem_malloc+0x1e4>)
 80141b2:	f009 fe92 	bl	801deda <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80141b6:	8bba      	ldrh	r2, [r7, #28]
 80141b8:	697b      	ldr	r3, [r7, #20]
 80141ba:	4413      	add	r3, r2
 80141bc:	3308      	adds	r3, #8
 80141be:	4a23      	ldr	r2, [pc, #140]	@ (801424c <mem_malloc+0x1f8>)
 80141c0:	6812      	ldr	r2, [r2, #0]
 80141c2:	4293      	cmp	r3, r2
 80141c4:	d906      	bls.n	80141d4 <mem_malloc+0x180>
 80141c6:	4b1e      	ldr	r3, [pc, #120]	@ (8014240 <mem_malloc+0x1ec>)
 80141c8:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80141cc:	4921      	ldr	r1, [pc, #132]	@ (8014254 <mem_malloc+0x200>)
 80141ce:	481e      	ldr	r0, [pc, #120]	@ (8014248 <mem_malloc+0x1f4>)
 80141d0:	f009 ffce 	bl	801e170 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80141d4:	697b      	ldr	r3, [r7, #20]
 80141d6:	f003 0303 	and.w	r3, r3, #3
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d006      	beq.n	80141ec <mem_malloc+0x198>
 80141de:	4b18      	ldr	r3, [pc, #96]	@ (8014240 <mem_malloc+0x1ec>)
 80141e0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80141e4:	491c      	ldr	r1, [pc, #112]	@ (8014258 <mem_malloc+0x204>)
 80141e6:	4818      	ldr	r0, [pc, #96]	@ (8014248 <mem_malloc+0x1f4>)
 80141e8:	f009 ffc2 	bl	801e170 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80141ec:	697b      	ldr	r3, [r7, #20]
 80141ee:	f003 0303 	and.w	r3, r3, #3
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d006      	beq.n	8014204 <mem_malloc+0x1b0>
 80141f6:	4b12      	ldr	r3, [pc, #72]	@ (8014240 <mem_malloc+0x1ec>)
 80141f8:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80141fc:	4917      	ldr	r1, [pc, #92]	@ (801425c <mem_malloc+0x208>)
 80141fe:	4812      	ldr	r0, [pc, #72]	@ (8014248 <mem_malloc+0x1f4>)
 8014200:	f009 ffb6 	bl	801e170 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8014204:	697b      	ldr	r3, [r7, #20]
 8014206:	3308      	adds	r3, #8
 8014208:	e011      	b.n	801422e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801420a:	8bfb      	ldrh	r3, [r7, #30]
 801420c:	4618      	mov	r0, r3
 801420e:	f7ff fc33 	bl	8013a78 <ptr_to_mem>
 8014212:	4603      	mov	r3, r0
 8014214:	881b      	ldrh	r3, [r3, #0]
 8014216:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014218:	8bfa      	ldrh	r2, [r7, #30]
 801421a:	8bbb      	ldrh	r3, [r7, #28]
 801421c:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8014220:	429a      	cmp	r2, r3
 8014222:	f4ff af41 	bcc.w	80140a8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8014226:	4804      	ldr	r0, [pc, #16]	@ (8014238 <mem_malloc+0x1e4>)
 8014228:	f009 fe57 	bl	801deda <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801422c:	2300      	movs	r3, #0
}
 801422e:	4618      	mov	r0, r3
 8014230:	3720      	adds	r7, #32
 8014232:	46bd      	mov	sp, r7
 8014234:	bd80      	pop	{r7, pc}
 8014236:	bf00      	nop
 8014238:	2000fa2c 	.word	0x2000fa2c
 801423c:	2000fa30 	.word	0x2000fa30
 8014240:	0801f90c 	.word	0x0801f90c
 8014244:	0801fad0 	.word	0x0801fad0
 8014248:	0801f954 	.word	0x0801f954
 801424c:	2000fa28 	.word	0x2000fa28
 8014250:	0801fae4 	.word	0x0801fae4
 8014254:	0801fb00 	.word	0x0801fb00
 8014258:	0801fb30 	.word	0x0801fb30
 801425c:	0801fb60 	.word	0x0801fb60

08014260 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8014260:	b480      	push	{r7}
 8014262:	b085      	sub	sp, #20
 8014264:	af00      	add	r7, sp, #0
 8014266:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	689b      	ldr	r3, [r3, #8]
 801426c:	2200      	movs	r2, #0
 801426e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	685b      	ldr	r3, [r3, #4]
 8014274:	3303      	adds	r3, #3
 8014276:	f023 0303 	bic.w	r3, r3, #3
 801427a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801427c:	2300      	movs	r3, #0
 801427e:	60fb      	str	r3, [r7, #12]
 8014280:	e011      	b.n	80142a6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	689b      	ldr	r3, [r3, #8]
 8014286:	681a      	ldr	r2, [r3, #0]
 8014288:	68bb      	ldr	r3, [r7, #8]
 801428a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	689b      	ldr	r3, [r3, #8]
 8014290:	68ba      	ldr	r2, [r7, #8]
 8014292:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	881b      	ldrh	r3, [r3, #0]
 8014298:	461a      	mov	r2, r3
 801429a:	68bb      	ldr	r3, [r7, #8]
 801429c:	4413      	add	r3, r2
 801429e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80142a0:	68fb      	ldr	r3, [r7, #12]
 80142a2:	3301      	adds	r3, #1
 80142a4:	60fb      	str	r3, [r7, #12]
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	885b      	ldrh	r3, [r3, #2]
 80142aa:	461a      	mov	r2, r3
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	4293      	cmp	r3, r2
 80142b0:	dbe7      	blt.n	8014282 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80142b2:	bf00      	nop
 80142b4:	bf00      	nop
 80142b6:	3714      	adds	r7, #20
 80142b8:	46bd      	mov	sp, r7
 80142ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142be:	4770      	bx	lr

080142c0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b082      	sub	sp, #8
 80142c4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80142c6:	2300      	movs	r3, #0
 80142c8:	80fb      	strh	r3, [r7, #6]
 80142ca:	e009      	b.n	80142e0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80142cc:	88fb      	ldrh	r3, [r7, #6]
 80142ce:	4a08      	ldr	r2, [pc, #32]	@ (80142f0 <memp_init+0x30>)
 80142d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80142d4:	4618      	mov	r0, r3
 80142d6:	f7ff ffc3 	bl	8014260 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80142da:	88fb      	ldrh	r3, [r7, #6]
 80142dc:	3301      	adds	r3, #1
 80142de:	80fb      	strh	r3, [r7, #6]
 80142e0:	88fb      	ldrh	r3, [r7, #6]
 80142e2:	2b0c      	cmp	r3, #12
 80142e4:	d9f2      	bls.n	80142cc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80142e6:	bf00      	nop
 80142e8:	bf00      	nop
 80142ea:	3708      	adds	r7, #8
 80142ec:	46bd      	mov	sp, r7
 80142ee:	bd80      	pop	{r7, pc}
 80142f0:	08022970 	.word	0x08022970

080142f4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80142f4:	b580      	push	{r7, lr}
 80142f6:	b084      	sub	sp, #16
 80142f8:	af00      	add	r7, sp, #0
 80142fa:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80142fc:	f009 fe1a 	bl	801df34 <sys_arch_protect>
 8014300:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	689b      	ldr	r3, [r3, #8]
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801430a:	68bb      	ldr	r3, [r7, #8]
 801430c:	2b00      	cmp	r3, #0
 801430e:	d015      	beq.n	801433c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	689b      	ldr	r3, [r3, #8]
 8014314:	68ba      	ldr	r2, [r7, #8]
 8014316:	6812      	ldr	r2, [r2, #0]
 8014318:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801431a:	68bb      	ldr	r3, [r7, #8]
 801431c:	f003 0303 	and.w	r3, r3, #3
 8014320:	2b00      	cmp	r3, #0
 8014322:	d006      	beq.n	8014332 <do_memp_malloc_pool+0x3e>
 8014324:	4b09      	ldr	r3, [pc, #36]	@ (801434c <do_memp_malloc_pool+0x58>)
 8014326:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801432a:	4909      	ldr	r1, [pc, #36]	@ (8014350 <do_memp_malloc_pool+0x5c>)
 801432c:	4809      	ldr	r0, [pc, #36]	@ (8014354 <do_memp_malloc_pool+0x60>)
 801432e:	f009 ff1f 	bl	801e170 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8014332:	68f8      	ldr	r0, [r7, #12]
 8014334:	f009 fe0c 	bl	801df50 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8014338:	68bb      	ldr	r3, [r7, #8]
 801433a:	e003      	b.n	8014344 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801433c:	68f8      	ldr	r0, [r7, #12]
 801433e:	f009 fe07 	bl	801df50 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8014342:	2300      	movs	r3, #0
}
 8014344:	4618      	mov	r0, r3
 8014346:	3710      	adds	r7, #16
 8014348:	46bd      	mov	sp, r7
 801434a:	bd80      	pop	{r7, pc}
 801434c:	0801fb84 	.word	0x0801fb84
 8014350:	0801fbb4 	.word	0x0801fbb4
 8014354:	0801fbd8 	.word	0x0801fbd8

08014358 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
 801435e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8014360:	687b      	ldr	r3, [r7, #4]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d106      	bne.n	8014374 <memp_malloc_pool+0x1c>
 8014366:	4b0a      	ldr	r3, [pc, #40]	@ (8014390 <memp_malloc_pool+0x38>)
 8014368:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801436c:	4909      	ldr	r1, [pc, #36]	@ (8014394 <memp_malloc_pool+0x3c>)
 801436e:	480a      	ldr	r0, [pc, #40]	@ (8014398 <memp_malloc_pool+0x40>)
 8014370:	f009 fefe 	bl	801e170 <iprintf>
  if (desc == NULL) {
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d101      	bne.n	801437e <memp_malloc_pool+0x26>
    return NULL;
 801437a:	2300      	movs	r3, #0
 801437c:	e003      	b.n	8014386 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801437e:	6878      	ldr	r0, [r7, #4]
 8014380:	f7ff ffb8 	bl	80142f4 <do_memp_malloc_pool>
 8014384:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8014386:	4618      	mov	r0, r3
 8014388:	3708      	adds	r7, #8
 801438a:	46bd      	mov	sp, r7
 801438c:	bd80      	pop	{r7, pc}
 801438e:	bf00      	nop
 8014390:	0801fb84 	.word	0x0801fb84
 8014394:	0801fc00 	.word	0x0801fc00
 8014398:	0801fbd8 	.word	0x0801fbd8

0801439c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801439c:	b580      	push	{r7, lr}
 801439e:	b084      	sub	sp, #16
 80143a0:	af00      	add	r7, sp, #0
 80143a2:	4603      	mov	r3, r0
 80143a4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80143a6:	79fb      	ldrb	r3, [r7, #7]
 80143a8:	2b0c      	cmp	r3, #12
 80143aa:	d908      	bls.n	80143be <memp_malloc+0x22>
 80143ac:	4b0a      	ldr	r3, [pc, #40]	@ (80143d8 <memp_malloc+0x3c>)
 80143ae:	f240 1257 	movw	r2, #343	@ 0x157
 80143b2:	490a      	ldr	r1, [pc, #40]	@ (80143dc <memp_malloc+0x40>)
 80143b4:	480a      	ldr	r0, [pc, #40]	@ (80143e0 <memp_malloc+0x44>)
 80143b6:	f009 fedb 	bl	801e170 <iprintf>
 80143ba:	2300      	movs	r3, #0
 80143bc:	e008      	b.n	80143d0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80143be:	79fb      	ldrb	r3, [r7, #7]
 80143c0:	4a08      	ldr	r2, [pc, #32]	@ (80143e4 <memp_malloc+0x48>)
 80143c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80143c6:	4618      	mov	r0, r3
 80143c8:	f7ff ff94 	bl	80142f4 <do_memp_malloc_pool>
 80143cc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80143ce:	68fb      	ldr	r3, [r7, #12]
}
 80143d0:	4618      	mov	r0, r3
 80143d2:	3710      	adds	r7, #16
 80143d4:	46bd      	mov	sp, r7
 80143d6:	bd80      	pop	{r7, pc}
 80143d8:	0801fb84 	.word	0x0801fb84
 80143dc:	0801fc14 	.word	0x0801fc14
 80143e0:	0801fbd8 	.word	0x0801fbd8
 80143e4:	08022970 	.word	0x08022970

080143e8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b084      	sub	sp, #16
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
 80143f0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80143f2:	683b      	ldr	r3, [r7, #0]
 80143f4:	f003 0303 	and.w	r3, r3, #3
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d006      	beq.n	801440a <do_memp_free_pool+0x22>
 80143fc:	4b0d      	ldr	r3, [pc, #52]	@ (8014434 <do_memp_free_pool+0x4c>)
 80143fe:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8014402:	490d      	ldr	r1, [pc, #52]	@ (8014438 <do_memp_free_pool+0x50>)
 8014404:	480d      	ldr	r0, [pc, #52]	@ (801443c <do_memp_free_pool+0x54>)
 8014406:	f009 feb3 	bl	801e170 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801440a:	683b      	ldr	r3, [r7, #0]
 801440c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801440e:	f009 fd91 	bl	801df34 <sys_arch_protect>
 8014412:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	689b      	ldr	r3, [r3, #8]
 8014418:	681a      	ldr	r2, [r3, #0]
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	689b      	ldr	r3, [r3, #8]
 8014422:	68fa      	ldr	r2, [r7, #12]
 8014424:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8014426:	68b8      	ldr	r0, [r7, #8]
 8014428:	f009 fd92 	bl	801df50 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801442c:	bf00      	nop
 801442e:	3710      	adds	r7, #16
 8014430:	46bd      	mov	sp, r7
 8014432:	bd80      	pop	{r7, pc}
 8014434:	0801fb84 	.word	0x0801fb84
 8014438:	0801fc34 	.word	0x0801fc34
 801443c:	0801fbd8 	.word	0x0801fbd8

08014440 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8014440:	b580      	push	{r7, lr}
 8014442:	b082      	sub	sp, #8
 8014444:	af00      	add	r7, sp, #0
 8014446:	6078      	str	r0, [r7, #4]
 8014448:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	2b00      	cmp	r3, #0
 801444e:	d106      	bne.n	801445e <memp_free_pool+0x1e>
 8014450:	4b0a      	ldr	r3, [pc, #40]	@ (801447c <memp_free_pool+0x3c>)
 8014452:	f240 1295 	movw	r2, #405	@ 0x195
 8014456:	490a      	ldr	r1, [pc, #40]	@ (8014480 <memp_free_pool+0x40>)
 8014458:	480a      	ldr	r0, [pc, #40]	@ (8014484 <memp_free_pool+0x44>)
 801445a:	f009 fe89 	bl	801e170 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d007      	beq.n	8014474 <memp_free_pool+0x34>
 8014464:	683b      	ldr	r3, [r7, #0]
 8014466:	2b00      	cmp	r3, #0
 8014468:	d004      	beq.n	8014474 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801446a:	6839      	ldr	r1, [r7, #0]
 801446c:	6878      	ldr	r0, [r7, #4]
 801446e:	f7ff ffbb 	bl	80143e8 <do_memp_free_pool>
 8014472:	e000      	b.n	8014476 <memp_free_pool+0x36>
    return;
 8014474:	bf00      	nop
}
 8014476:	3708      	adds	r7, #8
 8014478:	46bd      	mov	sp, r7
 801447a:	bd80      	pop	{r7, pc}
 801447c:	0801fb84 	.word	0x0801fb84
 8014480:	0801fc00 	.word	0x0801fc00
 8014484:	0801fbd8 	.word	0x0801fbd8

08014488 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8014488:	b580      	push	{r7, lr}
 801448a:	b082      	sub	sp, #8
 801448c:	af00      	add	r7, sp, #0
 801448e:	4603      	mov	r3, r0
 8014490:	6039      	str	r1, [r7, #0]
 8014492:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8014494:	79fb      	ldrb	r3, [r7, #7]
 8014496:	2b0c      	cmp	r3, #12
 8014498:	d907      	bls.n	80144aa <memp_free+0x22>
 801449a:	4b0c      	ldr	r3, [pc, #48]	@ (80144cc <memp_free+0x44>)
 801449c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80144a0:	490b      	ldr	r1, [pc, #44]	@ (80144d0 <memp_free+0x48>)
 80144a2:	480c      	ldr	r0, [pc, #48]	@ (80144d4 <memp_free+0x4c>)
 80144a4:	f009 fe64 	bl	801e170 <iprintf>
 80144a8:	e00c      	b.n	80144c4 <memp_free+0x3c>

  if (mem == NULL) {
 80144aa:	683b      	ldr	r3, [r7, #0]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d008      	beq.n	80144c2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80144b0:	79fb      	ldrb	r3, [r7, #7]
 80144b2:	4a09      	ldr	r2, [pc, #36]	@ (80144d8 <memp_free+0x50>)
 80144b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80144b8:	6839      	ldr	r1, [r7, #0]
 80144ba:	4618      	mov	r0, r3
 80144bc:	f7ff ff94 	bl	80143e8 <do_memp_free_pool>
 80144c0:	e000      	b.n	80144c4 <memp_free+0x3c>
    return;
 80144c2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80144c4:	3708      	adds	r7, #8
 80144c6:	46bd      	mov	sp, r7
 80144c8:	bd80      	pop	{r7, pc}
 80144ca:	bf00      	nop
 80144cc:	0801fb84 	.word	0x0801fb84
 80144d0:	0801fc54 	.word	0x0801fc54
 80144d4:	0801fbd8 	.word	0x0801fbd8
 80144d8:	08022970 	.word	0x08022970

080144dc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80144dc:	b480      	push	{r7}
 80144de:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80144e0:	bf00      	nop
 80144e2:	46bd      	mov	sp, r7
 80144e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144e8:	4770      	bx	lr
	...

080144ec <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b086      	sub	sp, #24
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	60f8      	str	r0, [r7, #12]
 80144f4:	60b9      	str	r1, [r7, #8]
 80144f6:	607a      	str	r2, [r7, #4]
 80144f8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d108      	bne.n	8014512 <netif_add+0x26>
 8014500:	4b57      	ldr	r3, [pc, #348]	@ (8014660 <netif_add+0x174>)
 8014502:	f240 1227 	movw	r2, #295	@ 0x127
 8014506:	4957      	ldr	r1, [pc, #348]	@ (8014664 <netif_add+0x178>)
 8014508:	4857      	ldr	r0, [pc, #348]	@ (8014668 <netif_add+0x17c>)
 801450a:	f009 fe31 	bl	801e170 <iprintf>
 801450e:	2300      	movs	r3, #0
 8014510:	e0a2      	b.n	8014658 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8014512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014514:	2b00      	cmp	r3, #0
 8014516:	d108      	bne.n	801452a <netif_add+0x3e>
 8014518:	4b51      	ldr	r3, [pc, #324]	@ (8014660 <netif_add+0x174>)
 801451a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 801451e:	4953      	ldr	r1, [pc, #332]	@ (801466c <netif_add+0x180>)
 8014520:	4851      	ldr	r0, [pc, #324]	@ (8014668 <netif_add+0x17c>)
 8014522:	f009 fe25 	bl	801e170 <iprintf>
 8014526:	2300      	movs	r3, #0
 8014528:	e096      	b.n	8014658 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801452a:	68bb      	ldr	r3, [r7, #8]
 801452c:	2b00      	cmp	r3, #0
 801452e:	d101      	bne.n	8014534 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8014530:	4b4f      	ldr	r3, [pc, #316]	@ (8014670 <netif_add+0x184>)
 8014532:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d101      	bne.n	801453e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801453a:	4b4d      	ldr	r3, [pc, #308]	@ (8014670 <netif_add+0x184>)
 801453c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801453e:	683b      	ldr	r3, [r7, #0]
 8014540:	2b00      	cmp	r3, #0
 8014542:	d101      	bne.n	8014548 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8014544:	4b4a      	ldr	r3, [pc, #296]	@ (8014670 <netif_add+0x184>)
 8014546:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	2200      	movs	r2, #0
 801454c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801454e:	68fb      	ldr	r3, [r7, #12]
 8014550:	2200      	movs	r2, #0
 8014552:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	2200      	movs	r2, #0
 8014558:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	4a45      	ldr	r2, [pc, #276]	@ (8014674 <netif_add+0x188>)
 801455e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8014560:	68fb      	ldr	r3, [r7, #12]
 8014562:	2200      	movs	r2, #0
 8014564:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	2200      	movs	r2, #0
 801456a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801456e:	68fb      	ldr	r3, [r7, #12]
 8014570:	2200      	movs	r2, #0
 8014572:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	6a3a      	ldr	r2, [r7, #32]
 8014578:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801457a:	4b3f      	ldr	r3, [pc, #252]	@ (8014678 <netif_add+0x18c>)
 801457c:	781a      	ldrb	r2, [r3, #0]
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8014584:	68fb      	ldr	r3, [r7, #12]
 8014586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014588:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801458a:	683b      	ldr	r3, [r7, #0]
 801458c:	687a      	ldr	r2, [r7, #4]
 801458e:	68b9      	ldr	r1, [r7, #8]
 8014590:	68f8      	ldr	r0, [r7, #12]
 8014592:	f000 f913 	bl	80147bc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8014596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014598:	68f8      	ldr	r0, [r7, #12]
 801459a:	4798      	blx	r3
 801459c:	4603      	mov	r3, r0
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d001      	beq.n	80145a6 <netif_add+0xba>
    return NULL;
 80145a2:	2300      	movs	r3, #0
 80145a4:	e058      	b.n	8014658 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80145ac:	2bff      	cmp	r3, #255	@ 0xff
 80145ae:	d103      	bne.n	80145b8 <netif_add+0xcc>
        netif->num = 0;
 80145b0:	68fb      	ldr	r3, [r7, #12]
 80145b2:	2200      	movs	r2, #0
 80145b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80145b8:	2300      	movs	r3, #0
 80145ba:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80145bc:	4b2f      	ldr	r3, [pc, #188]	@ (801467c <netif_add+0x190>)
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	617b      	str	r3, [r7, #20]
 80145c2:	e02b      	b.n	801461c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80145c4:	697a      	ldr	r2, [r7, #20]
 80145c6:	68fb      	ldr	r3, [r7, #12]
 80145c8:	429a      	cmp	r2, r3
 80145ca:	d106      	bne.n	80145da <netif_add+0xee>
 80145cc:	4b24      	ldr	r3, [pc, #144]	@ (8014660 <netif_add+0x174>)
 80145ce:	f240 128b 	movw	r2, #395	@ 0x18b
 80145d2:	492b      	ldr	r1, [pc, #172]	@ (8014680 <netif_add+0x194>)
 80145d4:	4824      	ldr	r0, [pc, #144]	@ (8014668 <netif_add+0x17c>)
 80145d6:	f009 fdcb 	bl	801e170 <iprintf>
        num_netifs++;
 80145da:	693b      	ldr	r3, [r7, #16]
 80145dc:	3301      	adds	r3, #1
 80145de:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80145e0:	693b      	ldr	r3, [r7, #16]
 80145e2:	2bff      	cmp	r3, #255	@ 0xff
 80145e4:	dd06      	ble.n	80145f4 <netif_add+0x108>
 80145e6:	4b1e      	ldr	r3, [pc, #120]	@ (8014660 <netif_add+0x174>)
 80145e8:	f240 128d 	movw	r2, #397	@ 0x18d
 80145ec:	4925      	ldr	r1, [pc, #148]	@ (8014684 <netif_add+0x198>)
 80145ee:	481e      	ldr	r0, [pc, #120]	@ (8014668 <netif_add+0x17c>)
 80145f0:	f009 fdbe 	bl	801e170 <iprintf>
        if (netif2->num == netif->num) {
 80145f4:	697b      	ldr	r3, [r7, #20]
 80145f6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80145fa:	68fb      	ldr	r3, [r7, #12]
 80145fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014600:	429a      	cmp	r2, r3
 8014602:	d108      	bne.n	8014616 <netif_add+0x12a>
          netif->num++;
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801460a:	3301      	adds	r3, #1
 801460c:	b2da      	uxtb	r2, r3
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8014614:	e005      	b.n	8014622 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8014616:	697b      	ldr	r3, [r7, #20]
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	617b      	str	r3, [r7, #20]
 801461c:	697b      	ldr	r3, [r7, #20]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d1d0      	bne.n	80145c4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8014622:	697b      	ldr	r3, [r7, #20]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d1be      	bne.n	80145a6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801462e:	2bfe      	cmp	r3, #254	@ 0xfe
 8014630:	d103      	bne.n	801463a <netif_add+0x14e>
    netif_num = 0;
 8014632:	4b11      	ldr	r3, [pc, #68]	@ (8014678 <netif_add+0x18c>)
 8014634:	2200      	movs	r2, #0
 8014636:	701a      	strb	r2, [r3, #0]
 8014638:	e006      	b.n	8014648 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014640:	3301      	adds	r3, #1
 8014642:	b2da      	uxtb	r2, r3
 8014644:	4b0c      	ldr	r3, [pc, #48]	@ (8014678 <netif_add+0x18c>)
 8014646:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8014648:	4b0c      	ldr	r3, [pc, #48]	@ (801467c <netif_add+0x190>)
 801464a:	681a      	ldr	r2, [r3, #0]
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8014650:	4a0a      	ldr	r2, [pc, #40]	@ (801467c <netif_add+0x190>)
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8014656:	68fb      	ldr	r3, [r7, #12]
}
 8014658:	4618      	mov	r0, r3
 801465a:	3718      	adds	r7, #24
 801465c:	46bd      	mov	sp, r7
 801465e:	bd80      	pop	{r7, pc}
 8014660:	0801fc70 	.word	0x0801fc70
 8014664:	0801fd04 	.word	0x0801fd04
 8014668:	0801fcc0 	.word	0x0801fcc0
 801466c:	0801fd20 	.word	0x0801fd20
 8014670:	080229e4 	.word	0x080229e4
 8014674:	08014a97 	.word	0x08014a97
 8014678:	20012b08 	.word	0x20012b08
 801467c:	20012b00 	.word	0x20012b00
 8014680:	0801fd44 	.word	0x0801fd44
 8014684:	0801fd58 	.word	0x0801fd58

08014688 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8014688:	b580      	push	{r7, lr}
 801468a:	b082      	sub	sp, #8
 801468c:	af00      	add	r7, sp, #0
 801468e:	6078      	str	r0, [r7, #4]
 8014690:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8014692:	6839      	ldr	r1, [r7, #0]
 8014694:	6878      	ldr	r0, [r7, #4]
 8014696:	f002 fc21 	bl	8016edc <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801469a:	6839      	ldr	r1, [r7, #0]
 801469c:	6878      	ldr	r0, [r7, #4]
 801469e:	f007 f87f 	bl	801b7a0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80146a2:	bf00      	nop
 80146a4:	3708      	adds	r7, #8
 80146a6:	46bd      	mov	sp, r7
 80146a8:	bd80      	pop	{r7, pc}
	...

080146ac <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80146ac:	b580      	push	{r7, lr}
 80146ae:	b086      	sub	sp, #24
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	60f8      	str	r0, [r7, #12]
 80146b4:	60b9      	str	r1, [r7, #8]
 80146b6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80146b8:	68bb      	ldr	r3, [r7, #8]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d106      	bne.n	80146cc <netif_do_set_ipaddr+0x20>
 80146be:	4b1d      	ldr	r3, [pc, #116]	@ (8014734 <netif_do_set_ipaddr+0x88>)
 80146c0:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80146c4:	491c      	ldr	r1, [pc, #112]	@ (8014738 <netif_do_set_ipaddr+0x8c>)
 80146c6:	481d      	ldr	r0, [pc, #116]	@ (801473c <netif_do_set_ipaddr+0x90>)
 80146c8:	f009 fd52 	bl	801e170 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d106      	bne.n	80146e0 <netif_do_set_ipaddr+0x34>
 80146d2:	4b18      	ldr	r3, [pc, #96]	@ (8014734 <netif_do_set_ipaddr+0x88>)
 80146d4:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80146d8:	4917      	ldr	r1, [pc, #92]	@ (8014738 <netif_do_set_ipaddr+0x8c>)
 80146da:	4818      	ldr	r0, [pc, #96]	@ (801473c <netif_do_set_ipaddr+0x90>)
 80146dc:	f009 fd48 	bl	801e170 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80146e0:	68bb      	ldr	r3, [r7, #8]
 80146e2:	681a      	ldr	r2, [r3, #0]
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	3304      	adds	r3, #4
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	429a      	cmp	r2, r3
 80146ec:	d01c      	beq.n	8014728 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80146ee:	68bb      	ldr	r3, [r7, #8]
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	3304      	adds	r3, #4
 80146f8:	681a      	ldr	r2, [r3, #0]
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80146fe:	f107 0314 	add.w	r3, r7, #20
 8014702:	4619      	mov	r1, r3
 8014704:	6878      	ldr	r0, [r7, #4]
 8014706:	f7ff ffbf 	bl	8014688 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801470a:	68bb      	ldr	r3, [r7, #8]
 801470c:	2b00      	cmp	r3, #0
 801470e:	d002      	beq.n	8014716 <netif_do_set_ipaddr+0x6a>
 8014710:	68bb      	ldr	r3, [r7, #8]
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	e000      	b.n	8014718 <netif_do_set_ipaddr+0x6c>
 8014716:	2300      	movs	r3, #0
 8014718:	68fa      	ldr	r2, [r7, #12]
 801471a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801471c:	2101      	movs	r1, #1
 801471e:	68f8      	ldr	r0, [r7, #12]
 8014720:	f000 f8d2 	bl	80148c8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8014724:	2301      	movs	r3, #1
 8014726:	e000      	b.n	801472a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8014728:	2300      	movs	r3, #0
}
 801472a:	4618      	mov	r0, r3
 801472c:	3718      	adds	r7, #24
 801472e:	46bd      	mov	sp, r7
 8014730:	bd80      	pop	{r7, pc}
 8014732:	bf00      	nop
 8014734:	0801fc70 	.word	0x0801fc70
 8014738:	0801fd88 	.word	0x0801fd88
 801473c:	0801fcc0 	.word	0x0801fcc0

08014740 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8014740:	b480      	push	{r7}
 8014742:	b085      	sub	sp, #20
 8014744:	af00      	add	r7, sp, #0
 8014746:	60f8      	str	r0, [r7, #12]
 8014748:	60b9      	str	r1, [r7, #8]
 801474a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801474c:	68bb      	ldr	r3, [r7, #8]
 801474e:	681a      	ldr	r2, [r3, #0]
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	3308      	adds	r3, #8
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	429a      	cmp	r2, r3
 8014758:	d00a      	beq.n	8014770 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801475a:	68bb      	ldr	r3, [r7, #8]
 801475c:	2b00      	cmp	r3, #0
 801475e:	d002      	beq.n	8014766 <netif_do_set_netmask+0x26>
 8014760:	68bb      	ldr	r3, [r7, #8]
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	e000      	b.n	8014768 <netif_do_set_netmask+0x28>
 8014766:	2300      	movs	r3, #0
 8014768:	68fa      	ldr	r2, [r7, #12]
 801476a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801476c:	2301      	movs	r3, #1
 801476e:	e000      	b.n	8014772 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8014770:	2300      	movs	r3, #0
}
 8014772:	4618      	mov	r0, r3
 8014774:	3714      	adds	r7, #20
 8014776:	46bd      	mov	sp, r7
 8014778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801477c:	4770      	bx	lr

0801477e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801477e:	b480      	push	{r7}
 8014780:	b085      	sub	sp, #20
 8014782:	af00      	add	r7, sp, #0
 8014784:	60f8      	str	r0, [r7, #12]
 8014786:	60b9      	str	r1, [r7, #8]
 8014788:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801478a:	68bb      	ldr	r3, [r7, #8]
 801478c:	681a      	ldr	r2, [r3, #0]
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	330c      	adds	r3, #12
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	429a      	cmp	r2, r3
 8014796:	d00a      	beq.n	80147ae <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8014798:	68bb      	ldr	r3, [r7, #8]
 801479a:	2b00      	cmp	r3, #0
 801479c:	d002      	beq.n	80147a4 <netif_do_set_gw+0x26>
 801479e:	68bb      	ldr	r3, [r7, #8]
 80147a0:	681b      	ldr	r3, [r3, #0]
 80147a2:	e000      	b.n	80147a6 <netif_do_set_gw+0x28>
 80147a4:	2300      	movs	r3, #0
 80147a6:	68fa      	ldr	r2, [r7, #12]
 80147a8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80147aa:	2301      	movs	r3, #1
 80147ac:	e000      	b.n	80147b0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80147ae:	2300      	movs	r3, #0
}
 80147b0:	4618      	mov	r0, r3
 80147b2:	3714      	adds	r7, #20
 80147b4:	46bd      	mov	sp, r7
 80147b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ba:	4770      	bx	lr

080147bc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80147bc:	b580      	push	{r7, lr}
 80147be:	b088      	sub	sp, #32
 80147c0:	af00      	add	r7, sp, #0
 80147c2:	60f8      	str	r0, [r7, #12]
 80147c4:	60b9      	str	r1, [r7, #8]
 80147c6:	607a      	str	r2, [r7, #4]
 80147c8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80147ca:	2300      	movs	r3, #0
 80147cc:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80147ce:	2300      	movs	r3, #0
 80147d0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80147d2:	68bb      	ldr	r3, [r7, #8]
 80147d4:	2b00      	cmp	r3, #0
 80147d6:	d101      	bne.n	80147dc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80147d8:	4b1c      	ldr	r3, [pc, #112]	@ (801484c <netif_set_addr+0x90>)
 80147da:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	2b00      	cmp	r3, #0
 80147e0:	d101      	bne.n	80147e6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80147e2:	4b1a      	ldr	r3, [pc, #104]	@ (801484c <netif_set_addr+0x90>)
 80147e4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80147e6:	683b      	ldr	r3, [r7, #0]
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d101      	bne.n	80147f0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80147ec:	4b17      	ldr	r3, [pc, #92]	@ (801484c <netif_set_addr+0x90>)
 80147ee:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80147f0:	68bb      	ldr	r3, [r7, #8]
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d003      	beq.n	80147fe <netif_set_addr+0x42>
 80147f6:	68bb      	ldr	r3, [r7, #8]
 80147f8:	681b      	ldr	r3, [r3, #0]
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d101      	bne.n	8014802 <netif_set_addr+0x46>
 80147fe:	2301      	movs	r3, #1
 8014800:	e000      	b.n	8014804 <netif_set_addr+0x48>
 8014802:	2300      	movs	r3, #0
 8014804:	617b      	str	r3, [r7, #20]
  if (remove) {
 8014806:	697b      	ldr	r3, [r7, #20]
 8014808:	2b00      	cmp	r3, #0
 801480a:	d006      	beq.n	801481a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801480c:	f107 0310 	add.w	r3, r7, #16
 8014810:	461a      	mov	r2, r3
 8014812:	68b9      	ldr	r1, [r7, #8]
 8014814:	68f8      	ldr	r0, [r7, #12]
 8014816:	f7ff ff49 	bl	80146ac <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801481a:	69fa      	ldr	r2, [r7, #28]
 801481c:	6879      	ldr	r1, [r7, #4]
 801481e:	68f8      	ldr	r0, [r7, #12]
 8014820:	f7ff ff8e 	bl	8014740 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8014824:	69ba      	ldr	r2, [r7, #24]
 8014826:	6839      	ldr	r1, [r7, #0]
 8014828:	68f8      	ldr	r0, [r7, #12]
 801482a:	f7ff ffa8 	bl	801477e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801482e:	697b      	ldr	r3, [r7, #20]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d106      	bne.n	8014842 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8014834:	f107 0310 	add.w	r3, r7, #16
 8014838:	461a      	mov	r2, r3
 801483a:	68b9      	ldr	r1, [r7, #8]
 801483c:	68f8      	ldr	r0, [r7, #12]
 801483e:	f7ff ff35 	bl	80146ac <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8014842:	bf00      	nop
 8014844:	3720      	adds	r7, #32
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}
 801484a:	bf00      	nop
 801484c:	080229e4 	.word	0x080229e4

08014850 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8014850:	b480      	push	{r7}
 8014852:	b083      	sub	sp, #12
 8014854:	af00      	add	r7, sp, #0
 8014856:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8014858:	4a04      	ldr	r2, [pc, #16]	@ (801486c <netif_set_default+0x1c>)
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801485e:	bf00      	nop
 8014860:	370c      	adds	r7, #12
 8014862:	46bd      	mov	sp, r7
 8014864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014868:	4770      	bx	lr
 801486a:	bf00      	nop
 801486c:	20012b04 	.word	0x20012b04

08014870 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8014870:	b580      	push	{r7, lr}
 8014872:	b082      	sub	sp, #8
 8014874:	af00      	add	r7, sp, #0
 8014876:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	2b00      	cmp	r3, #0
 801487c:	d107      	bne.n	801488e <netif_set_up+0x1e>
 801487e:	4b0f      	ldr	r3, [pc, #60]	@ (80148bc <netif_set_up+0x4c>)
 8014880:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8014884:	490e      	ldr	r1, [pc, #56]	@ (80148c0 <netif_set_up+0x50>)
 8014886:	480f      	ldr	r0, [pc, #60]	@ (80148c4 <netif_set_up+0x54>)
 8014888:	f009 fc72 	bl	801e170 <iprintf>
 801488c:	e013      	b.n	80148b6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014894:	f003 0301 	and.w	r3, r3, #1
 8014898:	2b00      	cmp	r3, #0
 801489a:	d10c      	bne.n	80148b6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80148a2:	f043 0301 	orr.w	r3, r3, #1
 80148a6:	b2da      	uxtb	r2, r3
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80148ae:	2103      	movs	r1, #3
 80148b0:	6878      	ldr	r0, [r7, #4]
 80148b2:	f000 f809 	bl	80148c8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80148b6:	3708      	adds	r7, #8
 80148b8:	46bd      	mov	sp, r7
 80148ba:	bd80      	pop	{r7, pc}
 80148bc:	0801fc70 	.word	0x0801fc70
 80148c0:	0801fdf8 	.word	0x0801fdf8
 80148c4:	0801fcc0 	.word	0x0801fcc0

080148c8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80148c8:	b580      	push	{r7, lr}
 80148ca:	b082      	sub	sp, #8
 80148cc:	af00      	add	r7, sp, #0
 80148ce:	6078      	str	r0, [r7, #4]
 80148d0:	460b      	mov	r3, r1
 80148d2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d106      	bne.n	80148e8 <netif_issue_reports+0x20>
 80148da:	4b18      	ldr	r3, [pc, #96]	@ (801493c <netif_issue_reports+0x74>)
 80148dc:	f240 326d 	movw	r2, #877	@ 0x36d
 80148e0:	4917      	ldr	r1, [pc, #92]	@ (8014940 <netif_issue_reports+0x78>)
 80148e2:	4818      	ldr	r0, [pc, #96]	@ (8014944 <netif_issue_reports+0x7c>)
 80148e4:	f009 fc44 	bl	801e170 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80148ee:	f003 0304 	and.w	r3, r3, #4
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d01e      	beq.n	8014934 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80148fc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8014900:	2b00      	cmp	r3, #0
 8014902:	d017      	beq.n	8014934 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014904:	78fb      	ldrb	r3, [r7, #3]
 8014906:	f003 0301 	and.w	r3, r3, #1
 801490a:	2b00      	cmp	r3, #0
 801490c:	d013      	beq.n	8014936 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	3304      	adds	r3, #4
 8014912:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014914:	2b00      	cmp	r3, #0
 8014916:	d00e      	beq.n	8014936 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801491e:	f003 0308 	and.w	r3, r3, #8
 8014922:	2b00      	cmp	r3, #0
 8014924:	d007      	beq.n	8014936 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	3304      	adds	r3, #4
 801492a:	4619      	mov	r1, r3
 801492c:	6878      	ldr	r0, [r7, #4]
 801492e:	f007 fea1 	bl	801c674 <etharp_request>
 8014932:	e000      	b.n	8014936 <netif_issue_reports+0x6e>
    return;
 8014934:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8014936:	3708      	adds	r7, #8
 8014938:	46bd      	mov	sp, r7
 801493a:	bd80      	pop	{r7, pc}
 801493c:	0801fc70 	.word	0x0801fc70
 8014940:	0801fe14 	.word	0x0801fe14
 8014944:	0801fcc0 	.word	0x0801fcc0

08014948 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8014948:	b580      	push	{r7, lr}
 801494a:	b082      	sub	sp, #8
 801494c:	af00      	add	r7, sp, #0
 801494e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	2b00      	cmp	r3, #0
 8014954:	d107      	bne.n	8014966 <netif_set_down+0x1e>
 8014956:	4b12      	ldr	r3, [pc, #72]	@ (80149a0 <netif_set_down+0x58>)
 8014958:	f240 329b 	movw	r2, #923	@ 0x39b
 801495c:	4911      	ldr	r1, [pc, #68]	@ (80149a4 <netif_set_down+0x5c>)
 801495e:	4812      	ldr	r0, [pc, #72]	@ (80149a8 <netif_set_down+0x60>)
 8014960:	f009 fc06 	bl	801e170 <iprintf>
 8014964:	e019      	b.n	801499a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801496c:	f003 0301 	and.w	r3, r3, #1
 8014970:	2b00      	cmp	r3, #0
 8014972:	d012      	beq.n	801499a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801497a:	f023 0301 	bic.w	r3, r3, #1
 801497e:	b2da      	uxtb	r2, r3
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801498c:	f003 0308 	and.w	r3, r3, #8
 8014990:	2b00      	cmp	r3, #0
 8014992:	d002      	beq.n	801499a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8014994:	6878      	ldr	r0, [r7, #4]
 8014996:	f007 fa2b 	bl	801bdf0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801499a:	3708      	adds	r7, #8
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}
 80149a0:	0801fc70 	.word	0x0801fc70
 80149a4:	0801fe38 	.word	0x0801fe38
 80149a8:	0801fcc0 	.word	0x0801fcc0

080149ac <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b082      	sub	sp, #8
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d107      	bne.n	80149ca <netif_set_link_up+0x1e>
 80149ba:	4b13      	ldr	r3, [pc, #76]	@ (8014a08 <netif_set_link_up+0x5c>)
 80149bc:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80149c0:	4912      	ldr	r1, [pc, #72]	@ (8014a0c <netif_set_link_up+0x60>)
 80149c2:	4813      	ldr	r0, [pc, #76]	@ (8014a10 <netif_set_link_up+0x64>)
 80149c4:	f009 fbd4 	bl	801e170 <iprintf>
 80149c8:	e01b      	b.n	8014a02 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149d0:	f003 0304 	and.w	r3, r3, #4
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d114      	bne.n	8014a02 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149de:	f043 0304 	orr.w	r3, r3, #4
 80149e2:	b2da      	uxtb	r2, r3
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80149ea:	2103      	movs	r1, #3
 80149ec:	6878      	ldr	r0, [r7, #4]
 80149ee:	f7ff ff6b 	bl	80148c8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	69db      	ldr	r3, [r3, #28]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d003      	beq.n	8014a02 <netif_set_link_up+0x56>
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	69db      	ldr	r3, [r3, #28]
 80149fe:	6878      	ldr	r0, [r7, #4]
 8014a00:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014a02:	3708      	adds	r7, #8
 8014a04:	46bd      	mov	sp, r7
 8014a06:	bd80      	pop	{r7, pc}
 8014a08:	0801fc70 	.word	0x0801fc70
 8014a0c:	0801fe58 	.word	0x0801fe58
 8014a10:	0801fcc0 	.word	0x0801fcc0

08014a14 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8014a14:	b580      	push	{r7, lr}
 8014a16:	b082      	sub	sp, #8
 8014a18:	af00      	add	r7, sp, #0
 8014a1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d107      	bne.n	8014a32 <netif_set_link_down+0x1e>
 8014a22:	4b11      	ldr	r3, [pc, #68]	@ (8014a68 <netif_set_link_down+0x54>)
 8014a24:	f240 4206 	movw	r2, #1030	@ 0x406
 8014a28:	4910      	ldr	r1, [pc, #64]	@ (8014a6c <netif_set_link_down+0x58>)
 8014a2a:	4811      	ldr	r0, [pc, #68]	@ (8014a70 <netif_set_link_down+0x5c>)
 8014a2c:	f009 fba0 	bl	801e170 <iprintf>
 8014a30:	e017      	b.n	8014a62 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014a38:	f003 0304 	and.w	r3, r3, #4
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d010      	beq.n	8014a62 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014a46:	f023 0304 	bic.w	r3, r3, #4
 8014a4a:	b2da      	uxtb	r2, r3
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	69db      	ldr	r3, [r3, #28]
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d003      	beq.n	8014a62 <netif_set_link_down+0x4e>
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	69db      	ldr	r3, [r3, #28]
 8014a5e:	6878      	ldr	r0, [r7, #4]
 8014a60:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014a62:	3708      	adds	r7, #8
 8014a64:	46bd      	mov	sp, r7
 8014a66:	bd80      	pop	{r7, pc}
 8014a68:	0801fc70 	.word	0x0801fc70
 8014a6c:	0801fe7c 	.word	0x0801fe7c
 8014a70:	0801fcc0 	.word	0x0801fcc0

08014a74 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8014a74:	b480      	push	{r7}
 8014a76:	b083      	sub	sp, #12
 8014a78:	af00      	add	r7, sp, #0
 8014a7a:	6078      	str	r0, [r7, #4]
 8014a7c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d002      	beq.n	8014a8a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	683a      	ldr	r2, [r7, #0]
 8014a88:	61da      	str	r2, [r3, #28]
  }
}
 8014a8a:	bf00      	nop
 8014a8c:	370c      	adds	r7, #12
 8014a8e:	46bd      	mov	sp, r7
 8014a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a94:	4770      	bx	lr

08014a96 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8014a96:	b480      	push	{r7}
 8014a98:	b085      	sub	sp, #20
 8014a9a:	af00      	add	r7, sp, #0
 8014a9c:	60f8      	str	r0, [r7, #12]
 8014a9e:	60b9      	str	r1, [r7, #8]
 8014aa0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8014aa2:	f06f 030b 	mvn.w	r3, #11
}
 8014aa6:	4618      	mov	r0, r3
 8014aa8:	3714      	adds	r7, #20
 8014aaa:	46bd      	mov	sp, r7
 8014aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ab0:	4770      	bx	lr
	...

08014ab4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8014ab4:	b480      	push	{r7}
 8014ab6:	b085      	sub	sp, #20
 8014ab8:	af00      	add	r7, sp, #0
 8014aba:	4603      	mov	r3, r0
 8014abc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8014abe:	79fb      	ldrb	r3, [r7, #7]
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d013      	beq.n	8014aec <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8014ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8014afc <netif_get_by_index+0x48>)
 8014ac6:	681b      	ldr	r3, [r3, #0]
 8014ac8:	60fb      	str	r3, [r7, #12]
 8014aca:	e00c      	b.n	8014ae6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014ad2:	3301      	adds	r3, #1
 8014ad4:	b2db      	uxtb	r3, r3
 8014ad6:	79fa      	ldrb	r2, [r7, #7]
 8014ad8:	429a      	cmp	r2, r3
 8014ada:	d101      	bne.n	8014ae0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8014adc:	68fb      	ldr	r3, [r7, #12]
 8014ade:	e006      	b.n	8014aee <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	681b      	ldr	r3, [r3, #0]
 8014ae4:	60fb      	str	r3, [r7, #12]
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d1ef      	bne.n	8014acc <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8014aec:	2300      	movs	r3, #0
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	3714      	adds	r7, #20
 8014af2:	46bd      	mov	sp, r7
 8014af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014af8:	4770      	bx	lr
 8014afa:	bf00      	nop
 8014afc:	20012b00 	.word	0x20012b00

08014b00 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8014b00:	b580      	push	{r7, lr}
 8014b02:	b082      	sub	sp, #8
 8014b04:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8014b06:	f009 fa15 	bl	801df34 <sys_arch_protect>
 8014b0a:	6038      	str	r0, [r7, #0]
 8014b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8014b44 <pbuf_free_ooseq+0x44>)
 8014b0e:	2200      	movs	r2, #0
 8014b10:	701a      	strb	r2, [r3, #0]
 8014b12:	6838      	ldr	r0, [r7, #0]
 8014b14:	f009 fa1c 	bl	801df50 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014b18:	4b0b      	ldr	r3, [pc, #44]	@ (8014b48 <pbuf_free_ooseq+0x48>)
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	607b      	str	r3, [r7, #4]
 8014b1e:	e00a      	b.n	8014b36 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d003      	beq.n	8014b30 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8014b28:	6878      	ldr	r0, [r7, #4]
 8014b2a:	f002 fa15 	bl	8016f58 <tcp_free_ooseq>
      return;
 8014b2e:	e005      	b.n	8014b3c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	68db      	ldr	r3, [r3, #12]
 8014b34:	607b      	str	r3, [r7, #4]
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d1f1      	bne.n	8014b20 <pbuf_free_ooseq+0x20>
    }
  }
}
 8014b3c:	3708      	adds	r7, #8
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	bd80      	pop	{r7, pc}
 8014b42:	bf00      	nop
 8014b44:	20012b09 	.word	0x20012b09
 8014b48:	20012b18 	.word	0x20012b18

08014b4c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8014b4c:	b580      	push	{r7, lr}
 8014b4e:	b082      	sub	sp, #8
 8014b50:	af00      	add	r7, sp, #0
 8014b52:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8014b54:	f7ff ffd4 	bl	8014b00 <pbuf_free_ooseq>
}
 8014b58:	bf00      	nop
 8014b5a:	3708      	adds	r7, #8
 8014b5c:	46bd      	mov	sp, r7
 8014b5e:	bd80      	pop	{r7, pc}

08014b60 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8014b60:	b580      	push	{r7, lr}
 8014b62:	b082      	sub	sp, #8
 8014b64:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8014b66:	f009 f9e5 	bl	801df34 <sys_arch_protect>
 8014b6a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8014b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8014bac <pbuf_pool_is_empty+0x4c>)
 8014b6e:	781b      	ldrb	r3, [r3, #0]
 8014b70:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8014b72:	4b0e      	ldr	r3, [pc, #56]	@ (8014bac <pbuf_pool_is_empty+0x4c>)
 8014b74:	2201      	movs	r2, #1
 8014b76:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8014b78:	6878      	ldr	r0, [r7, #4]
 8014b7a:	f009 f9e9 	bl	801df50 <sys_arch_unprotect>

  if (!queued) {
 8014b7e:	78fb      	ldrb	r3, [r7, #3]
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d10f      	bne.n	8014ba4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8014b84:	2100      	movs	r1, #0
 8014b86:	480a      	ldr	r0, [pc, #40]	@ (8014bb0 <pbuf_pool_is_empty+0x50>)
 8014b88:	f7fe fea6 	bl	80138d8 <tcpip_try_callback>
 8014b8c:	4603      	mov	r3, r0
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d008      	beq.n	8014ba4 <pbuf_pool_is_empty+0x44>
 8014b92:	f009 f9cf 	bl	801df34 <sys_arch_protect>
 8014b96:	6078      	str	r0, [r7, #4]
 8014b98:	4b04      	ldr	r3, [pc, #16]	@ (8014bac <pbuf_pool_is_empty+0x4c>)
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	701a      	strb	r2, [r3, #0]
 8014b9e:	6878      	ldr	r0, [r7, #4]
 8014ba0:	f009 f9d6 	bl	801df50 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8014ba4:	bf00      	nop
 8014ba6:	3708      	adds	r7, #8
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	bd80      	pop	{r7, pc}
 8014bac:	20012b09 	.word	0x20012b09
 8014bb0:	08014b4d 	.word	0x08014b4d

08014bb4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8014bb4:	b480      	push	{r7}
 8014bb6:	b085      	sub	sp, #20
 8014bb8:	af00      	add	r7, sp, #0
 8014bba:	60f8      	str	r0, [r7, #12]
 8014bbc:	60b9      	str	r1, [r7, #8]
 8014bbe:	4611      	mov	r1, r2
 8014bc0:	461a      	mov	r2, r3
 8014bc2:	460b      	mov	r3, r1
 8014bc4:	80fb      	strh	r3, [r7, #6]
 8014bc6:	4613      	mov	r3, r2
 8014bc8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	2200      	movs	r2, #0
 8014bce:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	68ba      	ldr	r2, [r7, #8]
 8014bd4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	88fa      	ldrh	r2, [r7, #6]
 8014bda:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	88ba      	ldrh	r2, [r7, #4]
 8014be0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8014be2:	8b3b      	ldrh	r3, [r7, #24]
 8014be4:	b2da      	uxtb	r2, r3
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	7f3a      	ldrb	r2, [r7, #28]
 8014bee:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8014bf0:	68fb      	ldr	r3, [r7, #12]
 8014bf2:	2201      	movs	r2, #1
 8014bf4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014bf6:	68fb      	ldr	r3, [r7, #12]
 8014bf8:	2200      	movs	r2, #0
 8014bfa:	73da      	strb	r2, [r3, #15]
}
 8014bfc:	bf00      	nop
 8014bfe:	3714      	adds	r7, #20
 8014c00:	46bd      	mov	sp, r7
 8014c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c06:	4770      	bx	lr

08014c08 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b08c      	sub	sp, #48	@ 0x30
 8014c0c:	af02      	add	r7, sp, #8
 8014c0e:	4603      	mov	r3, r0
 8014c10:	71fb      	strb	r3, [r7, #7]
 8014c12:	460b      	mov	r3, r1
 8014c14:	80bb      	strh	r3, [r7, #4]
 8014c16:	4613      	mov	r3, r2
 8014c18:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8014c1a:	79fb      	ldrb	r3, [r7, #7]
 8014c1c:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8014c1e:	887b      	ldrh	r3, [r7, #2]
 8014c20:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014c24:	d07f      	beq.n	8014d26 <pbuf_alloc+0x11e>
 8014c26:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014c2a:	f300 80c8 	bgt.w	8014dbe <pbuf_alloc+0x1b6>
 8014c2e:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014c32:	d010      	beq.n	8014c56 <pbuf_alloc+0x4e>
 8014c34:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014c38:	f300 80c1 	bgt.w	8014dbe <pbuf_alloc+0x1b6>
 8014c3c:	2b01      	cmp	r3, #1
 8014c3e:	d002      	beq.n	8014c46 <pbuf_alloc+0x3e>
 8014c40:	2b41      	cmp	r3, #65	@ 0x41
 8014c42:	f040 80bc 	bne.w	8014dbe <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8014c46:	887a      	ldrh	r2, [r7, #2]
 8014c48:	88bb      	ldrh	r3, [r7, #4]
 8014c4a:	4619      	mov	r1, r3
 8014c4c:	2000      	movs	r0, #0
 8014c4e:	f000 f8d1 	bl	8014df4 <pbuf_alloc_reference>
 8014c52:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8014c54:	e0bd      	b.n	8014dd2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8014c56:	2300      	movs	r3, #0
 8014c58:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8014c5e:	88bb      	ldrh	r3, [r7, #4]
 8014c60:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8014c62:	200c      	movs	r0, #12
 8014c64:	f7ff fb9a 	bl	801439c <memp_malloc>
 8014c68:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8014c6a:	693b      	ldr	r3, [r7, #16]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d109      	bne.n	8014c84 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8014c70:	f7ff ff76 	bl	8014b60 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8014c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d002      	beq.n	8014c80 <pbuf_alloc+0x78>
            pbuf_free(p);
 8014c7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014c7c:	f000 faa8 	bl	80151d0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8014c80:	2300      	movs	r3, #0
 8014c82:	e0a7      	b.n	8014dd4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8014c84:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014c86:	3303      	adds	r3, #3
 8014c88:	b29b      	uxth	r3, r3
 8014c8a:	f023 0303 	bic.w	r3, r3, #3
 8014c8e:	b29b      	uxth	r3, r3
 8014c90:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8014c94:	b29b      	uxth	r3, r3
 8014c96:	8b7a      	ldrh	r2, [r7, #26]
 8014c98:	4293      	cmp	r3, r2
 8014c9a:	bf28      	it	cs
 8014c9c:	4613      	movcs	r3, r2
 8014c9e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8014ca0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014ca2:	3310      	adds	r3, #16
 8014ca4:	693a      	ldr	r2, [r7, #16]
 8014ca6:	4413      	add	r3, r2
 8014ca8:	3303      	adds	r3, #3
 8014caa:	f023 0303 	bic.w	r3, r3, #3
 8014cae:	4618      	mov	r0, r3
 8014cb0:	89f9      	ldrh	r1, [r7, #14]
 8014cb2:	8b7a      	ldrh	r2, [r7, #26]
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	9301      	str	r3, [sp, #4]
 8014cb8:	887b      	ldrh	r3, [r7, #2]
 8014cba:	9300      	str	r3, [sp, #0]
 8014cbc:	460b      	mov	r3, r1
 8014cbe:	4601      	mov	r1, r0
 8014cc0:	6938      	ldr	r0, [r7, #16]
 8014cc2:	f7ff ff77 	bl	8014bb4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	685b      	ldr	r3, [r3, #4]
 8014cca:	f003 0303 	and.w	r3, r3, #3
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d006      	beq.n	8014ce0 <pbuf_alloc+0xd8>
 8014cd2:	4b42      	ldr	r3, [pc, #264]	@ (8014ddc <pbuf_alloc+0x1d4>)
 8014cd4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014cd8:	4941      	ldr	r1, [pc, #260]	@ (8014de0 <pbuf_alloc+0x1d8>)
 8014cda:	4842      	ldr	r0, [pc, #264]	@ (8014de4 <pbuf_alloc+0x1dc>)
 8014cdc:	f009 fa48 	bl	801e170 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8014ce0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014ce2:	3303      	adds	r3, #3
 8014ce4:	f023 0303 	bic.w	r3, r3, #3
 8014ce8:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8014cec:	d106      	bne.n	8014cfc <pbuf_alloc+0xf4>
 8014cee:	4b3b      	ldr	r3, [pc, #236]	@ (8014ddc <pbuf_alloc+0x1d4>)
 8014cf0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8014cf4:	493c      	ldr	r1, [pc, #240]	@ (8014de8 <pbuf_alloc+0x1e0>)
 8014cf6:	483b      	ldr	r0, [pc, #236]	@ (8014de4 <pbuf_alloc+0x1dc>)
 8014cf8:	f009 fa3a 	bl	801e170 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8014cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d102      	bne.n	8014d08 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8014d02:	693b      	ldr	r3, [r7, #16]
 8014d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8014d06:	e002      	b.n	8014d0e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8014d08:	69fb      	ldr	r3, [r7, #28]
 8014d0a:	693a      	ldr	r2, [r7, #16]
 8014d0c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8014d0e:	693b      	ldr	r3, [r7, #16]
 8014d10:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8014d12:	8b7a      	ldrh	r2, [r7, #26]
 8014d14:	89fb      	ldrh	r3, [r7, #14]
 8014d16:	1ad3      	subs	r3, r2, r3
 8014d18:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8014d1e:	8b7b      	ldrh	r3, [r7, #26]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d19e      	bne.n	8014c62 <pbuf_alloc+0x5a>
      break;
 8014d24:	e055      	b.n	8014dd2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8014d26:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d28:	3303      	adds	r3, #3
 8014d2a:	b29b      	uxth	r3, r3
 8014d2c:	f023 0303 	bic.w	r3, r3, #3
 8014d30:	b29a      	uxth	r2, r3
 8014d32:	88bb      	ldrh	r3, [r7, #4]
 8014d34:	3303      	adds	r3, #3
 8014d36:	b29b      	uxth	r3, r3
 8014d38:	f023 0303 	bic.w	r3, r3, #3
 8014d3c:	b29b      	uxth	r3, r3
 8014d3e:	4413      	add	r3, r2
 8014d40:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8014d42:	8b3b      	ldrh	r3, [r7, #24]
 8014d44:	3310      	adds	r3, #16
 8014d46:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014d48:	8b3a      	ldrh	r2, [r7, #24]
 8014d4a:	88bb      	ldrh	r3, [r7, #4]
 8014d4c:	3303      	adds	r3, #3
 8014d4e:	f023 0303 	bic.w	r3, r3, #3
 8014d52:	429a      	cmp	r2, r3
 8014d54:	d306      	bcc.n	8014d64 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8014d56:	8afa      	ldrh	r2, [r7, #22]
 8014d58:	88bb      	ldrh	r3, [r7, #4]
 8014d5a:	3303      	adds	r3, #3
 8014d5c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014d60:	429a      	cmp	r2, r3
 8014d62:	d201      	bcs.n	8014d68 <pbuf_alloc+0x160>
        return NULL;
 8014d64:	2300      	movs	r3, #0
 8014d66:	e035      	b.n	8014dd4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8014d68:	8afb      	ldrh	r3, [r7, #22]
 8014d6a:	4618      	mov	r0, r3
 8014d6c:	f7ff f972 	bl	8014054 <mem_malloc>
 8014d70:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8014d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	d101      	bne.n	8014d7c <pbuf_alloc+0x174>
        return NULL;
 8014d78:	2300      	movs	r3, #0
 8014d7a:	e02b      	b.n	8014dd4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8014d7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d7e:	3310      	adds	r3, #16
 8014d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014d82:	4413      	add	r3, r2
 8014d84:	3303      	adds	r3, #3
 8014d86:	f023 0303 	bic.w	r3, r3, #3
 8014d8a:	4618      	mov	r0, r3
 8014d8c:	88b9      	ldrh	r1, [r7, #4]
 8014d8e:	88ba      	ldrh	r2, [r7, #4]
 8014d90:	2300      	movs	r3, #0
 8014d92:	9301      	str	r3, [sp, #4]
 8014d94:	887b      	ldrh	r3, [r7, #2]
 8014d96:	9300      	str	r3, [sp, #0]
 8014d98:	460b      	mov	r3, r1
 8014d9a:	4601      	mov	r1, r0
 8014d9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014d9e:	f7ff ff09 	bl	8014bb4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8014da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014da4:	685b      	ldr	r3, [r3, #4]
 8014da6:	f003 0303 	and.w	r3, r3, #3
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d010      	beq.n	8014dd0 <pbuf_alloc+0x1c8>
 8014dae:	4b0b      	ldr	r3, [pc, #44]	@ (8014ddc <pbuf_alloc+0x1d4>)
 8014db0:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8014db4:	490d      	ldr	r1, [pc, #52]	@ (8014dec <pbuf_alloc+0x1e4>)
 8014db6:	480b      	ldr	r0, [pc, #44]	@ (8014de4 <pbuf_alloc+0x1dc>)
 8014db8:	f009 f9da 	bl	801e170 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8014dbc:	e008      	b.n	8014dd0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8014dbe:	4b07      	ldr	r3, [pc, #28]	@ (8014ddc <pbuf_alloc+0x1d4>)
 8014dc0:	f240 1227 	movw	r2, #295	@ 0x127
 8014dc4:	490a      	ldr	r1, [pc, #40]	@ (8014df0 <pbuf_alloc+0x1e8>)
 8014dc6:	4807      	ldr	r0, [pc, #28]	@ (8014de4 <pbuf_alloc+0x1dc>)
 8014dc8:	f009 f9d2 	bl	801e170 <iprintf>
      return NULL;
 8014dcc:	2300      	movs	r3, #0
 8014dce:	e001      	b.n	8014dd4 <pbuf_alloc+0x1cc>
      break;
 8014dd0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8014dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	3728      	adds	r7, #40	@ 0x28
 8014dd8:	46bd      	mov	sp, r7
 8014dda:	bd80      	pop	{r7, pc}
 8014ddc:	0801fea0 	.word	0x0801fea0
 8014de0:	0801fed0 	.word	0x0801fed0
 8014de4:	0801ff00 	.word	0x0801ff00
 8014de8:	0801ff28 	.word	0x0801ff28
 8014dec:	0801ff5c 	.word	0x0801ff5c
 8014df0:	0801ff88 	.word	0x0801ff88

08014df4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	b086      	sub	sp, #24
 8014df8:	af02      	add	r7, sp, #8
 8014dfa:	6078      	str	r0, [r7, #4]
 8014dfc:	460b      	mov	r3, r1
 8014dfe:	807b      	strh	r3, [r7, #2]
 8014e00:	4613      	mov	r3, r2
 8014e02:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014e04:	883b      	ldrh	r3, [r7, #0]
 8014e06:	2b41      	cmp	r3, #65	@ 0x41
 8014e08:	d009      	beq.n	8014e1e <pbuf_alloc_reference+0x2a>
 8014e0a:	883b      	ldrh	r3, [r7, #0]
 8014e0c:	2b01      	cmp	r3, #1
 8014e0e:	d006      	beq.n	8014e1e <pbuf_alloc_reference+0x2a>
 8014e10:	4b0f      	ldr	r3, [pc, #60]	@ (8014e50 <pbuf_alloc_reference+0x5c>)
 8014e12:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8014e16:	490f      	ldr	r1, [pc, #60]	@ (8014e54 <pbuf_alloc_reference+0x60>)
 8014e18:	480f      	ldr	r0, [pc, #60]	@ (8014e58 <pbuf_alloc_reference+0x64>)
 8014e1a:	f009 f9a9 	bl	801e170 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8014e1e:	200b      	movs	r0, #11
 8014e20:	f7ff fabc 	bl	801439c <memp_malloc>
 8014e24:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d101      	bne.n	8014e30 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	e00b      	b.n	8014e48 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8014e30:	8879      	ldrh	r1, [r7, #2]
 8014e32:	887a      	ldrh	r2, [r7, #2]
 8014e34:	2300      	movs	r3, #0
 8014e36:	9301      	str	r3, [sp, #4]
 8014e38:	883b      	ldrh	r3, [r7, #0]
 8014e3a:	9300      	str	r3, [sp, #0]
 8014e3c:	460b      	mov	r3, r1
 8014e3e:	6879      	ldr	r1, [r7, #4]
 8014e40:	68f8      	ldr	r0, [r7, #12]
 8014e42:	f7ff feb7 	bl	8014bb4 <pbuf_init_alloced_pbuf>
  return p;
 8014e46:	68fb      	ldr	r3, [r7, #12]
}
 8014e48:	4618      	mov	r0, r3
 8014e4a:	3710      	adds	r7, #16
 8014e4c:	46bd      	mov	sp, r7
 8014e4e:	bd80      	pop	{r7, pc}
 8014e50:	0801fea0 	.word	0x0801fea0
 8014e54:	0801ffa4 	.word	0x0801ffa4
 8014e58:	0801ff00 	.word	0x0801ff00

08014e5c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8014e5c:	b580      	push	{r7, lr}
 8014e5e:	b088      	sub	sp, #32
 8014e60:	af02      	add	r7, sp, #8
 8014e62:	607b      	str	r3, [r7, #4]
 8014e64:	4603      	mov	r3, r0
 8014e66:	73fb      	strb	r3, [r7, #15]
 8014e68:	460b      	mov	r3, r1
 8014e6a:	81bb      	strh	r3, [r7, #12]
 8014e6c:	4613      	mov	r3, r2
 8014e6e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8014e70:	7bfb      	ldrb	r3, [r7, #15]
 8014e72:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8014e74:	8a7b      	ldrh	r3, [r7, #18]
 8014e76:	3303      	adds	r3, #3
 8014e78:	f023 0203 	bic.w	r2, r3, #3
 8014e7c:	89bb      	ldrh	r3, [r7, #12]
 8014e7e:	441a      	add	r2, r3
 8014e80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e82:	429a      	cmp	r2, r3
 8014e84:	d901      	bls.n	8014e8a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8014e86:	2300      	movs	r3, #0
 8014e88:	e018      	b.n	8014ebc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8014e8a:	6a3b      	ldr	r3, [r7, #32]
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d007      	beq.n	8014ea0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8014e90:	8a7b      	ldrh	r3, [r7, #18]
 8014e92:	3303      	adds	r3, #3
 8014e94:	f023 0303 	bic.w	r3, r3, #3
 8014e98:	6a3a      	ldr	r2, [r7, #32]
 8014e9a:	4413      	add	r3, r2
 8014e9c:	617b      	str	r3, [r7, #20]
 8014e9e:	e001      	b.n	8014ea4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8014ea0:	2300      	movs	r3, #0
 8014ea2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8014ea4:	6878      	ldr	r0, [r7, #4]
 8014ea6:	89b9      	ldrh	r1, [r7, #12]
 8014ea8:	89ba      	ldrh	r2, [r7, #12]
 8014eaa:	2302      	movs	r3, #2
 8014eac:	9301      	str	r3, [sp, #4]
 8014eae:	897b      	ldrh	r3, [r7, #10]
 8014eb0:	9300      	str	r3, [sp, #0]
 8014eb2:	460b      	mov	r3, r1
 8014eb4:	6979      	ldr	r1, [r7, #20]
 8014eb6:	f7ff fe7d 	bl	8014bb4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8014eba:	687b      	ldr	r3, [r7, #4]
}
 8014ebc:	4618      	mov	r0, r3
 8014ebe:	3718      	adds	r7, #24
 8014ec0:	46bd      	mov	sp, r7
 8014ec2:	bd80      	pop	{r7, pc}

08014ec4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b084      	sub	sp, #16
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
 8014ecc:	460b      	mov	r3, r1
 8014ece:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d106      	bne.n	8014ee4 <pbuf_realloc+0x20>
 8014ed6:	4b3a      	ldr	r3, [pc, #232]	@ (8014fc0 <pbuf_realloc+0xfc>)
 8014ed8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8014edc:	4939      	ldr	r1, [pc, #228]	@ (8014fc4 <pbuf_realloc+0x100>)
 8014ede:	483a      	ldr	r0, [pc, #232]	@ (8014fc8 <pbuf_realloc+0x104>)
 8014ee0:	f009 f946 	bl	801e170 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	891b      	ldrh	r3, [r3, #8]
 8014ee8:	887a      	ldrh	r2, [r7, #2]
 8014eea:	429a      	cmp	r2, r3
 8014eec:	d263      	bcs.n	8014fb6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	891a      	ldrh	r2, [r3, #8]
 8014ef2:	887b      	ldrh	r3, [r7, #2]
 8014ef4:	1ad3      	subs	r3, r2, r3
 8014ef6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014ef8:	887b      	ldrh	r3, [r7, #2]
 8014efa:	817b      	strh	r3, [r7, #10]
  q = p;
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8014f00:	e018      	b.n	8014f34 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	895b      	ldrh	r3, [r3, #10]
 8014f06:	897a      	ldrh	r2, [r7, #10]
 8014f08:	1ad3      	subs	r3, r2, r3
 8014f0a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	891a      	ldrh	r2, [r3, #8]
 8014f10:	893b      	ldrh	r3, [r7, #8]
 8014f12:	1ad3      	subs	r3, r2, r3
 8014f14:	b29a      	uxth	r2, r3
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8014f1a:	68fb      	ldr	r3, [r7, #12]
 8014f1c:	681b      	ldr	r3, [r3, #0]
 8014f1e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d106      	bne.n	8014f34 <pbuf_realloc+0x70>
 8014f26:	4b26      	ldr	r3, [pc, #152]	@ (8014fc0 <pbuf_realloc+0xfc>)
 8014f28:	f240 12af 	movw	r2, #431	@ 0x1af
 8014f2c:	4927      	ldr	r1, [pc, #156]	@ (8014fcc <pbuf_realloc+0x108>)
 8014f2e:	4826      	ldr	r0, [pc, #152]	@ (8014fc8 <pbuf_realloc+0x104>)
 8014f30:	f009 f91e 	bl	801e170 <iprintf>
  while (rem_len > q->len) {
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	895b      	ldrh	r3, [r3, #10]
 8014f38:	897a      	ldrh	r2, [r7, #10]
 8014f3a:	429a      	cmp	r2, r3
 8014f3c:	d8e1      	bhi.n	8014f02 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	7b1b      	ldrb	r3, [r3, #12]
 8014f42:	f003 030f 	and.w	r3, r3, #15
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d121      	bne.n	8014f8e <pbuf_realloc+0xca>
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	895b      	ldrh	r3, [r3, #10]
 8014f4e:	897a      	ldrh	r2, [r7, #10]
 8014f50:	429a      	cmp	r2, r3
 8014f52:	d01c      	beq.n	8014f8e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	7b5b      	ldrb	r3, [r3, #13]
 8014f58:	f003 0302 	and.w	r3, r3, #2
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	d116      	bne.n	8014f8e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8014f60:	68fb      	ldr	r3, [r7, #12]
 8014f62:	685a      	ldr	r2, [r3, #4]
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	1ad3      	subs	r3, r2, r3
 8014f68:	b29a      	uxth	r2, r3
 8014f6a:	897b      	ldrh	r3, [r7, #10]
 8014f6c:	4413      	add	r3, r2
 8014f6e:	b29b      	uxth	r3, r3
 8014f70:	4619      	mov	r1, r3
 8014f72:	68f8      	ldr	r0, [r7, #12]
 8014f74:	f7fe ff64 	bl	8013e40 <mem_trim>
 8014f78:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d106      	bne.n	8014f8e <pbuf_realloc+0xca>
 8014f80:	4b0f      	ldr	r3, [pc, #60]	@ (8014fc0 <pbuf_realloc+0xfc>)
 8014f82:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8014f86:	4912      	ldr	r1, [pc, #72]	@ (8014fd0 <pbuf_realloc+0x10c>)
 8014f88:	480f      	ldr	r0, [pc, #60]	@ (8014fc8 <pbuf_realloc+0x104>)
 8014f8a:	f009 f8f1 	bl	801e170 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	897a      	ldrh	r2, [r7, #10]
 8014f92:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	895a      	ldrh	r2, [r3, #10]
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d004      	beq.n	8014fae <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	4618      	mov	r0, r3
 8014faa:	f000 f911 	bl	80151d0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	2200      	movs	r2, #0
 8014fb2:	601a      	str	r2, [r3, #0]
 8014fb4:	e000      	b.n	8014fb8 <pbuf_realloc+0xf4>
    return;
 8014fb6:	bf00      	nop

}
 8014fb8:	3710      	adds	r7, #16
 8014fba:	46bd      	mov	sp, r7
 8014fbc:	bd80      	pop	{r7, pc}
 8014fbe:	bf00      	nop
 8014fc0:	0801fea0 	.word	0x0801fea0
 8014fc4:	0801ffb8 	.word	0x0801ffb8
 8014fc8:	0801ff00 	.word	0x0801ff00
 8014fcc:	0801ffd0 	.word	0x0801ffd0
 8014fd0:	0801ffe8 	.word	0x0801ffe8

08014fd4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8014fd4:	b580      	push	{r7, lr}
 8014fd6:	b086      	sub	sp, #24
 8014fd8:	af00      	add	r7, sp, #0
 8014fda:	60f8      	str	r0, [r7, #12]
 8014fdc:	60b9      	str	r1, [r7, #8]
 8014fde:	4613      	mov	r3, r2
 8014fe0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d106      	bne.n	8014ff6 <pbuf_add_header_impl+0x22>
 8014fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8015098 <pbuf_add_header_impl+0xc4>)
 8014fea:	f240 12df 	movw	r2, #479	@ 0x1df
 8014fee:	492b      	ldr	r1, [pc, #172]	@ (801509c <pbuf_add_header_impl+0xc8>)
 8014ff0:	482b      	ldr	r0, [pc, #172]	@ (80150a0 <pbuf_add_header_impl+0xcc>)
 8014ff2:	f009 f8bd 	bl	801e170 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d003      	beq.n	8015004 <pbuf_add_header_impl+0x30>
 8014ffc:	68bb      	ldr	r3, [r7, #8]
 8014ffe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015002:	d301      	bcc.n	8015008 <pbuf_add_header_impl+0x34>
    return 1;
 8015004:	2301      	movs	r3, #1
 8015006:	e043      	b.n	8015090 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8015008:	68bb      	ldr	r3, [r7, #8]
 801500a:	2b00      	cmp	r3, #0
 801500c:	d101      	bne.n	8015012 <pbuf_add_header_impl+0x3e>
    return 0;
 801500e:	2300      	movs	r3, #0
 8015010:	e03e      	b.n	8015090 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8015012:	68bb      	ldr	r3, [r7, #8]
 8015014:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	891a      	ldrh	r2, [r3, #8]
 801501a:	8a7b      	ldrh	r3, [r7, #18]
 801501c:	4413      	add	r3, r2
 801501e:	b29b      	uxth	r3, r3
 8015020:	8a7a      	ldrh	r2, [r7, #18]
 8015022:	429a      	cmp	r2, r3
 8015024:	d901      	bls.n	801502a <pbuf_add_header_impl+0x56>
    return 1;
 8015026:	2301      	movs	r3, #1
 8015028:	e032      	b.n	8015090 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	7b1b      	ldrb	r3, [r3, #12]
 801502e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8015030:	8a3b      	ldrh	r3, [r7, #16]
 8015032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015036:	2b00      	cmp	r3, #0
 8015038:	d00c      	beq.n	8015054 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801503a:	68fb      	ldr	r3, [r7, #12]
 801503c:	685a      	ldr	r2, [r3, #4]
 801503e:	68bb      	ldr	r3, [r7, #8]
 8015040:	425b      	negs	r3, r3
 8015042:	4413      	add	r3, r2
 8015044:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8015046:	68fb      	ldr	r3, [r7, #12]
 8015048:	3310      	adds	r3, #16
 801504a:	697a      	ldr	r2, [r7, #20]
 801504c:	429a      	cmp	r2, r3
 801504e:	d20d      	bcs.n	801506c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8015050:	2301      	movs	r3, #1
 8015052:	e01d      	b.n	8015090 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8015054:	79fb      	ldrb	r3, [r7, #7]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d006      	beq.n	8015068 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	685a      	ldr	r2, [r3, #4]
 801505e:	68bb      	ldr	r3, [r7, #8]
 8015060:	425b      	negs	r3, r3
 8015062:	4413      	add	r3, r2
 8015064:	617b      	str	r3, [r7, #20]
 8015066:	e001      	b.n	801506c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8015068:	2301      	movs	r3, #1
 801506a:	e011      	b.n	8015090 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	697a      	ldr	r2, [r7, #20]
 8015070:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	895a      	ldrh	r2, [r3, #10]
 8015076:	8a7b      	ldrh	r3, [r7, #18]
 8015078:	4413      	add	r3, r2
 801507a:	b29a      	uxth	r2, r3
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	891a      	ldrh	r2, [r3, #8]
 8015084:	8a7b      	ldrh	r3, [r7, #18]
 8015086:	4413      	add	r3, r2
 8015088:	b29a      	uxth	r2, r3
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	811a      	strh	r2, [r3, #8]


  return 0;
 801508e:	2300      	movs	r3, #0
}
 8015090:	4618      	mov	r0, r3
 8015092:	3718      	adds	r7, #24
 8015094:	46bd      	mov	sp, r7
 8015096:	bd80      	pop	{r7, pc}
 8015098:	0801fea0 	.word	0x0801fea0
 801509c:	08020004 	.word	0x08020004
 80150a0:	0801ff00 	.word	0x0801ff00

080150a4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	b082      	sub	sp, #8
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	6078      	str	r0, [r7, #4]
 80150ac:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80150ae:	2200      	movs	r2, #0
 80150b0:	6839      	ldr	r1, [r7, #0]
 80150b2:	6878      	ldr	r0, [r7, #4]
 80150b4:	f7ff ff8e 	bl	8014fd4 <pbuf_add_header_impl>
 80150b8:	4603      	mov	r3, r0
}
 80150ba:	4618      	mov	r0, r3
 80150bc:	3708      	adds	r7, #8
 80150be:	46bd      	mov	sp, r7
 80150c0:	bd80      	pop	{r7, pc}
	...

080150c4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80150c4:	b580      	push	{r7, lr}
 80150c6:	b084      	sub	sp, #16
 80150c8:	af00      	add	r7, sp, #0
 80150ca:	6078      	str	r0, [r7, #4]
 80150cc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d106      	bne.n	80150e2 <pbuf_remove_header+0x1e>
 80150d4:	4b20      	ldr	r3, [pc, #128]	@ (8015158 <pbuf_remove_header+0x94>)
 80150d6:	f240 224b 	movw	r2, #587	@ 0x24b
 80150da:	4920      	ldr	r1, [pc, #128]	@ (801515c <pbuf_remove_header+0x98>)
 80150dc:	4820      	ldr	r0, [pc, #128]	@ (8015160 <pbuf_remove_header+0x9c>)
 80150de:	f009 f847 	bl	801e170 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	d003      	beq.n	80150f0 <pbuf_remove_header+0x2c>
 80150e8:	683b      	ldr	r3, [r7, #0]
 80150ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80150ee:	d301      	bcc.n	80150f4 <pbuf_remove_header+0x30>
    return 1;
 80150f0:	2301      	movs	r3, #1
 80150f2:	e02c      	b.n	801514e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80150f4:	683b      	ldr	r3, [r7, #0]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d101      	bne.n	80150fe <pbuf_remove_header+0x3a>
    return 0;
 80150fa:	2300      	movs	r3, #0
 80150fc:	e027      	b.n	801514e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80150fe:	683b      	ldr	r3, [r7, #0]
 8015100:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	895b      	ldrh	r3, [r3, #10]
 8015106:	89fa      	ldrh	r2, [r7, #14]
 8015108:	429a      	cmp	r2, r3
 801510a:	d908      	bls.n	801511e <pbuf_remove_header+0x5a>
 801510c:	4b12      	ldr	r3, [pc, #72]	@ (8015158 <pbuf_remove_header+0x94>)
 801510e:	f240 2255 	movw	r2, #597	@ 0x255
 8015112:	4914      	ldr	r1, [pc, #80]	@ (8015164 <pbuf_remove_header+0xa0>)
 8015114:	4812      	ldr	r0, [pc, #72]	@ (8015160 <pbuf_remove_header+0x9c>)
 8015116:	f009 f82b 	bl	801e170 <iprintf>
 801511a:	2301      	movs	r3, #1
 801511c:	e017      	b.n	801514e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	685b      	ldr	r3, [r3, #4]
 8015122:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	685a      	ldr	r2, [r3, #4]
 8015128:	683b      	ldr	r3, [r7, #0]
 801512a:	441a      	add	r2, r3
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	895a      	ldrh	r2, [r3, #10]
 8015134:	89fb      	ldrh	r3, [r7, #14]
 8015136:	1ad3      	subs	r3, r2, r3
 8015138:	b29a      	uxth	r2, r3
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	891a      	ldrh	r2, [r3, #8]
 8015142:	89fb      	ldrh	r3, [r7, #14]
 8015144:	1ad3      	subs	r3, r2, r3
 8015146:	b29a      	uxth	r2, r3
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801514c:	2300      	movs	r3, #0
}
 801514e:	4618      	mov	r0, r3
 8015150:	3710      	adds	r7, #16
 8015152:	46bd      	mov	sp, r7
 8015154:	bd80      	pop	{r7, pc}
 8015156:	bf00      	nop
 8015158:	0801fea0 	.word	0x0801fea0
 801515c:	08020004 	.word	0x08020004
 8015160:	0801ff00 	.word	0x0801ff00
 8015164:	08020010 	.word	0x08020010

08015168 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8015168:	b580      	push	{r7, lr}
 801516a:	b082      	sub	sp, #8
 801516c:	af00      	add	r7, sp, #0
 801516e:	6078      	str	r0, [r7, #4]
 8015170:	460b      	mov	r3, r1
 8015172:	807b      	strh	r3, [r7, #2]
 8015174:	4613      	mov	r3, r2
 8015176:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8015178:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801517c:	2b00      	cmp	r3, #0
 801517e:	da08      	bge.n	8015192 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8015180:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015184:	425b      	negs	r3, r3
 8015186:	4619      	mov	r1, r3
 8015188:	6878      	ldr	r0, [r7, #4]
 801518a:	f7ff ff9b 	bl	80150c4 <pbuf_remove_header>
 801518e:	4603      	mov	r3, r0
 8015190:	e007      	b.n	80151a2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8015192:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015196:	787a      	ldrb	r2, [r7, #1]
 8015198:	4619      	mov	r1, r3
 801519a:	6878      	ldr	r0, [r7, #4]
 801519c:	f7ff ff1a 	bl	8014fd4 <pbuf_add_header_impl>
 80151a0:	4603      	mov	r3, r0
  }
}
 80151a2:	4618      	mov	r0, r3
 80151a4:	3708      	adds	r7, #8
 80151a6:	46bd      	mov	sp, r7
 80151a8:	bd80      	pop	{r7, pc}

080151aa <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80151aa:	b580      	push	{r7, lr}
 80151ac:	b082      	sub	sp, #8
 80151ae:	af00      	add	r7, sp, #0
 80151b0:	6078      	str	r0, [r7, #4]
 80151b2:	460b      	mov	r3, r1
 80151b4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80151b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80151ba:	2201      	movs	r2, #1
 80151bc:	4619      	mov	r1, r3
 80151be:	6878      	ldr	r0, [r7, #4]
 80151c0:	f7ff ffd2 	bl	8015168 <pbuf_header_impl>
 80151c4:	4603      	mov	r3, r0
}
 80151c6:	4618      	mov	r0, r3
 80151c8:	3708      	adds	r7, #8
 80151ca:	46bd      	mov	sp, r7
 80151cc:	bd80      	pop	{r7, pc}
	...

080151d0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80151d0:	b580      	push	{r7, lr}
 80151d2:	b088      	sub	sp, #32
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d10b      	bne.n	80151f6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d106      	bne.n	80151f2 <pbuf_free+0x22>
 80151e4:	4b3b      	ldr	r3, [pc, #236]	@ (80152d4 <pbuf_free+0x104>)
 80151e6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80151ea:	493b      	ldr	r1, [pc, #236]	@ (80152d8 <pbuf_free+0x108>)
 80151ec:	483b      	ldr	r0, [pc, #236]	@ (80152dc <pbuf_free+0x10c>)
 80151ee:	f008 ffbf 	bl	801e170 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80151f2:	2300      	movs	r3, #0
 80151f4:	e069      	b.n	80152ca <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80151f6:	2300      	movs	r3, #0
 80151f8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80151fa:	e062      	b.n	80152c2 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80151fc:	f008 fe9a 	bl	801df34 <sys_arch_protect>
 8015200:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	7b9b      	ldrb	r3, [r3, #14]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d106      	bne.n	8015218 <pbuf_free+0x48>
 801520a:	4b32      	ldr	r3, [pc, #200]	@ (80152d4 <pbuf_free+0x104>)
 801520c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8015210:	4933      	ldr	r1, [pc, #204]	@ (80152e0 <pbuf_free+0x110>)
 8015212:	4832      	ldr	r0, [pc, #200]	@ (80152dc <pbuf_free+0x10c>)
 8015214:	f008 ffac 	bl	801e170 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	7b9b      	ldrb	r3, [r3, #14]
 801521c:	3b01      	subs	r3, #1
 801521e:	b2da      	uxtb	r2, r3
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	739a      	strb	r2, [r3, #14]
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	7b9b      	ldrb	r3, [r3, #14]
 8015228:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801522a:	69b8      	ldr	r0, [r7, #24]
 801522c:	f008 fe90 	bl	801df50 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8015230:	7dfb      	ldrb	r3, [r7, #23]
 8015232:	2b00      	cmp	r3, #0
 8015234:	d143      	bne.n	80152be <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	7b1b      	ldrb	r3, [r3, #12]
 8015240:	f003 030f 	and.w	r3, r3, #15
 8015244:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	7b5b      	ldrb	r3, [r3, #13]
 801524a:	f003 0302 	and.w	r3, r3, #2
 801524e:	2b00      	cmp	r3, #0
 8015250:	d011      	beq.n	8015276 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8015256:	68bb      	ldr	r3, [r7, #8]
 8015258:	691b      	ldr	r3, [r3, #16]
 801525a:	2b00      	cmp	r3, #0
 801525c:	d106      	bne.n	801526c <pbuf_free+0x9c>
 801525e:	4b1d      	ldr	r3, [pc, #116]	@ (80152d4 <pbuf_free+0x104>)
 8015260:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8015264:	491f      	ldr	r1, [pc, #124]	@ (80152e4 <pbuf_free+0x114>)
 8015266:	481d      	ldr	r0, [pc, #116]	@ (80152dc <pbuf_free+0x10c>)
 8015268:	f008 ff82 	bl	801e170 <iprintf>
        pc->custom_free_function(p);
 801526c:	68bb      	ldr	r3, [r7, #8]
 801526e:	691b      	ldr	r3, [r3, #16]
 8015270:	6878      	ldr	r0, [r7, #4]
 8015272:	4798      	blx	r3
 8015274:	e01d      	b.n	80152b2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8015276:	7bfb      	ldrb	r3, [r7, #15]
 8015278:	2b02      	cmp	r3, #2
 801527a:	d104      	bne.n	8015286 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801527c:	6879      	ldr	r1, [r7, #4]
 801527e:	200c      	movs	r0, #12
 8015280:	f7ff f902 	bl	8014488 <memp_free>
 8015284:	e015      	b.n	80152b2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8015286:	7bfb      	ldrb	r3, [r7, #15]
 8015288:	2b01      	cmp	r3, #1
 801528a:	d104      	bne.n	8015296 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801528c:	6879      	ldr	r1, [r7, #4]
 801528e:	200b      	movs	r0, #11
 8015290:	f7ff f8fa 	bl	8014488 <memp_free>
 8015294:	e00d      	b.n	80152b2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8015296:	7bfb      	ldrb	r3, [r7, #15]
 8015298:	2b00      	cmp	r3, #0
 801529a:	d103      	bne.n	80152a4 <pbuf_free+0xd4>
          mem_free(p);
 801529c:	6878      	ldr	r0, [r7, #4]
 801529e:	f7fe fd3f 	bl	8013d20 <mem_free>
 80152a2:	e006      	b.n	80152b2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80152a4:	4b0b      	ldr	r3, [pc, #44]	@ (80152d4 <pbuf_free+0x104>)
 80152a6:	f240 320f 	movw	r2, #783	@ 0x30f
 80152aa:	490f      	ldr	r1, [pc, #60]	@ (80152e8 <pbuf_free+0x118>)
 80152ac:	480b      	ldr	r0, [pc, #44]	@ (80152dc <pbuf_free+0x10c>)
 80152ae:	f008 ff5f 	bl	801e170 <iprintf>
        }
      }
      count++;
 80152b2:	7ffb      	ldrb	r3, [r7, #31]
 80152b4:	3301      	adds	r3, #1
 80152b6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80152b8:	693b      	ldr	r3, [r7, #16]
 80152ba:	607b      	str	r3, [r7, #4]
 80152bc:	e001      	b.n	80152c2 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80152be:	2300      	movs	r3, #0
 80152c0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d199      	bne.n	80151fc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80152c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80152ca:	4618      	mov	r0, r3
 80152cc:	3720      	adds	r7, #32
 80152ce:	46bd      	mov	sp, r7
 80152d0:	bd80      	pop	{r7, pc}
 80152d2:	bf00      	nop
 80152d4:	0801fea0 	.word	0x0801fea0
 80152d8:	08020004 	.word	0x08020004
 80152dc:	0801ff00 	.word	0x0801ff00
 80152e0:	08020030 	.word	0x08020030
 80152e4:	08020048 	.word	0x08020048
 80152e8:	0802006c 	.word	0x0802006c

080152ec <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80152ec:	b480      	push	{r7}
 80152ee:	b085      	sub	sp, #20
 80152f0:	af00      	add	r7, sp, #0
 80152f2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80152f4:	2300      	movs	r3, #0
 80152f6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80152f8:	e005      	b.n	8015306 <pbuf_clen+0x1a>
    ++len;
 80152fa:	89fb      	ldrh	r3, [r7, #14]
 80152fc:	3301      	adds	r3, #1
 80152fe:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	681b      	ldr	r3, [r3, #0]
 8015304:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	2b00      	cmp	r3, #0
 801530a:	d1f6      	bne.n	80152fa <pbuf_clen+0xe>
  }
  return len;
 801530c:	89fb      	ldrh	r3, [r7, #14]
}
 801530e:	4618      	mov	r0, r3
 8015310:	3714      	adds	r7, #20
 8015312:	46bd      	mov	sp, r7
 8015314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015318:	4770      	bx	lr
	...

0801531c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801531c:	b580      	push	{r7, lr}
 801531e:	b084      	sub	sp, #16
 8015320:	af00      	add	r7, sp, #0
 8015322:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	2b00      	cmp	r3, #0
 8015328:	d016      	beq.n	8015358 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801532a:	f008 fe03 	bl	801df34 <sys_arch_protect>
 801532e:	60f8      	str	r0, [r7, #12]
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	7b9b      	ldrb	r3, [r3, #14]
 8015334:	3301      	adds	r3, #1
 8015336:	b2da      	uxtb	r2, r3
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	739a      	strb	r2, [r3, #14]
 801533c:	68f8      	ldr	r0, [r7, #12]
 801533e:	f008 fe07 	bl	801df50 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	7b9b      	ldrb	r3, [r3, #14]
 8015346:	2b00      	cmp	r3, #0
 8015348:	d106      	bne.n	8015358 <pbuf_ref+0x3c>
 801534a:	4b05      	ldr	r3, [pc, #20]	@ (8015360 <pbuf_ref+0x44>)
 801534c:	f240 3242 	movw	r2, #834	@ 0x342
 8015350:	4904      	ldr	r1, [pc, #16]	@ (8015364 <pbuf_ref+0x48>)
 8015352:	4805      	ldr	r0, [pc, #20]	@ (8015368 <pbuf_ref+0x4c>)
 8015354:	f008 ff0c 	bl	801e170 <iprintf>
  }
}
 8015358:	bf00      	nop
 801535a:	3710      	adds	r7, #16
 801535c:	46bd      	mov	sp, r7
 801535e:	bd80      	pop	{r7, pc}
 8015360:	0801fea0 	.word	0x0801fea0
 8015364:	08020080 	.word	0x08020080
 8015368:	0801ff00 	.word	0x0801ff00

0801536c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801536c:	b580      	push	{r7, lr}
 801536e:	b084      	sub	sp, #16
 8015370:	af00      	add	r7, sp, #0
 8015372:	6078      	str	r0, [r7, #4]
 8015374:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d002      	beq.n	8015382 <pbuf_cat+0x16>
 801537c:	683b      	ldr	r3, [r7, #0]
 801537e:	2b00      	cmp	r3, #0
 8015380:	d107      	bne.n	8015392 <pbuf_cat+0x26>
 8015382:	4b20      	ldr	r3, [pc, #128]	@ (8015404 <pbuf_cat+0x98>)
 8015384:	f240 3259 	movw	r2, #857	@ 0x359
 8015388:	491f      	ldr	r1, [pc, #124]	@ (8015408 <pbuf_cat+0x9c>)
 801538a:	4820      	ldr	r0, [pc, #128]	@ (801540c <pbuf_cat+0xa0>)
 801538c:	f008 fef0 	bl	801e170 <iprintf>
 8015390:	e034      	b.n	80153fc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	60fb      	str	r3, [r7, #12]
 8015396:	e00a      	b.n	80153ae <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8015398:	68fb      	ldr	r3, [r7, #12]
 801539a:	891a      	ldrh	r2, [r3, #8]
 801539c:	683b      	ldr	r3, [r7, #0]
 801539e:	891b      	ldrh	r3, [r3, #8]
 80153a0:	4413      	add	r3, r2
 80153a2:	b29a      	uxth	r2, r3
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80153a8:	68fb      	ldr	r3, [r7, #12]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	60fb      	str	r3, [r7, #12]
 80153ae:	68fb      	ldr	r3, [r7, #12]
 80153b0:	681b      	ldr	r3, [r3, #0]
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d1f0      	bne.n	8015398 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	891a      	ldrh	r2, [r3, #8]
 80153ba:	68fb      	ldr	r3, [r7, #12]
 80153bc:	895b      	ldrh	r3, [r3, #10]
 80153be:	429a      	cmp	r2, r3
 80153c0:	d006      	beq.n	80153d0 <pbuf_cat+0x64>
 80153c2:	4b10      	ldr	r3, [pc, #64]	@ (8015404 <pbuf_cat+0x98>)
 80153c4:	f240 3262 	movw	r2, #866	@ 0x362
 80153c8:	4911      	ldr	r1, [pc, #68]	@ (8015410 <pbuf_cat+0xa4>)
 80153ca:	4810      	ldr	r0, [pc, #64]	@ (801540c <pbuf_cat+0xa0>)
 80153cc:	f008 fed0 	bl	801e170 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d006      	beq.n	80153e6 <pbuf_cat+0x7a>
 80153d8:	4b0a      	ldr	r3, [pc, #40]	@ (8015404 <pbuf_cat+0x98>)
 80153da:	f240 3263 	movw	r2, #867	@ 0x363
 80153de:	490d      	ldr	r1, [pc, #52]	@ (8015414 <pbuf_cat+0xa8>)
 80153e0:	480a      	ldr	r0, [pc, #40]	@ (801540c <pbuf_cat+0xa0>)
 80153e2:	f008 fec5 	bl	801e170 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	891a      	ldrh	r2, [r3, #8]
 80153ea:	683b      	ldr	r3, [r7, #0]
 80153ec:	891b      	ldrh	r3, [r3, #8]
 80153ee:	4413      	add	r3, r2
 80153f0:	b29a      	uxth	r2, r3
 80153f2:	68fb      	ldr	r3, [r7, #12]
 80153f4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	683a      	ldr	r2, [r7, #0]
 80153fa:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80153fc:	3710      	adds	r7, #16
 80153fe:	46bd      	mov	sp, r7
 8015400:	bd80      	pop	{r7, pc}
 8015402:	bf00      	nop
 8015404:	0801fea0 	.word	0x0801fea0
 8015408:	08020094 	.word	0x08020094
 801540c:	0801ff00 	.word	0x0801ff00
 8015410:	080200cc 	.word	0x080200cc
 8015414:	080200fc 	.word	0x080200fc

08015418 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8015418:	b580      	push	{r7, lr}
 801541a:	b082      	sub	sp, #8
 801541c:	af00      	add	r7, sp, #0
 801541e:	6078      	str	r0, [r7, #4]
 8015420:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8015422:	6839      	ldr	r1, [r7, #0]
 8015424:	6878      	ldr	r0, [r7, #4]
 8015426:	f7ff ffa1 	bl	801536c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801542a:	6838      	ldr	r0, [r7, #0]
 801542c:	f7ff ff76 	bl	801531c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8015430:	bf00      	nop
 8015432:	3708      	adds	r7, #8
 8015434:	46bd      	mov	sp, r7
 8015436:	bd80      	pop	{r7, pc}

08015438 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8015438:	b580      	push	{r7, lr}
 801543a:	b086      	sub	sp, #24
 801543c:	af00      	add	r7, sp, #0
 801543e:	6078      	str	r0, [r7, #4]
 8015440:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8015442:	2300      	movs	r3, #0
 8015444:	617b      	str	r3, [r7, #20]
 8015446:	2300      	movs	r3, #0
 8015448:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	2b00      	cmp	r3, #0
 801544e:	d008      	beq.n	8015462 <pbuf_copy+0x2a>
 8015450:	683b      	ldr	r3, [r7, #0]
 8015452:	2b00      	cmp	r3, #0
 8015454:	d005      	beq.n	8015462 <pbuf_copy+0x2a>
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	891a      	ldrh	r2, [r3, #8]
 801545a:	683b      	ldr	r3, [r7, #0]
 801545c:	891b      	ldrh	r3, [r3, #8]
 801545e:	429a      	cmp	r2, r3
 8015460:	d209      	bcs.n	8015476 <pbuf_copy+0x3e>
 8015462:	4b57      	ldr	r3, [pc, #348]	@ (80155c0 <pbuf_copy+0x188>)
 8015464:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8015468:	4956      	ldr	r1, [pc, #344]	@ (80155c4 <pbuf_copy+0x18c>)
 801546a:	4857      	ldr	r0, [pc, #348]	@ (80155c8 <pbuf_copy+0x190>)
 801546c:	f008 fe80 	bl	801e170 <iprintf>
 8015470:	f06f 030f 	mvn.w	r3, #15
 8015474:	e09f      	b.n	80155b6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	895b      	ldrh	r3, [r3, #10]
 801547a:	461a      	mov	r2, r3
 801547c:	697b      	ldr	r3, [r7, #20]
 801547e:	1ad2      	subs	r2, r2, r3
 8015480:	683b      	ldr	r3, [r7, #0]
 8015482:	895b      	ldrh	r3, [r3, #10]
 8015484:	4619      	mov	r1, r3
 8015486:	693b      	ldr	r3, [r7, #16]
 8015488:	1acb      	subs	r3, r1, r3
 801548a:	429a      	cmp	r2, r3
 801548c:	d306      	bcc.n	801549c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801548e:	683b      	ldr	r3, [r7, #0]
 8015490:	895b      	ldrh	r3, [r3, #10]
 8015492:	461a      	mov	r2, r3
 8015494:	693b      	ldr	r3, [r7, #16]
 8015496:	1ad3      	subs	r3, r2, r3
 8015498:	60fb      	str	r3, [r7, #12]
 801549a:	e005      	b.n	80154a8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	895b      	ldrh	r3, [r3, #10]
 80154a0:	461a      	mov	r2, r3
 80154a2:	697b      	ldr	r3, [r7, #20]
 80154a4:	1ad3      	subs	r3, r2, r3
 80154a6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	685a      	ldr	r2, [r3, #4]
 80154ac:	697b      	ldr	r3, [r7, #20]
 80154ae:	18d0      	adds	r0, r2, r3
 80154b0:	683b      	ldr	r3, [r7, #0]
 80154b2:	685a      	ldr	r2, [r3, #4]
 80154b4:	693b      	ldr	r3, [r7, #16]
 80154b6:	4413      	add	r3, r2
 80154b8:	68fa      	ldr	r2, [r7, #12]
 80154ba:	4619      	mov	r1, r3
 80154bc:	f009 f983 	bl	801e7c6 <memcpy>
    offset_to += len;
 80154c0:	697a      	ldr	r2, [r7, #20]
 80154c2:	68fb      	ldr	r3, [r7, #12]
 80154c4:	4413      	add	r3, r2
 80154c6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80154c8:	693a      	ldr	r2, [r7, #16]
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	4413      	add	r3, r2
 80154ce:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	895b      	ldrh	r3, [r3, #10]
 80154d4:	461a      	mov	r2, r3
 80154d6:	697b      	ldr	r3, [r7, #20]
 80154d8:	4293      	cmp	r3, r2
 80154da:	d906      	bls.n	80154ea <pbuf_copy+0xb2>
 80154dc:	4b38      	ldr	r3, [pc, #224]	@ (80155c0 <pbuf_copy+0x188>)
 80154de:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80154e2:	493a      	ldr	r1, [pc, #232]	@ (80155cc <pbuf_copy+0x194>)
 80154e4:	4838      	ldr	r0, [pc, #224]	@ (80155c8 <pbuf_copy+0x190>)
 80154e6:	f008 fe43 	bl	801e170 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80154ea:	683b      	ldr	r3, [r7, #0]
 80154ec:	895b      	ldrh	r3, [r3, #10]
 80154ee:	461a      	mov	r2, r3
 80154f0:	693b      	ldr	r3, [r7, #16]
 80154f2:	4293      	cmp	r3, r2
 80154f4:	d906      	bls.n	8015504 <pbuf_copy+0xcc>
 80154f6:	4b32      	ldr	r3, [pc, #200]	@ (80155c0 <pbuf_copy+0x188>)
 80154f8:	f240 32da 	movw	r2, #986	@ 0x3da
 80154fc:	4934      	ldr	r1, [pc, #208]	@ (80155d0 <pbuf_copy+0x198>)
 80154fe:	4832      	ldr	r0, [pc, #200]	@ (80155c8 <pbuf_copy+0x190>)
 8015500:	f008 fe36 	bl	801e170 <iprintf>
    if (offset_from >= p_from->len) {
 8015504:	683b      	ldr	r3, [r7, #0]
 8015506:	895b      	ldrh	r3, [r3, #10]
 8015508:	461a      	mov	r2, r3
 801550a:	693b      	ldr	r3, [r7, #16]
 801550c:	4293      	cmp	r3, r2
 801550e:	d304      	bcc.n	801551a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8015510:	2300      	movs	r3, #0
 8015512:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8015514:	683b      	ldr	r3, [r7, #0]
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	895b      	ldrh	r3, [r3, #10]
 801551e:	461a      	mov	r2, r3
 8015520:	697b      	ldr	r3, [r7, #20]
 8015522:	4293      	cmp	r3, r2
 8015524:	d114      	bne.n	8015550 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8015526:	2300      	movs	r3, #0
 8015528:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	2b00      	cmp	r3, #0
 8015534:	d10c      	bne.n	8015550 <pbuf_copy+0x118>
 8015536:	683b      	ldr	r3, [r7, #0]
 8015538:	2b00      	cmp	r3, #0
 801553a:	d009      	beq.n	8015550 <pbuf_copy+0x118>
 801553c:	4b20      	ldr	r3, [pc, #128]	@ (80155c0 <pbuf_copy+0x188>)
 801553e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8015542:	4924      	ldr	r1, [pc, #144]	@ (80155d4 <pbuf_copy+0x19c>)
 8015544:	4820      	ldr	r0, [pc, #128]	@ (80155c8 <pbuf_copy+0x190>)
 8015546:	f008 fe13 	bl	801e170 <iprintf>
 801554a:	f06f 030f 	mvn.w	r3, #15
 801554e:	e032      	b.n	80155b6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8015550:	683b      	ldr	r3, [r7, #0]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d013      	beq.n	801557e <pbuf_copy+0x146>
 8015556:	683b      	ldr	r3, [r7, #0]
 8015558:	895a      	ldrh	r2, [r3, #10]
 801555a:	683b      	ldr	r3, [r7, #0]
 801555c:	891b      	ldrh	r3, [r3, #8]
 801555e:	429a      	cmp	r2, r3
 8015560:	d10d      	bne.n	801557e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015562:	683b      	ldr	r3, [r7, #0]
 8015564:	681b      	ldr	r3, [r3, #0]
 8015566:	2b00      	cmp	r3, #0
 8015568:	d009      	beq.n	801557e <pbuf_copy+0x146>
 801556a:	4b15      	ldr	r3, [pc, #84]	@ (80155c0 <pbuf_copy+0x188>)
 801556c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8015570:	4919      	ldr	r1, [pc, #100]	@ (80155d8 <pbuf_copy+0x1a0>)
 8015572:	4815      	ldr	r0, [pc, #84]	@ (80155c8 <pbuf_copy+0x190>)
 8015574:	f008 fdfc 	bl	801e170 <iprintf>
 8015578:	f06f 0305 	mvn.w	r3, #5
 801557c:	e01b      	b.n	80155b6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	2b00      	cmp	r3, #0
 8015582:	d013      	beq.n	80155ac <pbuf_copy+0x174>
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	895a      	ldrh	r2, [r3, #10]
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	891b      	ldrh	r3, [r3, #8]
 801558c:	429a      	cmp	r2, r3
 801558e:	d10d      	bne.n	80155ac <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	681b      	ldr	r3, [r3, #0]
 8015594:	2b00      	cmp	r3, #0
 8015596:	d009      	beq.n	80155ac <pbuf_copy+0x174>
 8015598:	4b09      	ldr	r3, [pc, #36]	@ (80155c0 <pbuf_copy+0x188>)
 801559a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801559e:	490e      	ldr	r1, [pc, #56]	@ (80155d8 <pbuf_copy+0x1a0>)
 80155a0:	4809      	ldr	r0, [pc, #36]	@ (80155c8 <pbuf_copy+0x190>)
 80155a2:	f008 fde5 	bl	801e170 <iprintf>
 80155a6:	f06f 0305 	mvn.w	r3, #5
 80155aa:	e004      	b.n	80155b6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80155ac:	683b      	ldr	r3, [r7, #0]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	f47f af61 	bne.w	8015476 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80155b4:	2300      	movs	r3, #0
}
 80155b6:	4618      	mov	r0, r3
 80155b8:	3718      	adds	r7, #24
 80155ba:	46bd      	mov	sp, r7
 80155bc:	bd80      	pop	{r7, pc}
 80155be:	bf00      	nop
 80155c0:	0801fea0 	.word	0x0801fea0
 80155c4:	08020148 	.word	0x08020148
 80155c8:	0801ff00 	.word	0x0801ff00
 80155cc:	08020178 	.word	0x08020178
 80155d0:	08020190 	.word	0x08020190
 80155d4:	080201ac 	.word	0x080201ac
 80155d8:	080201bc 	.word	0x080201bc

080155dc <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b088      	sub	sp, #32
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	60f8      	str	r0, [r7, #12]
 80155e4:	60b9      	str	r1, [r7, #8]
 80155e6:	4611      	mov	r1, r2
 80155e8:	461a      	mov	r2, r3
 80155ea:	460b      	mov	r3, r1
 80155ec:	80fb      	strh	r3, [r7, #6]
 80155ee:	4613      	mov	r3, r2
 80155f0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80155f2:	2300      	movs	r3, #0
 80155f4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80155f6:	2300      	movs	r3, #0
 80155f8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d108      	bne.n	8015612 <pbuf_copy_partial+0x36>
 8015600:	4b2b      	ldr	r3, [pc, #172]	@ (80156b0 <pbuf_copy_partial+0xd4>)
 8015602:	f240 420a 	movw	r2, #1034	@ 0x40a
 8015606:	492b      	ldr	r1, [pc, #172]	@ (80156b4 <pbuf_copy_partial+0xd8>)
 8015608:	482b      	ldr	r0, [pc, #172]	@ (80156b8 <pbuf_copy_partial+0xdc>)
 801560a:	f008 fdb1 	bl	801e170 <iprintf>
 801560e:	2300      	movs	r3, #0
 8015610:	e04a      	b.n	80156a8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	2b00      	cmp	r3, #0
 8015616:	d108      	bne.n	801562a <pbuf_copy_partial+0x4e>
 8015618:	4b25      	ldr	r3, [pc, #148]	@ (80156b0 <pbuf_copy_partial+0xd4>)
 801561a:	f240 420b 	movw	r2, #1035	@ 0x40b
 801561e:	4927      	ldr	r1, [pc, #156]	@ (80156bc <pbuf_copy_partial+0xe0>)
 8015620:	4825      	ldr	r0, [pc, #148]	@ (80156b8 <pbuf_copy_partial+0xdc>)
 8015622:	f008 fda5 	bl	801e170 <iprintf>
 8015626:	2300      	movs	r3, #0
 8015628:	e03e      	b.n	80156a8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	61fb      	str	r3, [r7, #28]
 801562e:	e034      	b.n	801569a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8015630:	88bb      	ldrh	r3, [r7, #4]
 8015632:	2b00      	cmp	r3, #0
 8015634:	d00a      	beq.n	801564c <pbuf_copy_partial+0x70>
 8015636:	69fb      	ldr	r3, [r7, #28]
 8015638:	895b      	ldrh	r3, [r3, #10]
 801563a:	88ba      	ldrh	r2, [r7, #4]
 801563c:	429a      	cmp	r2, r3
 801563e:	d305      	bcc.n	801564c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8015640:	69fb      	ldr	r3, [r7, #28]
 8015642:	895b      	ldrh	r3, [r3, #10]
 8015644:	88ba      	ldrh	r2, [r7, #4]
 8015646:	1ad3      	subs	r3, r2, r3
 8015648:	80bb      	strh	r3, [r7, #4]
 801564a:	e023      	b.n	8015694 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801564c:	69fb      	ldr	r3, [r7, #28]
 801564e:	895a      	ldrh	r2, [r3, #10]
 8015650:	88bb      	ldrh	r3, [r7, #4]
 8015652:	1ad3      	subs	r3, r2, r3
 8015654:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8015656:	8b3a      	ldrh	r2, [r7, #24]
 8015658:	88fb      	ldrh	r3, [r7, #6]
 801565a:	429a      	cmp	r2, r3
 801565c:	d901      	bls.n	8015662 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801565e:	88fb      	ldrh	r3, [r7, #6]
 8015660:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8015662:	8b7b      	ldrh	r3, [r7, #26]
 8015664:	68ba      	ldr	r2, [r7, #8]
 8015666:	18d0      	adds	r0, r2, r3
 8015668:	69fb      	ldr	r3, [r7, #28]
 801566a:	685a      	ldr	r2, [r3, #4]
 801566c:	88bb      	ldrh	r3, [r7, #4]
 801566e:	4413      	add	r3, r2
 8015670:	8b3a      	ldrh	r2, [r7, #24]
 8015672:	4619      	mov	r1, r3
 8015674:	f009 f8a7 	bl	801e7c6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8015678:	8afa      	ldrh	r2, [r7, #22]
 801567a:	8b3b      	ldrh	r3, [r7, #24]
 801567c:	4413      	add	r3, r2
 801567e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8015680:	8b7a      	ldrh	r2, [r7, #26]
 8015682:	8b3b      	ldrh	r3, [r7, #24]
 8015684:	4413      	add	r3, r2
 8015686:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8015688:	88fa      	ldrh	r2, [r7, #6]
 801568a:	8b3b      	ldrh	r3, [r7, #24]
 801568c:	1ad3      	subs	r3, r2, r3
 801568e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8015690:	2300      	movs	r3, #0
 8015692:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8015694:	69fb      	ldr	r3, [r7, #28]
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	61fb      	str	r3, [r7, #28]
 801569a:	88fb      	ldrh	r3, [r7, #6]
 801569c:	2b00      	cmp	r3, #0
 801569e:	d002      	beq.n	80156a6 <pbuf_copy_partial+0xca>
 80156a0:	69fb      	ldr	r3, [r7, #28]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d1c4      	bne.n	8015630 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80156a6:	8afb      	ldrh	r3, [r7, #22]
}
 80156a8:	4618      	mov	r0, r3
 80156aa:	3720      	adds	r7, #32
 80156ac:	46bd      	mov	sp, r7
 80156ae:	bd80      	pop	{r7, pc}
 80156b0:	0801fea0 	.word	0x0801fea0
 80156b4:	080201e8 	.word	0x080201e8
 80156b8:	0801ff00 	.word	0x0801ff00
 80156bc:	08020208 	.word	0x08020208

080156c0 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 80156c0:	b580      	push	{r7, lr}
 80156c2:	b088      	sub	sp, #32
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	60f8      	str	r0, [r7, #12]
 80156c8:	60b9      	str	r1, [r7, #8]
 80156ca:	4613      	mov	r3, r2
 80156cc:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 80156ce:	88fb      	ldrh	r3, [r7, #6]
 80156d0:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 80156d2:	2300      	movs	r3, #0
 80156d4:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d109      	bne.n	80156f0 <pbuf_take+0x30>
 80156dc:	4b3a      	ldr	r3, [pc, #232]	@ (80157c8 <pbuf_take+0x108>)
 80156de:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 80156e2:	493a      	ldr	r1, [pc, #232]	@ (80157cc <pbuf_take+0x10c>)
 80156e4:	483a      	ldr	r0, [pc, #232]	@ (80157d0 <pbuf_take+0x110>)
 80156e6:	f008 fd43 	bl	801e170 <iprintf>
 80156ea:	f06f 030f 	mvn.w	r3, #15
 80156ee:	e067      	b.n	80157c0 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80156f0:	68bb      	ldr	r3, [r7, #8]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d109      	bne.n	801570a <pbuf_take+0x4a>
 80156f6:	4b34      	ldr	r3, [pc, #208]	@ (80157c8 <pbuf_take+0x108>)
 80156f8:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 80156fc:	4935      	ldr	r1, [pc, #212]	@ (80157d4 <pbuf_take+0x114>)
 80156fe:	4834      	ldr	r0, [pc, #208]	@ (80157d0 <pbuf_take+0x110>)
 8015700:	f008 fd36 	bl	801e170 <iprintf>
 8015704:	f06f 030f 	mvn.w	r3, #15
 8015708:	e05a      	b.n	80157c0 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801570a:	68fb      	ldr	r3, [r7, #12]
 801570c:	891b      	ldrh	r3, [r3, #8]
 801570e:	88fa      	ldrh	r2, [r7, #6]
 8015710:	429a      	cmp	r2, r3
 8015712:	d909      	bls.n	8015728 <pbuf_take+0x68>
 8015714:	4b2c      	ldr	r3, [pc, #176]	@ (80157c8 <pbuf_take+0x108>)
 8015716:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 801571a:	492f      	ldr	r1, [pc, #188]	@ (80157d8 <pbuf_take+0x118>)
 801571c:	482c      	ldr	r0, [pc, #176]	@ (80157d0 <pbuf_take+0x110>)
 801571e:	f008 fd27 	bl	801e170 <iprintf>
 8015722:	f04f 33ff 	mov.w	r3, #4294967295
 8015726:	e04b      	b.n	80157c0 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	2b00      	cmp	r3, #0
 801572c:	d007      	beq.n	801573e <pbuf_take+0x7e>
 801572e:	68bb      	ldr	r3, [r7, #8]
 8015730:	2b00      	cmp	r3, #0
 8015732:	d004      	beq.n	801573e <pbuf_take+0x7e>
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	891b      	ldrh	r3, [r3, #8]
 8015738:	88fa      	ldrh	r2, [r7, #6]
 801573a:	429a      	cmp	r2, r3
 801573c:	d902      	bls.n	8015744 <pbuf_take+0x84>
    return ERR_ARG;
 801573e:	f06f 030f 	mvn.w	r3, #15
 8015742:	e03d      	b.n	80157c0 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	61fb      	str	r3, [r7, #28]
 8015748:	e028      	b.n	801579c <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801574a:	69fb      	ldr	r3, [r7, #28]
 801574c:	2b00      	cmp	r3, #0
 801574e:	d106      	bne.n	801575e <pbuf_take+0x9e>
 8015750:	4b1d      	ldr	r3, [pc, #116]	@ (80157c8 <pbuf_take+0x108>)
 8015752:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 8015756:	4921      	ldr	r1, [pc, #132]	@ (80157dc <pbuf_take+0x11c>)
 8015758:	481d      	ldr	r0, [pc, #116]	@ (80157d0 <pbuf_take+0x110>)
 801575a:	f008 fd09 	bl	801e170 <iprintf>
    buf_copy_len = total_copy_len;
 801575e:	697b      	ldr	r3, [r7, #20]
 8015760:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8015762:	69fb      	ldr	r3, [r7, #28]
 8015764:	895b      	ldrh	r3, [r3, #10]
 8015766:	461a      	mov	r2, r3
 8015768:	69bb      	ldr	r3, [r7, #24]
 801576a:	4293      	cmp	r3, r2
 801576c:	d902      	bls.n	8015774 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 801576e:	69fb      	ldr	r3, [r7, #28]
 8015770:	895b      	ldrh	r3, [r3, #10]
 8015772:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8015774:	69fb      	ldr	r3, [r7, #28]
 8015776:	6858      	ldr	r0, [r3, #4]
 8015778:	68ba      	ldr	r2, [r7, #8]
 801577a:	693b      	ldr	r3, [r7, #16]
 801577c:	4413      	add	r3, r2
 801577e:	69ba      	ldr	r2, [r7, #24]
 8015780:	4619      	mov	r1, r3
 8015782:	f009 f820 	bl	801e7c6 <memcpy>
    total_copy_len -= buf_copy_len;
 8015786:	697a      	ldr	r2, [r7, #20]
 8015788:	69bb      	ldr	r3, [r7, #24]
 801578a:	1ad3      	subs	r3, r2, r3
 801578c:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 801578e:	693a      	ldr	r2, [r7, #16]
 8015790:	69bb      	ldr	r3, [r7, #24]
 8015792:	4413      	add	r3, r2
 8015794:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8015796:	69fb      	ldr	r3, [r7, #28]
 8015798:	681b      	ldr	r3, [r3, #0]
 801579a:	61fb      	str	r3, [r7, #28]
 801579c:	697b      	ldr	r3, [r7, #20]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d1d3      	bne.n	801574a <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 80157a2:	697b      	ldr	r3, [r7, #20]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d103      	bne.n	80157b0 <pbuf_take+0xf0>
 80157a8:	88fb      	ldrh	r3, [r7, #6]
 80157aa:	693a      	ldr	r2, [r7, #16]
 80157ac:	429a      	cmp	r2, r3
 80157ae:	d006      	beq.n	80157be <pbuf_take+0xfe>
 80157b0:	4b05      	ldr	r3, [pc, #20]	@ (80157c8 <pbuf_take+0x108>)
 80157b2:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 80157b6:	490a      	ldr	r1, [pc, #40]	@ (80157e0 <pbuf_take+0x120>)
 80157b8:	4805      	ldr	r0, [pc, #20]	@ (80157d0 <pbuf_take+0x110>)
 80157ba:	f008 fcd9 	bl	801e170 <iprintf>
  return ERR_OK;
 80157be:	2300      	movs	r3, #0
}
 80157c0:	4618      	mov	r0, r3
 80157c2:	3720      	adds	r7, #32
 80157c4:	46bd      	mov	sp, r7
 80157c6:	bd80      	pop	{r7, pc}
 80157c8:	0801fea0 	.word	0x0801fea0
 80157cc:	08020278 	.word	0x08020278
 80157d0:	0801ff00 	.word	0x0801ff00
 80157d4:	08020290 	.word	0x08020290
 80157d8:	080202ac 	.word	0x080202ac
 80157dc:	080202cc 	.word	0x080202cc
 80157e0:	080202e4 	.word	0x080202e4

080157e4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80157e4:	b580      	push	{r7, lr}
 80157e6:	b084      	sub	sp, #16
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	4603      	mov	r3, r0
 80157ec:	603a      	str	r2, [r7, #0]
 80157ee:	71fb      	strb	r3, [r7, #7]
 80157f0:	460b      	mov	r3, r1
 80157f2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80157f4:	683b      	ldr	r3, [r7, #0]
 80157f6:	8919      	ldrh	r1, [r3, #8]
 80157f8:	88ba      	ldrh	r2, [r7, #4]
 80157fa:	79fb      	ldrb	r3, [r7, #7]
 80157fc:	4618      	mov	r0, r3
 80157fe:	f7ff fa03 	bl	8014c08 <pbuf_alloc>
 8015802:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8015804:	68fb      	ldr	r3, [r7, #12]
 8015806:	2b00      	cmp	r3, #0
 8015808:	d101      	bne.n	801580e <pbuf_clone+0x2a>
    return NULL;
 801580a:	2300      	movs	r3, #0
 801580c:	e011      	b.n	8015832 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801580e:	6839      	ldr	r1, [r7, #0]
 8015810:	68f8      	ldr	r0, [r7, #12]
 8015812:	f7ff fe11 	bl	8015438 <pbuf_copy>
 8015816:	4603      	mov	r3, r0
 8015818:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801581a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801581e:	2b00      	cmp	r3, #0
 8015820:	d006      	beq.n	8015830 <pbuf_clone+0x4c>
 8015822:	4b06      	ldr	r3, [pc, #24]	@ (801583c <pbuf_clone+0x58>)
 8015824:	f240 5224 	movw	r2, #1316	@ 0x524
 8015828:	4905      	ldr	r1, [pc, #20]	@ (8015840 <pbuf_clone+0x5c>)
 801582a:	4806      	ldr	r0, [pc, #24]	@ (8015844 <pbuf_clone+0x60>)
 801582c:	f008 fca0 	bl	801e170 <iprintf>
  return q;
 8015830:	68fb      	ldr	r3, [r7, #12]
}
 8015832:	4618      	mov	r0, r3
 8015834:	3710      	adds	r7, #16
 8015836:	46bd      	mov	sp, r7
 8015838:	bd80      	pop	{r7, pc}
 801583a:	bf00      	nop
 801583c:	0801fea0 	.word	0x0801fea0
 8015840:	08020314 	.word	0x08020314
 8015844:	0801ff00 	.word	0x0801ff00

08015848 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8015848:	b580      	push	{r7, lr}
 801584a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801584c:	f008 fb90 	bl	801df70 <rand>
 8015850:	4603      	mov	r3, r0
 8015852:	b29b      	uxth	r3, r3
 8015854:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8015858:	b29b      	uxth	r3, r3
 801585a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801585e:	b29a      	uxth	r2, r3
 8015860:	4b01      	ldr	r3, [pc, #4]	@ (8015868 <tcp_init+0x20>)
 8015862:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8015864:	bf00      	nop
 8015866:	bd80      	pop	{r7, pc}
 8015868:	2000002c 	.word	0x2000002c

0801586c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 801586c:	b580      	push	{r7, lr}
 801586e:	b082      	sub	sp, #8
 8015870:	af00      	add	r7, sp, #0
 8015872:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	7d1b      	ldrb	r3, [r3, #20]
 8015878:	2b01      	cmp	r3, #1
 801587a:	d105      	bne.n	8015888 <tcp_free+0x1c>
 801587c:	4b06      	ldr	r3, [pc, #24]	@ (8015898 <tcp_free+0x2c>)
 801587e:	22d4      	movs	r2, #212	@ 0xd4
 8015880:	4906      	ldr	r1, [pc, #24]	@ (801589c <tcp_free+0x30>)
 8015882:	4807      	ldr	r0, [pc, #28]	@ (80158a0 <tcp_free+0x34>)
 8015884:	f008 fc74 	bl	801e170 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8015888:	6879      	ldr	r1, [r7, #4]
 801588a:	2001      	movs	r0, #1
 801588c:	f7fe fdfc 	bl	8014488 <memp_free>
}
 8015890:	bf00      	nop
 8015892:	3708      	adds	r7, #8
 8015894:	46bd      	mov	sp, r7
 8015896:	bd80      	pop	{r7, pc}
 8015898:	080203a0 	.word	0x080203a0
 801589c:	080203d0 	.word	0x080203d0
 80158a0:	080203e4 	.word	0x080203e4

080158a4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b082      	sub	sp, #8
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	7d1b      	ldrb	r3, [r3, #20]
 80158b0:	2b01      	cmp	r3, #1
 80158b2:	d105      	bne.n	80158c0 <tcp_free_listen+0x1c>
 80158b4:	4b06      	ldr	r3, [pc, #24]	@ (80158d0 <tcp_free_listen+0x2c>)
 80158b6:	22df      	movs	r2, #223	@ 0xdf
 80158b8:	4906      	ldr	r1, [pc, #24]	@ (80158d4 <tcp_free_listen+0x30>)
 80158ba:	4807      	ldr	r0, [pc, #28]	@ (80158d8 <tcp_free_listen+0x34>)
 80158bc:	f008 fc58 	bl	801e170 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80158c0:	6879      	ldr	r1, [r7, #4]
 80158c2:	2002      	movs	r0, #2
 80158c4:	f7fe fde0 	bl	8014488 <memp_free>
}
 80158c8:	bf00      	nop
 80158ca:	3708      	adds	r7, #8
 80158cc:	46bd      	mov	sp, r7
 80158ce:	bd80      	pop	{r7, pc}
 80158d0:	080203a0 	.word	0x080203a0
 80158d4:	0802040c 	.word	0x0802040c
 80158d8:	080203e4 	.word	0x080203e4

080158dc <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80158dc:	b580      	push	{r7, lr}
 80158de:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80158e0:	f000 fea4 	bl	801662c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80158e4:	4b07      	ldr	r3, [pc, #28]	@ (8015904 <tcp_tmr+0x28>)
 80158e6:	781b      	ldrb	r3, [r3, #0]
 80158e8:	3301      	adds	r3, #1
 80158ea:	b2da      	uxtb	r2, r3
 80158ec:	4b05      	ldr	r3, [pc, #20]	@ (8015904 <tcp_tmr+0x28>)
 80158ee:	701a      	strb	r2, [r3, #0]
 80158f0:	4b04      	ldr	r3, [pc, #16]	@ (8015904 <tcp_tmr+0x28>)
 80158f2:	781b      	ldrb	r3, [r3, #0]
 80158f4:	f003 0301 	and.w	r3, r3, #1
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d001      	beq.n	8015900 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80158fc:	f000 fb54 	bl	8015fa8 <tcp_slowtmr>
  }
}
 8015900:	bf00      	nop
 8015902:	bd80      	pop	{r7, pc}
 8015904:	20012b21 	.word	0x20012b21

08015908 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b084      	sub	sp, #16
 801590c:	af00      	add	r7, sp, #0
 801590e:	6078      	str	r0, [r7, #4]
 8015910:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8015912:	683b      	ldr	r3, [r7, #0]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d105      	bne.n	8015924 <tcp_remove_listener+0x1c>
 8015918:	4b0d      	ldr	r3, [pc, #52]	@ (8015950 <tcp_remove_listener+0x48>)
 801591a:	22ff      	movs	r2, #255	@ 0xff
 801591c:	490d      	ldr	r1, [pc, #52]	@ (8015954 <tcp_remove_listener+0x4c>)
 801591e:	480e      	ldr	r0, [pc, #56]	@ (8015958 <tcp_remove_listener+0x50>)
 8015920:	f008 fc26 	bl	801e170 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	60fb      	str	r3, [r7, #12]
 8015928:	e00a      	b.n	8015940 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801592a:	68fb      	ldr	r3, [r7, #12]
 801592c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801592e:	683a      	ldr	r2, [r7, #0]
 8015930:	429a      	cmp	r2, r3
 8015932:	d102      	bne.n	801593a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8015934:	68fb      	ldr	r3, [r7, #12]
 8015936:	2200      	movs	r2, #0
 8015938:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801593a:	68fb      	ldr	r3, [r7, #12]
 801593c:	68db      	ldr	r3, [r3, #12]
 801593e:	60fb      	str	r3, [r7, #12]
 8015940:	68fb      	ldr	r3, [r7, #12]
 8015942:	2b00      	cmp	r3, #0
 8015944:	d1f1      	bne.n	801592a <tcp_remove_listener+0x22>
    }
  }
}
 8015946:	bf00      	nop
 8015948:	bf00      	nop
 801594a:	3710      	adds	r7, #16
 801594c:	46bd      	mov	sp, r7
 801594e:	bd80      	pop	{r7, pc}
 8015950:	080203a0 	.word	0x080203a0
 8015954:	08020428 	.word	0x08020428
 8015958:	080203e4 	.word	0x080203e4

0801595c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801595c:	b580      	push	{r7, lr}
 801595e:	b084      	sub	sp, #16
 8015960:	af00      	add	r7, sp, #0
 8015962:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	2b00      	cmp	r3, #0
 8015968:	d106      	bne.n	8015978 <tcp_listen_closed+0x1c>
 801596a:	4b14      	ldr	r3, [pc, #80]	@ (80159bc <tcp_listen_closed+0x60>)
 801596c:	f240 1211 	movw	r2, #273	@ 0x111
 8015970:	4913      	ldr	r1, [pc, #76]	@ (80159c0 <tcp_listen_closed+0x64>)
 8015972:	4814      	ldr	r0, [pc, #80]	@ (80159c4 <tcp_listen_closed+0x68>)
 8015974:	f008 fbfc 	bl	801e170 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	7d1b      	ldrb	r3, [r3, #20]
 801597c:	2b01      	cmp	r3, #1
 801597e:	d006      	beq.n	801598e <tcp_listen_closed+0x32>
 8015980:	4b0e      	ldr	r3, [pc, #56]	@ (80159bc <tcp_listen_closed+0x60>)
 8015982:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8015986:	4910      	ldr	r1, [pc, #64]	@ (80159c8 <tcp_listen_closed+0x6c>)
 8015988:	480e      	ldr	r0, [pc, #56]	@ (80159c4 <tcp_listen_closed+0x68>)
 801598a:	f008 fbf1 	bl	801e170 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801598e:	2301      	movs	r3, #1
 8015990:	60fb      	str	r3, [r7, #12]
 8015992:	e00b      	b.n	80159ac <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8015994:	4a0d      	ldr	r2, [pc, #52]	@ (80159cc <tcp_listen_closed+0x70>)
 8015996:	68fb      	ldr	r3, [r7, #12]
 8015998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801599c:	681b      	ldr	r3, [r3, #0]
 801599e:	6879      	ldr	r1, [r7, #4]
 80159a0:	4618      	mov	r0, r3
 80159a2:	f7ff ffb1 	bl	8015908 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80159a6:	68fb      	ldr	r3, [r7, #12]
 80159a8:	3301      	adds	r3, #1
 80159aa:	60fb      	str	r3, [r7, #12]
 80159ac:	68fb      	ldr	r3, [r7, #12]
 80159ae:	2b03      	cmp	r3, #3
 80159b0:	d9f0      	bls.n	8015994 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80159b2:	bf00      	nop
 80159b4:	bf00      	nop
 80159b6:	3710      	adds	r7, #16
 80159b8:	46bd      	mov	sp, r7
 80159ba:	bd80      	pop	{r7, pc}
 80159bc:	080203a0 	.word	0x080203a0
 80159c0:	08020450 	.word	0x08020450
 80159c4:	080203e4 	.word	0x080203e4
 80159c8:	0802045c 	.word	0x0802045c
 80159cc:	080229bc 	.word	0x080229bc

080159d0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80159d0:	b5b0      	push	{r4, r5, r7, lr}
 80159d2:	b088      	sub	sp, #32
 80159d4:	af04      	add	r7, sp, #16
 80159d6:	6078      	str	r0, [r7, #4]
 80159d8:	460b      	mov	r3, r1
 80159da:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d106      	bne.n	80159f0 <tcp_close_shutdown+0x20>
 80159e2:	4b63      	ldr	r3, [pc, #396]	@ (8015b70 <tcp_close_shutdown+0x1a0>)
 80159e4:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80159e8:	4962      	ldr	r1, [pc, #392]	@ (8015b74 <tcp_close_shutdown+0x1a4>)
 80159ea:	4863      	ldr	r0, [pc, #396]	@ (8015b78 <tcp_close_shutdown+0x1a8>)
 80159ec:	f008 fbc0 	bl	801e170 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80159f0:	78fb      	ldrb	r3, [r7, #3]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d066      	beq.n	8015ac4 <tcp_close_shutdown+0xf4>
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	7d1b      	ldrb	r3, [r3, #20]
 80159fa:	2b04      	cmp	r3, #4
 80159fc:	d003      	beq.n	8015a06 <tcp_close_shutdown+0x36>
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	7d1b      	ldrb	r3, [r3, #20]
 8015a02:	2b07      	cmp	r3, #7
 8015a04:	d15e      	bne.n	8015ac4 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d104      	bne.n	8015a18 <tcp_close_shutdown+0x48>
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015a12:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015a16:	d055      	beq.n	8015ac4 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8015a18:	687b      	ldr	r3, [r7, #4]
 8015a1a:	8b5b      	ldrh	r3, [r3, #26]
 8015a1c:	f003 0310 	and.w	r3, r3, #16
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d106      	bne.n	8015a32 <tcp_close_shutdown+0x62>
 8015a24:	4b52      	ldr	r3, [pc, #328]	@ (8015b70 <tcp_close_shutdown+0x1a0>)
 8015a26:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8015a2a:	4954      	ldr	r1, [pc, #336]	@ (8015b7c <tcp_close_shutdown+0x1ac>)
 8015a2c:	4852      	ldr	r0, [pc, #328]	@ (8015b78 <tcp_close_shutdown+0x1a8>)
 8015a2e:	f008 fb9f 	bl	801e170 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015a3a:	687d      	ldr	r5, [r7, #4]
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	3304      	adds	r3, #4
 8015a40:	687a      	ldr	r2, [r7, #4]
 8015a42:	8ad2      	ldrh	r2, [r2, #22]
 8015a44:	6879      	ldr	r1, [r7, #4]
 8015a46:	8b09      	ldrh	r1, [r1, #24]
 8015a48:	9102      	str	r1, [sp, #8]
 8015a4a:	9201      	str	r2, [sp, #4]
 8015a4c:	9300      	str	r3, [sp, #0]
 8015a4e:	462b      	mov	r3, r5
 8015a50:	4622      	mov	r2, r4
 8015a52:	4601      	mov	r1, r0
 8015a54:	6878      	ldr	r0, [r7, #4]
 8015a56:	f004 fe8d 	bl	801a774 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8015a5a:	6878      	ldr	r0, [r7, #4]
 8015a5c:	f001 f8c8 	bl	8016bf0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8015a60:	4b47      	ldr	r3, [pc, #284]	@ (8015b80 <tcp_close_shutdown+0x1b0>)
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	687a      	ldr	r2, [r7, #4]
 8015a66:	429a      	cmp	r2, r3
 8015a68:	d105      	bne.n	8015a76 <tcp_close_shutdown+0xa6>
 8015a6a:	4b45      	ldr	r3, [pc, #276]	@ (8015b80 <tcp_close_shutdown+0x1b0>)
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	68db      	ldr	r3, [r3, #12]
 8015a70:	4a43      	ldr	r2, [pc, #268]	@ (8015b80 <tcp_close_shutdown+0x1b0>)
 8015a72:	6013      	str	r3, [r2, #0]
 8015a74:	e013      	b.n	8015a9e <tcp_close_shutdown+0xce>
 8015a76:	4b42      	ldr	r3, [pc, #264]	@ (8015b80 <tcp_close_shutdown+0x1b0>)
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	60fb      	str	r3, [r7, #12]
 8015a7c:	e00c      	b.n	8015a98 <tcp_close_shutdown+0xc8>
 8015a7e:	68fb      	ldr	r3, [r7, #12]
 8015a80:	68db      	ldr	r3, [r3, #12]
 8015a82:	687a      	ldr	r2, [r7, #4]
 8015a84:	429a      	cmp	r2, r3
 8015a86:	d104      	bne.n	8015a92 <tcp_close_shutdown+0xc2>
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	68da      	ldr	r2, [r3, #12]
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	60da      	str	r2, [r3, #12]
 8015a90:	e005      	b.n	8015a9e <tcp_close_shutdown+0xce>
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	68db      	ldr	r3, [r3, #12]
 8015a96:	60fb      	str	r3, [r7, #12]
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d1ef      	bne.n	8015a7e <tcp_close_shutdown+0xae>
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	2200      	movs	r2, #0
 8015aa2:	60da      	str	r2, [r3, #12]
 8015aa4:	4b37      	ldr	r3, [pc, #220]	@ (8015b84 <tcp_close_shutdown+0x1b4>)
 8015aa6:	2201      	movs	r2, #1
 8015aa8:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8015aaa:	4b37      	ldr	r3, [pc, #220]	@ (8015b88 <tcp_close_shutdown+0x1b8>)
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	687a      	ldr	r2, [r7, #4]
 8015ab0:	429a      	cmp	r2, r3
 8015ab2:	d102      	bne.n	8015aba <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8015ab4:	f003 fd5c 	bl	8019570 <tcp_trigger_input_pcb_close>
 8015ab8:	e002      	b.n	8015ac0 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8015aba:	6878      	ldr	r0, [r7, #4]
 8015abc:	f7ff fed6 	bl	801586c <tcp_free>
      }
      return ERR_OK;
 8015ac0:	2300      	movs	r3, #0
 8015ac2:	e050      	b.n	8015b66 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	7d1b      	ldrb	r3, [r3, #20]
 8015ac8:	2b02      	cmp	r3, #2
 8015aca:	d03b      	beq.n	8015b44 <tcp_close_shutdown+0x174>
 8015acc:	2b02      	cmp	r3, #2
 8015ace:	dc44      	bgt.n	8015b5a <tcp_close_shutdown+0x18a>
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d002      	beq.n	8015ada <tcp_close_shutdown+0x10a>
 8015ad4:	2b01      	cmp	r3, #1
 8015ad6:	d02a      	beq.n	8015b2e <tcp_close_shutdown+0x15e>
 8015ad8:	e03f      	b.n	8015b5a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	8adb      	ldrh	r3, [r3, #22]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d021      	beq.n	8015b26 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8015b8c <tcp_close_shutdown+0x1bc>)
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	687a      	ldr	r2, [r7, #4]
 8015ae8:	429a      	cmp	r2, r3
 8015aea:	d105      	bne.n	8015af8 <tcp_close_shutdown+0x128>
 8015aec:	4b27      	ldr	r3, [pc, #156]	@ (8015b8c <tcp_close_shutdown+0x1bc>)
 8015aee:	681b      	ldr	r3, [r3, #0]
 8015af0:	68db      	ldr	r3, [r3, #12]
 8015af2:	4a26      	ldr	r2, [pc, #152]	@ (8015b8c <tcp_close_shutdown+0x1bc>)
 8015af4:	6013      	str	r3, [r2, #0]
 8015af6:	e013      	b.n	8015b20 <tcp_close_shutdown+0x150>
 8015af8:	4b24      	ldr	r3, [pc, #144]	@ (8015b8c <tcp_close_shutdown+0x1bc>)
 8015afa:	681b      	ldr	r3, [r3, #0]
 8015afc:	60bb      	str	r3, [r7, #8]
 8015afe:	e00c      	b.n	8015b1a <tcp_close_shutdown+0x14a>
 8015b00:	68bb      	ldr	r3, [r7, #8]
 8015b02:	68db      	ldr	r3, [r3, #12]
 8015b04:	687a      	ldr	r2, [r7, #4]
 8015b06:	429a      	cmp	r2, r3
 8015b08:	d104      	bne.n	8015b14 <tcp_close_shutdown+0x144>
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	68da      	ldr	r2, [r3, #12]
 8015b0e:	68bb      	ldr	r3, [r7, #8]
 8015b10:	60da      	str	r2, [r3, #12]
 8015b12:	e005      	b.n	8015b20 <tcp_close_shutdown+0x150>
 8015b14:	68bb      	ldr	r3, [r7, #8]
 8015b16:	68db      	ldr	r3, [r3, #12]
 8015b18:	60bb      	str	r3, [r7, #8]
 8015b1a:	68bb      	ldr	r3, [r7, #8]
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	d1ef      	bne.n	8015b00 <tcp_close_shutdown+0x130>
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	2200      	movs	r2, #0
 8015b24:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8015b26:	6878      	ldr	r0, [r7, #4]
 8015b28:	f7ff fea0 	bl	801586c <tcp_free>
      break;
 8015b2c:	e01a      	b.n	8015b64 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8015b2e:	6878      	ldr	r0, [r7, #4]
 8015b30:	f7ff ff14 	bl	801595c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8015b34:	6879      	ldr	r1, [r7, #4]
 8015b36:	4816      	ldr	r0, [pc, #88]	@ (8015b90 <tcp_close_shutdown+0x1c0>)
 8015b38:	f001 f8aa 	bl	8016c90 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8015b3c:	6878      	ldr	r0, [r7, #4]
 8015b3e:	f7ff feb1 	bl	80158a4 <tcp_free_listen>
      break;
 8015b42:	e00f      	b.n	8015b64 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015b44:	6879      	ldr	r1, [r7, #4]
 8015b46:	480e      	ldr	r0, [pc, #56]	@ (8015b80 <tcp_close_shutdown+0x1b0>)
 8015b48:	f001 f8a2 	bl	8016c90 <tcp_pcb_remove>
 8015b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8015b84 <tcp_close_shutdown+0x1b4>)
 8015b4e:	2201      	movs	r2, #1
 8015b50:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8015b52:	6878      	ldr	r0, [r7, #4]
 8015b54:	f7ff fe8a 	bl	801586c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8015b58:	e004      	b.n	8015b64 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8015b5a:	6878      	ldr	r0, [r7, #4]
 8015b5c:	f000 f81a 	bl	8015b94 <tcp_close_shutdown_fin>
 8015b60:	4603      	mov	r3, r0
 8015b62:	e000      	b.n	8015b66 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8015b64:	2300      	movs	r3, #0
}
 8015b66:	4618      	mov	r0, r3
 8015b68:	3710      	adds	r7, #16
 8015b6a:	46bd      	mov	sp, r7
 8015b6c:	bdb0      	pop	{r4, r5, r7, pc}
 8015b6e:	bf00      	nop
 8015b70:	080203a0 	.word	0x080203a0
 8015b74:	08020474 	.word	0x08020474
 8015b78:	080203e4 	.word	0x080203e4
 8015b7c:	08020494 	.word	0x08020494
 8015b80:	20012b18 	.word	0x20012b18
 8015b84:	20012b20 	.word	0x20012b20
 8015b88:	20012b58 	.word	0x20012b58
 8015b8c:	20012b10 	.word	0x20012b10
 8015b90:	20012b14 	.word	0x20012b14

08015b94 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8015b94:	b580      	push	{r7, lr}
 8015b96:	b084      	sub	sp, #16
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d106      	bne.n	8015bb0 <tcp_close_shutdown_fin+0x1c>
 8015ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8015c5c <tcp_close_shutdown_fin+0xc8>)
 8015ba4:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8015ba8:	492d      	ldr	r1, [pc, #180]	@ (8015c60 <tcp_close_shutdown_fin+0xcc>)
 8015baa:	482e      	ldr	r0, [pc, #184]	@ (8015c64 <tcp_close_shutdown_fin+0xd0>)
 8015bac:	f008 fae0 	bl	801e170 <iprintf>

  switch (pcb->state) {
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	7d1b      	ldrb	r3, [r3, #20]
 8015bb4:	2b07      	cmp	r3, #7
 8015bb6:	d020      	beq.n	8015bfa <tcp_close_shutdown_fin+0x66>
 8015bb8:	2b07      	cmp	r3, #7
 8015bba:	dc2b      	bgt.n	8015c14 <tcp_close_shutdown_fin+0x80>
 8015bbc:	2b03      	cmp	r3, #3
 8015bbe:	d002      	beq.n	8015bc6 <tcp_close_shutdown_fin+0x32>
 8015bc0:	2b04      	cmp	r3, #4
 8015bc2:	d00d      	beq.n	8015be0 <tcp_close_shutdown_fin+0x4c>
 8015bc4:	e026      	b.n	8015c14 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8015bc6:	6878      	ldr	r0, [r7, #4]
 8015bc8:	f003 fee2 	bl	8019990 <tcp_send_fin>
 8015bcc:	4603      	mov	r3, r0
 8015bce:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d11f      	bne.n	8015c18 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	2205      	movs	r2, #5
 8015bdc:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015bde:	e01b      	b.n	8015c18 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8015be0:	6878      	ldr	r0, [r7, #4]
 8015be2:	f003 fed5 	bl	8019990 <tcp_send_fin>
 8015be6:	4603      	mov	r3, r0
 8015be8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d114      	bne.n	8015c1c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	2205      	movs	r2, #5
 8015bf6:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015bf8:	e010      	b.n	8015c1c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8015bfa:	6878      	ldr	r0, [r7, #4]
 8015bfc:	f003 fec8 	bl	8019990 <tcp_send_fin>
 8015c00:	4603      	mov	r3, r0
 8015c02:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d109      	bne.n	8015c20 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	2209      	movs	r2, #9
 8015c10:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015c12:	e005      	b.n	8015c20 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8015c14:	2300      	movs	r3, #0
 8015c16:	e01c      	b.n	8015c52 <tcp_close_shutdown_fin+0xbe>
      break;
 8015c18:	bf00      	nop
 8015c1a:	e002      	b.n	8015c22 <tcp_close_shutdown_fin+0x8e>
      break;
 8015c1c:	bf00      	nop
 8015c1e:	e000      	b.n	8015c22 <tcp_close_shutdown_fin+0x8e>
      break;
 8015c20:	bf00      	nop
  }

  if (err == ERR_OK) {
 8015c22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d103      	bne.n	8015c32 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015c2a:	6878      	ldr	r0, [r7, #4]
 8015c2c:	f003 ffee 	bl	8019c0c <tcp_output>
 8015c30:	e00d      	b.n	8015c4e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8015c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c3a:	d108      	bne.n	8015c4e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	8b5b      	ldrh	r3, [r3, #26]
 8015c40:	f043 0308 	orr.w	r3, r3, #8
 8015c44:	b29a      	uxth	r2, r3
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	e001      	b.n	8015c52 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8015c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015c52:	4618      	mov	r0, r3
 8015c54:	3710      	adds	r7, #16
 8015c56:	46bd      	mov	sp, r7
 8015c58:	bd80      	pop	{r7, pc}
 8015c5a:	bf00      	nop
 8015c5c:	080203a0 	.word	0x080203a0
 8015c60:	08020450 	.word	0x08020450
 8015c64:	080203e4 	.word	0x080203e4

08015c68 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8015c68:	b580      	push	{r7, lr}
 8015c6a:	b082      	sub	sp, #8
 8015c6c:	af00      	add	r7, sp, #0
 8015c6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d109      	bne.n	8015c8a <tcp_close+0x22>
 8015c76:	4b0f      	ldr	r3, [pc, #60]	@ (8015cb4 <tcp_close+0x4c>)
 8015c78:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8015c7c:	490e      	ldr	r1, [pc, #56]	@ (8015cb8 <tcp_close+0x50>)
 8015c7e:	480f      	ldr	r0, [pc, #60]	@ (8015cbc <tcp_close+0x54>)
 8015c80:	f008 fa76 	bl	801e170 <iprintf>
 8015c84:	f06f 030f 	mvn.w	r3, #15
 8015c88:	e00f      	b.n	8015caa <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	7d1b      	ldrb	r3, [r3, #20]
 8015c8e:	2b01      	cmp	r3, #1
 8015c90:	d006      	beq.n	8015ca0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	8b5b      	ldrh	r3, [r3, #26]
 8015c96:	f043 0310 	orr.w	r3, r3, #16
 8015c9a:	b29a      	uxth	r2, r3
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8015ca0:	2101      	movs	r1, #1
 8015ca2:	6878      	ldr	r0, [r7, #4]
 8015ca4:	f7ff fe94 	bl	80159d0 <tcp_close_shutdown>
 8015ca8:	4603      	mov	r3, r0
}
 8015caa:	4618      	mov	r0, r3
 8015cac:	3708      	adds	r7, #8
 8015cae:	46bd      	mov	sp, r7
 8015cb0:	bd80      	pop	{r7, pc}
 8015cb2:	bf00      	nop
 8015cb4:	080203a0 	.word	0x080203a0
 8015cb8:	080204b0 	.word	0x080204b0
 8015cbc:	080203e4 	.word	0x080203e4

08015cc0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8015cc0:	b580      	push	{r7, lr}
 8015cc2:	b08e      	sub	sp, #56	@ 0x38
 8015cc4:	af04      	add	r7, sp, #16
 8015cc6:	6078      	str	r0, [r7, #4]
 8015cc8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d107      	bne.n	8015ce0 <tcp_abandon+0x20>
 8015cd0:	4b52      	ldr	r3, [pc, #328]	@ (8015e1c <tcp_abandon+0x15c>)
 8015cd2:	f240 223d 	movw	r2, #573	@ 0x23d
 8015cd6:	4952      	ldr	r1, [pc, #328]	@ (8015e20 <tcp_abandon+0x160>)
 8015cd8:	4852      	ldr	r0, [pc, #328]	@ (8015e24 <tcp_abandon+0x164>)
 8015cda:	f008 fa49 	bl	801e170 <iprintf>
 8015cde:	e099      	b.n	8015e14 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	7d1b      	ldrb	r3, [r3, #20]
 8015ce4:	2b01      	cmp	r3, #1
 8015ce6:	d106      	bne.n	8015cf6 <tcp_abandon+0x36>
 8015ce8:	4b4c      	ldr	r3, [pc, #304]	@ (8015e1c <tcp_abandon+0x15c>)
 8015cea:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8015cee:	494e      	ldr	r1, [pc, #312]	@ (8015e28 <tcp_abandon+0x168>)
 8015cf0:	484c      	ldr	r0, [pc, #304]	@ (8015e24 <tcp_abandon+0x164>)
 8015cf2:	f008 fa3d 	bl	801e170 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	7d1b      	ldrb	r3, [r3, #20]
 8015cfa:	2b0a      	cmp	r3, #10
 8015cfc:	d107      	bne.n	8015d0e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015cfe:	6879      	ldr	r1, [r7, #4]
 8015d00:	484a      	ldr	r0, [pc, #296]	@ (8015e2c <tcp_abandon+0x16c>)
 8015d02:	f000 ffc5 	bl	8016c90 <tcp_pcb_remove>
    tcp_free(pcb);
 8015d06:	6878      	ldr	r0, [r7, #4]
 8015d08:	f7ff fdb0 	bl	801586c <tcp_free>
 8015d0c:	e082      	b.n	8015e14 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015d0e:	2300      	movs	r3, #0
 8015d10:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8015d12:	2300      	movs	r3, #0
 8015d14:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015d1a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015d20:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015d28:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	691b      	ldr	r3, [r3, #16]
 8015d2e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	7d1b      	ldrb	r3, [r3, #20]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d126      	bne.n	8015d86 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	8adb      	ldrh	r3, [r3, #22]
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d02e      	beq.n	8015d9e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015d40:	4b3b      	ldr	r3, [pc, #236]	@ (8015e30 <tcp_abandon+0x170>)
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	687a      	ldr	r2, [r7, #4]
 8015d46:	429a      	cmp	r2, r3
 8015d48:	d105      	bne.n	8015d56 <tcp_abandon+0x96>
 8015d4a:	4b39      	ldr	r3, [pc, #228]	@ (8015e30 <tcp_abandon+0x170>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	68db      	ldr	r3, [r3, #12]
 8015d50:	4a37      	ldr	r2, [pc, #220]	@ (8015e30 <tcp_abandon+0x170>)
 8015d52:	6013      	str	r3, [r2, #0]
 8015d54:	e013      	b.n	8015d7e <tcp_abandon+0xbe>
 8015d56:	4b36      	ldr	r3, [pc, #216]	@ (8015e30 <tcp_abandon+0x170>)
 8015d58:	681b      	ldr	r3, [r3, #0]
 8015d5a:	61fb      	str	r3, [r7, #28]
 8015d5c:	e00c      	b.n	8015d78 <tcp_abandon+0xb8>
 8015d5e:	69fb      	ldr	r3, [r7, #28]
 8015d60:	68db      	ldr	r3, [r3, #12]
 8015d62:	687a      	ldr	r2, [r7, #4]
 8015d64:	429a      	cmp	r2, r3
 8015d66:	d104      	bne.n	8015d72 <tcp_abandon+0xb2>
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	68da      	ldr	r2, [r3, #12]
 8015d6c:	69fb      	ldr	r3, [r7, #28]
 8015d6e:	60da      	str	r2, [r3, #12]
 8015d70:	e005      	b.n	8015d7e <tcp_abandon+0xbe>
 8015d72:	69fb      	ldr	r3, [r7, #28]
 8015d74:	68db      	ldr	r3, [r3, #12]
 8015d76:	61fb      	str	r3, [r7, #28]
 8015d78:	69fb      	ldr	r3, [r7, #28]
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d1ef      	bne.n	8015d5e <tcp_abandon+0x9e>
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	2200      	movs	r2, #0
 8015d82:	60da      	str	r2, [r3, #12]
 8015d84:	e00b      	b.n	8015d9e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8015d86:	683b      	ldr	r3, [r7, #0]
 8015d88:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	8adb      	ldrh	r3, [r3, #22]
 8015d8e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015d90:	6879      	ldr	r1, [r7, #4]
 8015d92:	4828      	ldr	r0, [pc, #160]	@ (8015e34 <tcp_abandon+0x174>)
 8015d94:	f000 ff7c 	bl	8016c90 <tcp_pcb_remove>
 8015d98:	4b27      	ldr	r3, [pc, #156]	@ (8015e38 <tcp_abandon+0x178>)
 8015d9a:	2201      	movs	r2, #1
 8015d9c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d004      	beq.n	8015db0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015daa:	4618      	mov	r0, r3
 8015dac:	f000 fd1e 	bl	80167ec <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d004      	beq.n	8015dc2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	f000 fd15 	bl	80167ec <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d004      	beq.n	8015dd4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015dce:	4618      	mov	r0, r3
 8015dd0:	f000 fd0c 	bl	80167ec <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8015dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d00e      	beq.n	8015df8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8015dda:	6879      	ldr	r1, [r7, #4]
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	3304      	adds	r3, #4
 8015de0:	687a      	ldr	r2, [r7, #4]
 8015de2:	8b12      	ldrh	r2, [r2, #24]
 8015de4:	9202      	str	r2, [sp, #8]
 8015de6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015de8:	9201      	str	r2, [sp, #4]
 8015dea:	9300      	str	r3, [sp, #0]
 8015dec:	460b      	mov	r3, r1
 8015dee:	697a      	ldr	r2, [r7, #20]
 8015df0:	69b9      	ldr	r1, [r7, #24]
 8015df2:	6878      	ldr	r0, [r7, #4]
 8015df4:	f004 fcbe 	bl	801a774 <tcp_rst>
    }
    last_state = pcb->state;
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	7d1b      	ldrb	r3, [r3, #20]
 8015dfc:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8015dfe:	6878      	ldr	r0, [r7, #4]
 8015e00:	f7ff fd34 	bl	801586c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8015e04:	693b      	ldr	r3, [r7, #16]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d004      	beq.n	8015e14 <tcp_abandon+0x154>
 8015e0a:	693b      	ldr	r3, [r7, #16]
 8015e0c:	f06f 010c 	mvn.w	r1, #12
 8015e10:	68f8      	ldr	r0, [r7, #12]
 8015e12:	4798      	blx	r3
  }
}
 8015e14:	3728      	adds	r7, #40	@ 0x28
 8015e16:	46bd      	mov	sp, r7
 8015e18:	bd80      	pop	{r7, pc}
 8015e1a:	bf00      	nop
 8015e1c:	080203a0 	.word	0x080203a0
 8015e20:	080204e4 	.word	0x080204e4
 8015e24:	080203e4 	.word	0x080203e4
 8015e28:	08020500 	.word	0x08020500
 8015e2c:	20012b1c 	.word	0x20012b1c
 8015e30:	20012b10 	.word	0x20012b10
 8015e34:	20012b18 	.word	0x20012b18
 8015e38:	20012b20 	.word	0x20012b20

08015e3c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8015e3c:	b580      	push	{r7, lr}
 8015e3e:	b082      	sub	sp, #8
 8015e40:	af00      	add	r7, sp, #0
 8015e42:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8015e44:	2101      	movs	r1, #1
 8015e46:	6878      	ldr	r0, [r7, #4]
 8015e48:	f7ff ff3a 	bl	8015cc0 <tcp_abandon>
}
 8015e4c:	bf00      	nop
 8015e4e:	3708      	adds	r7, #8
 8015e50:	46bd      	mov	sp, r7
 8015e52:	bd80      	pop	{r7, pc}

08015e54 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8015e54:	b580      	push	{r7, lr}
 8015e56:	b084      	sub	sp, #16
 8015e58:	af00      	add	r7, sp, #0
 8015e5a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	d106      	bne.n	8015e70 <tcp_update_rcv_ann_wnd+0x1c>
 8015e62:	4b25      	ldr	r3, [pc, #148]	@ (8015ef8 <tcp_update_rcv_ann_wnd+0xa4>)
 8015e64:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8015e68:	4924      	ldr	r1, [pc, #144]	@ (8015efc <tcp_update_rcv_ann_wnd+0xa8>)
 8015e6a:	4825      	ldr	r0, [pc, #148]	@ (8015f00 <tcp_update_rcv_ann_wnd+0xac>)
 8015e6c:	f008 f980 	bl	801e170 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e74:	687a      	ldr	r2, [r7, #4]
 8015e76:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8015e78:	4413      	add	r3, r2
 8015e7a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e80:	687a      	ldr	r2, [r7, #4]
 8015e82:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8015e84:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8015e88:	bf28      	it	cs
 8015e8a:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8015e8e:	b292      	uxth	r2, r2
 8015e90:	4413      	add	r3, r2
 8015e92:	68fa      	ldr	r2, [r7, #12]
 8015e94:	1ad3      	subs	r3, r2, r3
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	db08      	blt.n	8015eac <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ea6:	68fa      	ldr	r2, [r7, #12]
 8015ea8:	1ad3      	subs	r3, r2, r3
 8015eaa:	e020      	b.n	8015eee <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015eb4:	1ad3      	subs	r3, r2, r3
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	dd03      	ble.n	8015ec2 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	2200      	movs	r2, #0
 8015ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015ec0:	e014      	b.n	8015eec <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015eca:	1ad3      	subs	r3, r2, r3
 8015ecc:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8015ece:	68bb      	ldr	r3, [r7, #8]
 8015ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015ed4:	d306      	bcc.n	8015ee4 <tcp_update_rcv_ann_wnd+0x90>
 8015ed6:	4b08      	ldr	r3, [pc, #32]	@ (8015ef8 <tcp_update_rcv_ann_wnd+0xa4>)
 8015ed8:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8015edc:	4909      	ldr	r1, [pc, #36]	@ (8015f04 <tcp_update_rcv_ann_wnd+0xb0>)
 8015ede:	4808      	ldr	r0, [pc, #32]	@ (8015f00 <tcp_update_rcv_ann_wnd+0xac>)
 8015ee0:	f008 f946 	bl	801e170 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8015ee4:	68bb      	ldr	r3, [r7, #8]
 8015ee6:	b29a      	uxth	r2, r3
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8015eec:	2300      	movs	r3, #0
  }
}
 8015eee:	4618      	mov	r0, r3
 8015ef0:	3710      	adds	r7, #16
 8015ef2:	46bd      	mov	sp, r7
 8015ef4:	bd80      	pop	{r7, pc}
 8015ef6:	bf00      	nop
 8015ef8:	080203a0 	.word	0x080203a0
 8015efc:	080205fc 	.word	0x080205fc
 8015f00:	080203e4 	.word	0x080203e4
 8015f04:	08020620 	.word	0x08020620

08015f08 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b084      	sub	sp, #16
 8015f0c:	af00      	add	r7, sp, #0
 8015f0e:	6078      	str	r0, [r7, #4]
 8015f10:	460b      	mov	r3, r1
 8015f12:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d107      	bne.n	8015f2a <tcp_recved+0x22>
 8015f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8015f98 <tcp_recved+0x90>)
 8015f1c:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8015f20:	491e      	ldr	r1, [pc, #120]	@ (8015f9c <tcp_recved+0x94>)
 8015f22:	481f      	ldr	r0, [pc, #124]	@ (8015fa0 <tcp_recved+0x98>)
 8015f24:	f008 f924 	bl	801e170 <iprintf>
 8015f28:	e032      	b.n	8015f90 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	7d1b      	ldrb	r3, [r3, #20]
 8015f2e:	2b01      	cmp	r3, #1
 8015f30:	d106      	bne.n	8015f40 <tcp_recved+0x38>
 8015f32:	4b19      	ldr	r3, [pc, #100]	@ (8015f98 <tcp_recved+0x90>)
 8015f34:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8015f38:	491a      	ldr	r1, [pc, #104]	@ (8015fa4 <tcp_recved+0x9c>)
 8015f3a:	4819      	ldr	r0, [pc, #100]	@ (8015fa0 <tcp_recved+0x98>)
 8015f3c:	f008 f918 	bl	801e170 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015f44:	887b      	ldrh	r3, [r7, #2]
 8015f46:	4413      	add	r3, r2
 8015f48:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8015f4a:	89fb      	ldrh	r3, [r7, #14]
 8015f4c:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015f50:	d804      	bhi.n	8015f5c <tcp_recved+0x54>
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015f56:	89fa      	ldrh	r2, [r7, #14]
 8015f58:	429a      	cmp	r2, r3
 8015f5a:	d204      	bcs.n	8015f66 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015f62:	851a      	strh	r2, [r3, #40]	@ 0x28
 8015f64:	e002      	b.n	8015f6c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	89fa      	ldrh	r2, [r7, #14]
 8015f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015f6c:	6878      	ldr	r0, [r7, #4]
 8015f6e:	f7ff ff71 	bl	8015e54 <tcp_update_rcv_ann_wnd>
 8015f72:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8015f74:	68bb      	ldr	r3, [r7, #8]
 8015f76:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8015f7a:	d309      	bcc.n	8015f90 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	8b5b      	ldrh	r3, [r3, #26]
 8015f80:	f043 0302 	orr.w	r3, r3, #2
 8015f84:	b29a      	uxth	r2, r3
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015f8a:	6878      	ldr	r0, [r7, #4]
 8015f8c:	f003 fe3e 	bl	8019c0c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8015f90:	3710      	adds	r7, #16
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd80      	pop	{r7, pc}
 8015f96:	bf00      	nop
 8015f98:	080203a0 	.word	0x080203a0
 8015f9c:	0802063c 	.word	0x0802063c
 8015fa0:	080203e4 	.word	0x080203e4
 8015fa4:	08020654 	.word	0x08020654

08015fa8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015fa8:	b5b0      	push	{r4, r5, r7, lr}
 8015faa:	b090      	sub	sp, #64	@ 0x40
 8015fac:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8015fae:	2300      	movs	r3, #0
 8015fb0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8015fb4:	4b95      	ldr	r3, [pc, #596]	@ (801620c <tcp_slowtmr+0x264>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	3301      	adds	r3, #1
 8015fba:	4a94      	ldr	r2, [pc, #592]	@ (801620c <tcp_slowtmr+0x264>)
 8015fbc:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8015fbe:	4b94      	ldr	r3, [pc, #592]	@ (8016210 <tcp_slowtmr+0x268>)
 8015fc0:	781b      	ldrb	r3, [r3, #0]
 8015fc2:	3301      	adds	r3, #1
 8015fc4:	b2da      	uxtb	r2, r3
 8015fc6:	4b92      	ldr	r3, [pc, #584]	@ (8016210 <tcp_slowtmr+0x268>)
 8015fc8:	701a      	strb	r2, [r3, #0]
 8015fca:	e000      	b.n	8015fce <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8015fcc:	bf00      	nop
  prev = NULL;
 8015fce:	2300      	movs	r3, #0
 8015fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8015fd2:	4b90      	ldr	r3, [pc, #576]	@ (8016214 <tcp_slowtmr+0x26c>)
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015fd8:	e29f      	b.n	801651a <tcp_slowtmr+0x572>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8015fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fdc:	7d1b      	ldrb	r3, [r3, #20]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d106      	bne.n	8015ff0 <tcp_slowtmr+0x48>
 8015fe2:	4b8d      	ldr	r3, [pc, #564]	@ (8016218 <tcp_slowtmr+0x270>)
 8015fe4:	f240 42be 	movw	r2, #1214	@ 0x4be
 8015fe8:	498c      	ldr	r1, [pc, #560]	@ (801621c <tcp_slowtmr+0x274>)
 8015fea:	488d      	ldr	r0, [pc, #564]	@ (8016220 <tcp_slowtmr+0x278>)
 8015fec:	f008 f8c0 	bl	801e170 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ff2:	7d1b      	ldrb	r3, [r3, #20]
 8015ff4:	2b01      	cmp	r3, #1
 8015ff6:	d106      	bne.n	8016006 <tcp_slowtmr+0x5e>
 8015ff8:	4b87      	ldr	r3, [pc, #540]	@ (8016218 <tcp_slowtmr+0x270>)
 8015ffa:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8015ffe:	4989      	ldr	r1, [pc, #548]	@ (8016224 <tcp_slowtmr+0x27c>)
 8016000:	4887      	ldr	r0, [pc, #540]	@ (8016220 <tcp_slowtmr+0x278>)
 8016002:	f008 f8b5 	bl	801e170 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8016006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016008:	7d1b      	ldrb	r3, [r3, #20]
 801600a:	2b0a      	cmp	r3, #10
 801600c:	d106      	bne.n	801601c <tcp_slowtmr+0x74>
 801600e:	4b82      	ldr	r3, [pc, #520]	@ (8016218 <tcp_slowtmr+0x270>)
 8016010:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8016014:	4984      	ldr	r1, [pc, #528]	@ (8016228 <tcp_slowtmr+0x280>)
 8016016:	4882      	ldr	r0, [pc, #520]	@ (8016220 <tcp_slowtmr+0x278>)
 8016018:	f008 f8aa 	bl	801e170 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801601c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801601e:	7f9a      	ldrb	r2, [r3, #30]
 8016020:	4b7b      	ldr	r3, [pc, #492]	@ (8016210 <tcp_slowtmr+0x268>)
 8016022:	781b      	ldrb	r3, [r3, #0]
 8016024:	429a      	cmp	r2, r3
 8016026:	d105      	bne.n	8016034 <tcp_slowtmr+0x8c>
      prev = pcb;
 8016028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801602a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801602c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801602e:	68db      	ldr	r3, [r3, #12]
 8016030:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8016032:	e272      	b.n	801651a <tcp_slowtmr+0x572>
    pcb->last_timer = tcp_timer_ctr;
 8016034:	4b76      	ldr	r3, [pc, #472]	@ (8016210 <tcp_slowtmr+0x268>)
 8016036:	781a      	ldrb	r2, [r3, #0]
 8016038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801603a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 801603c:	2300      	movs	r3, #0
 801603e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8016042:	2300      	movs	r3, #0
 8016044:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801604a:	7d1b      	ldrb	r3, [r3, #20]
 801604c:	2b02      	cmp	r3, #2
 801604e:	d10a      	bne.n	8016066 <tcp_slowtmr+0xbe>
 8016050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016052:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016056:	2b05      	cmp	r3, #5
 8016058:	d905      	bls.n	8016066 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801605a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801605e:	3301      	adds	r3, #1
 8016060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016064:	e11e      	b.n	80162a4 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8016066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016068:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801606c:	2b0b      	cmp	r3, #11
 801606e:	d905      	bls.n	801607c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8016070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016074:	3301      	adds	r3, #1
 8016076:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801607a:	e113      	b.n	80162a4 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 801607c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801607e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016082:	2b00      	cmp	r3, #0
 8016084:	d075      	beq.n	8016172 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8016086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801608a:	2b00      	cmp	r3, #0
 801608c:	d006      	beq.n	801609c <tcp_slowtmr+0xf4>
 801608e:	4b62      	ldr	r3, [pc, #392]	@ (8016218 <tcp_slowtmr+0x270>)
 8016090:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8016094:	4965      	ldr	r1, [pc, #404]	@ (801622c <tcp_slowtmr+0x284>)
 8016096:	4862      	ldr	r0, [pc, #392]	@ (8016220 <tcp_slowtmr+0x278>)
 8016098:	f008 f86a 	bl	801e170 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801609c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801609e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d106      	bne.n	80160b2 <tcp_slowtmr+0x10a>
 80160a4:	4b5c      	ldr	r3, [pc, #368]	@ (8016218 <tcp_slowtmr+0x270>)
 80160a6:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 80160aa:	4961      	ldr	r1, [pc, #388]	@ (8016230 <tcp_slowtmr+0x288>)
 80160ac:	485c      	ldr	r0, [pc, #368]	@ (8016220 <tcp_slowtmr+0x278>)
 80160ae:	f008 f85f 	bl	801e170 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80160b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160b4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80160b8:	2b0b      	cmp	r3, #11
 80160ba:	d905      	bls.n	80160c8 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80160bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160c0:	3301      	adds	r3, #1
 80160c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80160c6:	e0ed      	b.n	80162a4 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80160c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160ca:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80160ce:	3b01      	subs	r3, #1
 80160d0:	4a58      	ldr	r2, [pc, #352]	@ (8016234 <tcp_slowtmr+0x28c>)
 80160d2:	5cd3      	ldrb	r3, [r2, r3]
 80160d4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80160d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160d8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80160dc:	7c7a      	ldrb	r2, [r7, #17]
 80160de:	429a      	cmp	r2, r3
 80160e0:	d907      	bls.n	80160f2 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80160e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160e4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80160e8:	3301      	adds	r3, #1
 80160ea:	b2da      	uxtb	r2, r3
 80160ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160ee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80160f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160f4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80160f8:	7c7a      	ldrb	r2, [r7, #17]
 80160fa:	429a      	cmp	r2, r3
 80160fc:	f200 80d2 	bhi.w	80162a4 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8016100:	2301      	movs	r3, #1
 8016102:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8016104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016106:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801610a:	2b00      	cmp	r3, #0
 801610c:	d108      	bne.n	8016120 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801610e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016110:	f004 fc24 	bl	801a95c <tcp_zero_window_probe>
 8016114:	4603      	mov	r3, r0
 8016116:	2b00      	cmp	r3, #0
 8016118:	d014      	beq.n	8016144 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801611a:	2300      	movs	r3, #0
 801611c:	623b      	str	r3, [r7, #32]
 801611e:	e011      	b.n	8016144 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8016120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016122:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016126:	4619      	mov	r1, r3
 8016128:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801612a:	f003 fae9 	bl	8019700 <tcp_split_unsent_seg>
 801612e:	4603      	mov	r3, r0
 8016130:	2b00      	cmp	r3, #0
 8016132:	d107      	bne.n	8016144 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8016134:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016136:	f003 fd69 	bl	8019c0c <tcp_output>
 801613a:	4603      	mov	r3, r0
 801613c:	2b00      	cmp	r3, #0
 801613e:	d101      	bne.n	8016144 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8016140:	2300      	movs	r3, #0
 8016142:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8016144:	6a3b      	ldr	r3, [r7, #32]
 8016146:	2b00      	cmp	r3, #0
 8016148:	f000 80ac 	beq.w	80162a4 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 801614c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801614e:	2200      	movs	r2, #0
 8016150:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016156:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801615a:	2b06      	cmp	r3, #6
 801615c:	f200 80a2 	bhi.w	80162a4 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8016160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016162:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016166:	3301      	adds	r3, #1
 8016168:	b2da      	uxtb	r2, r3
 801616a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801616c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8016170:	e098      	b.n	80162a4 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8016172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016174:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016178:	2b00      	cmp	r3, #0
 801617a:	db0f      	blt.n	801619c <tcp_slowtmr+0x1f4>
 801617c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801617e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016182:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016186:	4293      	cmp	r3, r2
 8016188:	d008      	beq.n	801619c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801618a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801618c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016190:	b29b      	uxth	r3, r3
 8016192:	3301      	adds	r3, #1
 8016194:	b29b      	uxth	r3, r3
 8016196:	b21a      	sxth	r2, r3
 8016198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801619a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 801619c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801619e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 80161a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161a4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80161a8:	429a      	cmp	r2, r3
 80161aa:	db7b      	blt.n	80162a4 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80161ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80161ae:	f004 f821 	bl	801a1f4 <tcp_rexmit_rto_prepare>
 80161b2:	4603      	mov	r3, r0
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d007      	beq.n	80161c8 <tcp_slowtmr+0x220>
 80161b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d171      	bne.n	80162a4 <tcp_slowtmr+0x2fc>
 80161c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d06d      	beq.n	80162a4 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80161c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161ca:	7d1b      	ldrb	r3, [r3, #20]
 80161cc:	2b02      	cmp	r3, #2
 80161ce:	d03a      	beq.n	8016246 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80161d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80161d6:	2b0c      	cmp	r3, #12
 80161d8:	bf28      	it	cs
 80161da:	230c      	movcs	r3, #12
 80161dc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80161de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161e0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80161e4:	10db      	asrs	r3, r3, #3
 80161e6:	b21b      	sxth	r3, r3
 80161e8:	461a      	mov	r2, r3
 80161ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161ec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80161f0:	4413      	add	r3, r2
 80161f2:	7efa      	ldrb	r2, [r7, #27]
 80161f4:	4910      	ldr	r1, [pc, #64]	@ (8016238 <tcp_slowtmr+0x290>)
 80161f6:	5c8a      	ldrb	r2, [r1, r2]
 80161f8:	4093      	lsls	r3, r2
 80161fa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80161fc:	697b      	ldr	r3, [r7, #20]
 80161fe:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8016202:	4293      	cmp	r3, r2
 8016204:	dc1a      	bgt.n	801623c <tcp_slowtmr+0x294>
 8016206:	697b      	ldr	r3, [r7, #20]
 8016208:	b21a      	sxth	r2, r3
 801620a:	e019      	b.n	8016240 <tcp_slowtmr+0x298>
 801620c:	20012b0c 	.word	0x20012b0c
 8016210:	20012b22 	.word	0x20012b22
 8016214:	20012b18 	.word	0x20012b18
 8016218:	080203a0 	.word	0x080203a0
 801621c:	080206e4 	.word	0x080206e4
 8016220:	080203e4 	.word	0x080203e4
 8016224:	08020710 	.word	0x08020710
 8016228:	0802073c 	.word	0x0802073c
 801622c:	0802076c 	.word	0x0802076c
 8016230:	080207a0 	.word	0x080207a0
 8016234:	080229b4 	.word	0x080229b4
 8016238:	080229a4 	.word	0x080229a4
 801623c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016242:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8016246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016248:	2200      	movs	r2, #0
 801624a:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801624c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801624e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016254:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016258:	4293      	cmp	r3, r2
 801625a:	bf28      	it	cs
 801625c:	4613      	movcs	r3, r2
 801625e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8016260:	8a7b      	ldrh	r3, [r7, #18]
 8016262:	085b      	lsrs	r3, r3, #1
 8016264:	b29a      	uxth	r2, r3
 8016266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016268:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801626c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801626e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016274:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016276:	005b      	lsls	r3, r3, #1
 8016278:	b29b      	uxth	r3, r3
 801627a:	429a      	cmp	r2, r3
 801627c:	d206      	bcs.n	801628c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801627e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016280:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016282:	005b      	lsls	r3, r3, #1
 8016284:	b29a      	uxth	r2, r3
 8016286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016288:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 801628c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801628e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8016290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016292:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8016296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016298:	2200      	movs	r2, #0
 801629a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 801629e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80162a0:	f004 f818 	bl	801a2d4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 80162a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162a6:	7d1b      	ldrb	r3, [r3, #20]
 80162a8:	2b06      	cmp	r3, #6
 80162aa:	d111      	bne.n	80162d0 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 80162ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162ae:	8b5b      	ldrh	r3, [r3, #26]
 80162b0:	f003 0310 	and.w	r3, r3, #16
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d00b      	beq.n	80162d0 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80162b8:	4b9d      	ldr	r3, [pc, #628]	@ (8016530 <tcp_slowtmr+0x588>)
 80162ba:	681a      	ldr	r2, [r3, #0]
 80162bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162be:	6a1b      	ldr	r3, [r3, #32]
 80162c0:	1ad3      	subs	r3, r2, r3
 80162c2:	2b28      	cmp	r3, #40	@ 0x28
 80162c4:	d904      	bls.n	80162d0 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80162c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80162ca:	3301      	adds	r3, #1
 80162cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80162d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162d2:	7a5b      	ldrb	r3, [r3, #9]
 80162d4:	f003 0308 	and.w	r3, r3, #8
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d04c      	beq.n	8016376 <tcp_slowtmr+0x3ce>
        ((pcb->state == ESTABLISHED) ||
 80162dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162de:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80162e0:	2b04      	cmp	r3, #4
 80162e2:	d003      	beq.n	80162ec <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80162e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162e6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80162e8:	2b07      	cmp	r3, #7
 80162ea:	d144      	bne.n	8016376 <tcp_slowtmr+0x3ce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80162ec:	4b90      	ldr	r3, [pc, #576]	@ (8016530 <tcp_slowtmr+0x588>)
 80162ee:	681a      	ldr	r2, [r3, #0]
 80162f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162f2:	6a1b      	ldr	r3, [r3, #32]
 80162f4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80162f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80162fc:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 8016300:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 8016304:	498b      	ldr	r1, [pc, #556]	@ (8016534 <tcp_slowtmr+0x58c>)
 8016306:	fba1 1303 	umull	r1, r3, r1, r3
 801630a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801630c:	429a      	cmp	r2, r3
 801630e:	d90a      	bls.n	8016326 <tcp_slowtmr+0x37e>
        ++pcb_remove;
 8016310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016314:	3301      	adds	r3, #1
 8016316:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801631a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801631e:	3301      	adds	r3, #1
 8016320:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016324:	e027      	b.n	8016376 <tcp_slowtmr+0x3ce>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016326:	4b82      	ldr	r3, [pc, #520]	@ (8016530 <tcp_slowtmr+0x588>)
 8016328:	681a      	ldr	r2, [r3, #0]
 801632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801632c:	6a1b      	ldr	r3, [r3, #32]
 801632e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8016330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016332:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8016336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016338:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801633c:	4618      	mov	r0, r3
 801633e:	4b7e      	ldr	r3, [pc, #504]	@ (8016538 <tcp_slowtmr+0x590>)
 8016340:	fb00 f303 	mul.w	r3, r0, r3
 8016344:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8016346:	497b      	ldr	r1, [pc, #492]	@ (8016534 <tcp_slowtmr+0x58c>)
 8016348:	fba1 1303 	umull	r1, r3, r1, r3
 801634c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801634e:	429a      	cmp	r2, r3
 8016350:	d911      	bls.n	8016376 <tcp_slowtmr+0x3ce>
        err = tcp_keepalive(pcb);
 8016352:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016354:	f004 fac2 	bl	801a8dc <tcp_keepalive>
 8016358:	4603      	mov	r3, r0
 801635a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 801635e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8016362:	2b00      	cmp	r3, #0
 8016364:	d107      	bne.n	8016376 <tcp_slowtmr+0x3ce>
          pcb->keep_cnt_sent++;
 8016366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016368:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801636c:	3301      	adds	r3, #1
 801636e:	b2da      	uxtb	r2, r3
 8016370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016372:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8016376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801637a:	2b00      	cmp	r3, #0
 801637c:	d011      	beq.n	80163a2 <tcp_slowtmr+0x3fa>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801637e:	4b6c      	ldr	r3, [pc, #432]	@ (8016530 <tcp_slowtmr+0x588>)
 8016380:	681a      	ldr	r2, [r3, #0]
 8016382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016384:	6a1b      	ldr	r3, [r3, #32]
 8016386:	1ad2      	subs	r2, r2, r3
 8016388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801638a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801638e:	4619      	mov	r1, r3
 8016390:	460b      	mov	r3, r1
 8016392:	005b      	lsls	r3, r3, #1
 8016394:	440b      	add	r3, r1
 8016396:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8016398:	429a      	cmp	r2, r3
 801639a:	d302      	bcc.n	80163a2 <tcp_slowtmr+0x3fa>
      tcp_free_ooseq(pcb);
 801639c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801639e:	f000 fddb 	bl	8016f58 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 80163a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163a4:	7d1b      	ldrb	r3, [r3, #20]
 80163a6:	2b03      	cmp	r3, #3
 80163a8:	d10b      	bne.n	80163c2 <tcp_slowtmr+0x41a>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80163aa:	4b61      	ldr	r3, [pc, #388]	@ (8016530 <tcp_slowtmr+0x588>)
 80163ac:	681a      	ldr	r2, [r3, #0]
 80163ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163b0:	6a1b      	ldr	r3, [r3, #32]
 80163b2:	1ad3      	subs	r3, r2, r3
 80163b4:	2b28      	cmp	r3, #40	@ 0x28
 80163b6:	d904      	bls.n	80163c2 <tcp_slowtmr+0x41a>
        ++pcb_remove;
 80163b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163bc:	3301      	adds	r3, #1
 80163be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80163c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163c4:	7d1b      	ldrb	r3, [r3, #20]
 80163c6:	2b09      	cmp	r3, #9
 80163c8:	d10b      	bne.n	80163e2 <tcp_slowtmr+0x43a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80163ca:	4b59      	ldr	r3, [pc, #356]	@ (8016530 <tcp_slowtmr+0x588>)
 80163cc:	681a      	ldr	r2, [r3, #0]
 80163ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163d0:	6a1b      	ldr	r3, [r3, #32]
 80163d2:	1ad3      	subs	r3, r2, r3
 80163d4:	2bf0      	cmp	r3, #240	@ 0xf0
 80163d6:	d904      	bls.n	80163e2 <tcp_slowtmr+0x43a>
        ++pcb_remove;
 80163d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163dc:	3301      	adds	r3, #1
 80163de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80163e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d060      	beq.n	80164ac <tcp_slowtmr+0x504>
      tcp_err_fn err_fn = pcb->errf;
 80163ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80163f0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80163f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80163f4:	f000 fbfc 	bl	8016bf0 <tcp_pcb_purge>
      if (prev != NULL) {
 80163f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d010      	beq.n	8016420 <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80163fe:	4b4f      	ldr	r3, [pc, #316]	@ (801653c <tcp_slowtmr+0x594>)
 8016400:	681b      	ldr	r3, [r3, #0]
 8016402:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016404:	429a      	cmp	r2, r3
 8016406:	d106      	bne.n	8016416 <tcp_slowtmr+0x46e>
 8016408:	4b4d      	ldr	r3, [pc, #308]	@ (8016540 <tcp_slowtmr+0x598>)
 801640a:	f240 526d 	movw	r2, #1389	@ 0x56d
 801640e:	494d      	ldr	r1, [pc, #308]	@ (8016544 <tcp_slowtmr+0x59c>)
 8016410:	484d      	ldr	r0, [pc, #308]	@ (8016548 <tcp_slowtmr+0x5a0>)
 8016412:	f007 fead 	bl	801e170 <iprintf>
        prev->next = pcb->next;
 8016416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016418:	68da      	ldr	r2, [r3, #12]
 801641a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801641c:	60da      	str	r2, [r3, #12]
 801641e:	e00f      	b.n	8016440 <tcp_slowtmr+0x498>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8016420:	4b46      	ldr	r3, [pc, #280]	@ (801653c <tcp_slowtmr+0x594>)
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016426:	429a      	cmp	r2, r3
 8016428:	d006      	beq.n	8016438 <tcp_slowtmr+0x490>
 801642a:	4b45      	ldr	r3, [pc, #276]	@ (8016540 <tcp_slowtmr+0x598>)
 801642c:	f240 5271 	movw	r2, #1393	@ 0x571
 8016430:	4946      	ldr	r1, [pc, #280]	@ (801654c <tcp_slowtmr+0x5a4>)
 8016432:	4845      	ldr	r0, [pc, #276]	@ (8016548 <tcp_slowtmr+0x5a0>)
 8016434:	f007 fe9c 	bl	801e170 <iprintf>
        tcp_active_pcbs = pcb->next;
 8016438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801643a:	68db      	ldr	r3, [r3, #12]
 801643c:	4a3f      	ldr	r2, [pc, #252]	@ (801653c <tcp_slowtmr+0x594>)
 801643e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8016440:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016444:	2b00      	cmp	r3, #0
 8016446:	d013      	beq.n	8016470 <tcp_slowtmr+0x4c8>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8016448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801644a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801644c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801644e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016450:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8016452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016454:	3304      	adds	r3, #4
 8016456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016458:	8ad2      	ldrh	r2, [r2, #22]
 801645a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801645c:	8b09      	ldrh	r1, [r1, #24]
 801645e:	9102      	str	r1, [sp, #8]
 8016460:	9201      	str	r2, [sp, #4]
 8016462:	9300      	str	r3, [sp, #0]
 8016464:	462b      	mov	r3, r5
 8016466:	4622      	mov	r2, r4
 8016468:	4601      	mov	r1, r0
 801646a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801646c:	f004 f982 	bl	801a774 <tcp_rst>
      err_arg = pcb->callback_arg;
 8016470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016472:	691b      	ldr	r3, [r3, #16]
 8016474:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8016476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016478:	7d1b      	ldrb	r3, [r3, #20]
 801647a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801647c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801647e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8016480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016482:	68db      	ldr	r3, [r3, #12]
 8016484:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8016486:	6838      	ldr	r0, [r7, #0]
 8016488:	f7ff f9f0 	bl	801586c <tcp_free>
      tcp_active_pcbs_changed = 0;
 801648c:	4b30      	ldr	r3, [pc, #192]	@ (8016550 <tcp_slowtmr+0x5a8>)
 801648e:	2200      	movs	r2, #0
 8016490:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8016492:	68fb      	ldr	r3, [r7, #12]
 8016494:	2b00      	cmp	r3, #0
 8016496:	d004      	beq.n	80164a2 <tcp_slowtmr+0x4fa>
 8016498:	68fb      	ldr	r3, [r7, #12]
 801649a:	f06f 010c 	mvn.w	r1, #12
 801649e:	68b8      	ldr	r0, [r7, #8]
 80164a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80164a2:	4b2b      	ldr	r3, [pc, #172]	@ (8016550 <tcp_slowtmr+0x5a8>)
 80164a4:	781b      	ldrb	r3, [r3, #0]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d037      	beq.n	801651a <tcp_slowtmr+0x572>
        goto tcp_slowtmr_start;
 80164aa:	e590      	b.n	8015fce <tcp_slowtmr+0x26>
      prev = pcb;
 80164ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80164b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164b2:	68db      	ldr	r3, [r3, #12]
 80164b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80164b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164b8:	7f1b      	ldrb	r3, [r3, #28]
 80164ba:	3301      	adds	r3, #1
 80164bc:	b2da      	uxtb	r2, r3
 80164be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80164c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164c4:	7f1a      	ldrb	r2, [r3, #28]
 80164c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164c8:	7f5b      	ldrb	r3, [r3, #29]
 80164ca:	429a      	cmp	r2, r3
 80164cc:	d325      	bcc.n	801651a <tcp_slowtmr+0x572>
        prev->polltmr = 0;
 80164ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164d0:	2200      	movs	r2, #0
 80164d2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80164d4:	4b1e      	ldr	r3, [pc, #120]	@ (8016550 <tcp_slowtmr+0x5a8>)
 80164d6:	2200      	movs	r2, #0
 80164d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80164da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d00b      	beq.n	80164fc <tcp_slowtmr+0x554>
 80164e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80164ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164ec:	6912      	ldr	r2, [r2, #16]
 80164ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80164f0:	4610      	mov	r0, r2
 80164f2:	4798      	blx	r3
 80164f4:	4603      	mov	r3, r0
 80164f6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80164fa:	e002      	b.n	8016502 <tcp_slowtmr+0x55a>
 80164fc:	2300      	movs	r3, #0
 80164fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8016502:	4b13      	ldr	r3, [pc, #76]	@ (8016550 <tcp_slowtmr+0x5a8>)
 8016504:	781b      	ldrb	r3, [r3, #0]
 8016506:	2b00      	cmp	r3, #0
 8016508:	f47f ad60 	bne.w	8015fcc <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801650c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8016510:	2b00      	cmp	r3, #0
 8016512:	d102      	bne.n	801651a <tcp_slowtmr+0x572>
          tcp_output(prev);
 8016514:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016516:	f003 fb79 	bl	8019c0c <tcp_output>
  while (pcb != NULL) {
 801651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801651c:	2b00      	cmp	r3, #0
 801651e:	f47f ad5c 	bne.w	8015fda <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8016522:	2300      	movs	r3, #0
 8016524:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8016526:	4b0b      	ldr	r3, [pc, #44]	@ (8016554 <tcp_slowtmr+0x5ac>)
 8016528:	681b      	ldr	r3, [r3, #0]
 801652a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801652c:	e067      	b.n	80165fe <tcp_slowtmr+0x656>
 801652e:	bf00      	nop
 8016530:	20012b0c 	.word	0x20012b0c
 8016534:	10624dd3 	.word	0x10624dd3
 8016538:	000124f8 	.word	0x000124f8
 801653c:	20012b18 	.word	0x20012b18
 8016540:	080203a0 	.word	0x080203a0
 8016544:	080207d8 	.word	0x080207d8
 8016548:	080203e4 	.word	0x080203e4
 801654c:	08020804 	.word	0x08020804
 8016550:	20012b20 	.word	0x20012b20
 8016554:	20012b1c 	.word	0x20012b1c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801655a:	7d1b      	ldrb	r3, [r3, #20]
 801655c:	2b0a      	cmp	r3, #10
 801655e:	d006      	beq.n	801656e <tcp_slowtmr+0x5c6>
 8016560:	4b2b      	ldr	r3, [pc, #172]	@ (8016610 <tcp_slowtmr+0x668>)
 8016562:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8016566:	492b      	ldr	r1, [pc, #172]	@ (8016614 <tcp_slowtmr+0x66c>)
 8016568:	482b      	ldr	r0, [pc, #172]	@ (8016618 <tcp_slowtmr+0x670>)
 801656a:	f007 fe01 	bl	801e170 <iprintf>
    pcb_remove = 0;
 801656e:	2300      	movs	r3, #0
 8016570:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016574:	4b29      	ldr	r3, [pc, #164]	@ (801661c <tcp_slowtmr+0x674>)
 8016576:	681a      	ldr	r2, [r3, #0]
 8016578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801657a:	6a1b      	ldr	r3, [r3, #32]
 801657c:	1ad3      	subs	r3, r2, r3
 801657e:	2bf0      	cmp	r3, #240	@ 0xf0
 8016580:	d904      	bls.n	801658c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8016582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016586:	3301      	adds	r3, #1
 8016588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801658c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016590:	2b00      	cmp	r3, #0
 8016592:	d02f      	beq.n	80165f4 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8016594:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016596:	f000 fb2b 	bl	8016bf0 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801659a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801659c:	2b00      	cmp	r3, #0
 801659e:	d010      	beq.n	80165c2 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80165a0:	4b1f      	ldr	r3, [pc, #124]	@ (8016620 <tcp_slowtmr+0x678>)
 80165a2:	681b      	ldr	r3, [r3, #0]
 80165a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80165a6:	429a      	cmp	r2, r3
 80165a8:	d106      	bne.n	80165b8 <tcp_slowtmr+0x610>
 80165aa:	4b19      	ldr	r3, [pc, #100]	@ (8016610 <tcp_slowtmr+0x668>)
 80165ac:	f240 52af 	movw	r2, #1455	@ 0x5af
 80165b0:	491c      	ldr	r1, [pc, #112]	@ (8016624 <tcp_slowtmr+0x67c>)
 80165b2:	4819      	ldr	r0, [pc, #100]	@ (8016618 <tcp_slowtmr+0x670>)
 80165b4:	f007 fddc 	bl	801e170 <iprintf>
        prev->next = pcb->next;
 80165b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165ba:	68da      	ldr	r2, [r3, #12]
 80165bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165be:	60da      	str	r2, [r3, #12]
 80165c0:	e00f      	b.n	80165e2 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80165c2:	4b17      	ldr	r3, [pc, #92]	@ (8016620 <tcp_slowtmr+0x678>)
 80165c4:	681b      	ldr	r3, [r3, #0]
 80165c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80165c8:	429a      	cmp	r2, r3
 80165ca:	d006      	beq.n	80165da <tcp_slowtmr+0x632>
 80165cc:	4b10      	ldr	r3, [pc, #64]	@ (8016610 <tcp_slowtmr+0x668>)
 80165ce:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80165d2:	4915      	ldr	r1, [pc, #84]	@ (8016628 <tcp_slowtmr+0x680>)
 80165d4:	4810      	ldr	r0, [pc, #64]	@ (8016618 <tcp_slowtmr+0x670>)
 80165d6:	f007 fdcb 	bl	801e170 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80165da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165dc:	68db      	ldr	r3, [r3, #12]
 80165de:	4a10      	ldr	r2, [pc, #64]	@ (8016620 <tcp_slowtmr+0x678>)
 80165e0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80165e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165e4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80165e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165e8:	68db      	ldr	r3, [r3, #12]
 80165ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80165ec:	69f8      	ldr	r0, [r7, #28]
 80165ee:	f7ff f93d 	bl	801586c <tcp_free>
 80165f2:	e004      	b.n	80165fe <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80165f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80165f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165fa:	68db      	ldr	r3, [r3, #12]
 80165fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80165fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016600:	2b00      	cmp	r3, #0
 8016602:	d1a9      	bne.n	8016558 <tcp_slowtmr+0x5b0>
    }
  }
}
 8016604:	bf00      	nop
 8016606:	bf00      	nop
 8016608:	3730      	adds	r7, #48	@ 0x30
 801660a:	46bd      	mov	sp, r7
 801660c:	bdb0      	pop	{r4, r5, r7, pc}
 801660e:	bf00      	nop
 8016610:	080203a0 	.word	0x080203a0
 8016614:	08020830 	.word	0x08020830
 8016618:	080203e4 	.word	0x080203e4
 801661c:	20012b0c 	.word	0x20012b0c
 8016620:	20012b1c 	.word	0x20012b1c
 8016624:	08020860 	.word	0x08020860
 8016628:	08020888 	.word	0x08020888

0801662c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801662c:	b580      	push	{r7, lr}
 801662e:	b082      	sub	sp, #8
 8016630:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8016632:	4b2d      	ldr	r3, [pc, #180]	@ (80166e8 <tcp_fasttmr+0xbc>)
 8016634:	781b      	ldrb	r3, [r3, #0]
 8016636:	3301      	adds	r3, #1
 8016638:	b2da      	uxtb	r2, r3
 801663a:	4b2b      	ldr	r3, [pc, #172]	@ (80166e8 <tcp_fasttmr+0xbc>)
 801663c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801663e:	4b2b      	ldr	r3, [pc, #172]	@ (80166ec <tcp_fasttmr+0xc0>)
 8016640:	681b      	ldr	r3, [r3, #0]
 8016642:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016644:	e048      	b.n	80166d8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	7f9a      	ldrb	r2, [r3, #30]
 801664a:	4b27      	ldr	r3, [pc, #156]	@ (80166e8 <tcp_fasttmr+0xbc>)
 801664c:	781b      	ldrb	r3, [r3, #0]
 801664e:	429a      	cmp	r2, r3
 8016650:	d03f      	beq.n	80166d2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8016652:	4b25      	ldr	r3, [pc, #148]	@ (80166e8 <tcp_fasttmr+0xbc>)
 8016654:	781a      	ldrb	r2, [r3, #0]
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	8b5b      	ldrh	r3, [r3, #26]
 801665e:	f003 0301 	and.w	r3, r3, #1
 8016662:	2b00      	cmp	r3, #0
 8016664:	d010      	beq.n	8016688 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	8b5b      	ldrh	r3, [r3, #26]
 801666a:	f043 0302 	orr.w	r3, r3, #2
 801666e:	b29a      	uxth	r2, r3
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8016674:	6878      	ldr	r0, [r7, #4]
 8016676:	f003 fac9 	bl	8019c0c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	8b5b      	ldrh	r3, [r3, #26]
 801667e:	f023 0303 	bic.w	r3, r3, #3
 8016682:	b29a      	uxth	r2, r3
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	8b5b      	ldrh	r3, [r3, #26]
 801668c:	f003 0308 	and.w	r3, r3, #8
 8016690:	2b00      	cmp	r3, #0
 8016692:	d009      	beq.n	80166a8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	8b5b      	ldrh	r3, [r3, #26]
 8016698:	f023 0308 	bic.w	r3, r3, #8
 801669c:	b29a      	uxth	r2, r3
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80166a2:	6878      	ldr	r0, [r7, #4]
 80166a4:	f7ff fa76 	bl	8015b94 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	68db      	ldr	r3, [r3, #12]
 80166ac:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d00a      	beq.n	80166cc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80166b6:	4b0e      	ldr	r3, [pc, #56]	@ (80166f0 <tcp_fasttmr+0xc4>)
 80166b8:	2200      	movs	r2, #0
 80166ba:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	f000 f819 	bl	80166f4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80166c2:	4b0b      	ldr	r3, [pc, #44]	@ (80166f0 <tcp_fasttmr+0xc4>)
 80166c4:	781b      	ldrb	r3, [r3, #0]
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	d000      	beq.n	80166cc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80166ca:	e7b8      	b.n	801663e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80166cc:	683b      	ldr	r3, [r7, #0]
 80166ce:	607b      	str	r3, [r7, #4]
 80166d0:	e002      	b.n	80166d8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	68db      	ldr	r3, [r3, #12]
 80166d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	2b00      	cmp	r3, #0
 80166dc:	d1b3      	bne.n	8016646 <tcp_fasttmr+0x1a>
    }
  }
}
 80166de:	bf00      	nop
 80166e0:	bf00      	nop
 80166e2:	3708      	adds	r7, #8
 80166e4:	46bd      	mov	sp, r7
 80166e6:	bd80      	pop	{r7, pc}
 80166e8:	20012b22 	.word	0x20012b22
 80166ec:	20012b18 	.word	0x20012b18
 80166f0:	20012b20 	.word	0x20012b20

080166f4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80166f4:	b590      	push	{r4, r7, lr}
 80166f6:	b085      	sub	sp, #20
 80166f8:	af00      	add	r7, sp, #0
 80166fa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d109      	bne.n	8016716 <tcp_process_refused_data+0x22>
 8016702:	4b37      	ldr	r3, [pc, #220]	@ (80167e0 <tcp_process_refused_data+0xec>)
 8016704:	f240 6209 	movw	r2, #1545	@ 0x609
 8016708:	4936      	ldr	r1, [pc, #216]	@ (80167e4 <tcp_process_refused_data+0xf0>)
 801670a:	4837      	ldr	r0, [pc, #220]	@ (80167e8 <tcp_process_refused_data+0xf4>)
 801670c:	f007 fd30 	bl	801e170 <iprintf>
 8016710:	f06f 030f 	mvn.w	r3, #15
 8016714:	e060      	b.n	80167d8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801671a:	7b5b      	ldrb	r3, [r3, #13]
 801671c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016722:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	2200      	movs	r2, #0
 8016728:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016730:	2b00      	cmp	r3, #0
 8016732:	d00b      	beq.n	801674c <tcp_process_refused_data+0x58>
 8016734:	687b      	ldr	r3, [r7, #4]
 8016736:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	6918      	ldr	r0, [r3, #16]
 801673e:	2300      	movs	r3, #0
 8016740:	68ba      	ldr	r2, [r7, #8]
 8016742:	6879      	ldr	r1, [r7, #4]
 8016744:	47a0      	blx	r4
 8016746:	4603      	mov	r3, r0
 8016748:	73fb      	strb	r3, [r7, #15]
 801674a:	e007      	b.n	801675c <tcp_process_refused_data+0x68>
 801674c:	2300      	movs	r3, #0
 801674e:	68ba      	ldr	r2, [r7, #8]
 8016750:	6879      	ldr	r1, [r7, #4]
 8016752:	2000      	movs	r0, #0
 8016754:	f000 f8a4 	bl	80168a0 <tcp_recv_null>
 8016758:	4603      	mov	r3, r0
 801675a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801675c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d12a      	bne.n	80167ba <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8016764:	7bbb      	ldrb	r3, [r7, #14]
 8016766:	f003 0320 	and.w	r3, r3, #32
 801676a:	2b00      	cmp	r3, #0
 801676c:	d033      	beq.n	80167d6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016772:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016776:	d005      	beq.n	8016784 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801677c:	3301      	adds	r3, #1
 801677e:	b29a      	uxth	r2, r3
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801678a:	2b00      	cmp	r3, #0
 801678c:	d00b      	beq.n	80167a6 <tcp_process_refused_data+0xb2>
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	6918      	ldr	r0, [r3, #16]
 8016798:	2300      	movs	r3, #0
 801679a:	2200      	movs	r2, #0
 801679c:	6879      	ldr	r1, [r7, #4]
 801679e:	47a0      	blx	r4
 80167a0:	4603      	mov	r3, r0
 80167a2:	73fb      	strb	r3, [r7, #15]
 80167a4:	e001      	b.n	80167aa <tcp_process_refused_data+0xb6>
 80167a6:	2300      	movs	r3, #0
 80167a8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80167aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80167ae:	f113 0f0d 	cmn.w	r3, #13
 80167b2:	d110      	bne.n	80167d6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80167b4:	f06f 030c 	mvn.w	r3, #12
 80167b8:	e00e      	b.n	80167d8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80167ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80167be:	f113 0f0d 	cmn.w	r3, #13
 80167c2:	d102      	bne.n	80167ca <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80167c4:	f06f 030c 	mvn.w	r3, #12
 80167c8:	e006      	b.n	80167d8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	68ba      	ldr	r2, [r7, #8]
 80167ce:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80167d0:	f06f 0304 	mvn.w	r3, #4
 80167d4:	e000      	b.n	80167d8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80167d6:	2300      	movs	r3, #0
}
 80167d8:	4618      	mov	r0, r3
 80167da:	3714      	adds	r7, #20
 80167dc:	46bd      	mov	sp, r7
 80167de:	bd90      	pop	{r4, r7, pc}
 80167e0:	080203a0 	.word	0x080203a0
 80167e4:	080208b0 	.word	0x080208b0
 80167e8:	080203e4 	.word	0x080203e4

080167ec <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80167ec:	b580      	push	{r7, lr}
 80167ee:	b084      	sub	sp, #16
 80167f0:	af00      	add	r7, sp, #0
 80167f2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80167f4:	e007      	b.n	8016806 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	681b      	ldr	r3, [r3, #0]
 80167fa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80167fc:	6878      	ldr	r0, [r7, #4]
 80167fe:	f000 f80a 	bl	8016816 <tcp_seg_free>
    seg = next;
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	2b00      	cmp	r3, #0
 801680a:	d1f4      	bne.n	80167f6 <tcp_segs_free+0xa>
  }
}
 801680c:	bf00      	nop
 801680e:	bf00      	nop
 8016810:	3710      	adds	r7, #16
 8016812:	46bd      	mov	sp, r7
 8016814:	bd80      	pop	{r7, pc}

08016816 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8016816:	b580      	push	{r7, lr}
 8016818:	b082      	sub	sp, #8
 801681a:	af00      	add	r7, sp, #0
 801681c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801681e:	687b      	ldr	r3, [r7, #4]
 8016820:	2b00      	cmp	r3, #0
 8016822:	d00c      	beq.n	801683e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8016824:	687b      	ldr	r3, [r7, #4]
 8016826:	685b      	ldr	r3, [r3, #4]
 8016828:	2b00      	cmp	r3, #0
 801682a:	d004      	beq.n	8016836 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	685b      	ldr	r3, [r3, #4]
 8016830:	4618      	mov	r0, r3
 8016832:	f7fe fccd 	bl	80151d0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8016836:	6879      	ldr	r1, [r7, #4]
 8016838:	2003      	movs	r0, #3
 801683a:	f7fd fe25 	bl	8014488 <memp_free>
  }
}
 801683e:	bf00      	nop
 8016840:	3708      	adds	r7, #8
 8016842:	46bd      	mov	sp, r7
 8016844:	bd80      	pop	{r7, pc}
	...

08016848 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8016848:	b580      	push	{r7, lr}
 801684a:	b084      	sub	sp, #16
 801684c:	af00      	add	r7, sp, #0
 801684e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	2b00      	cmp	r3, #0
 8016854:	d106      	bne.n	8016864 <tcp_seg_copy+0x1c>
 8016856:	4b0f      	ldr	r3, [pc, #60]	@ (8016894 <tcp_seg_copy+0x4c>)
 8016858:	f240 6282 	movw	r2, #1666	@ 0x682
 801685c:	490e      	ldr	r1, [pc, #56]	@ (8016898 <tcp_seg_copy+0x50>)
 801685e:	480f      	ldr	r0, [pc, #60]	@ (801689c <tcp_seg_copy+0x54>)
 8016860:	f007 fc86 	bl	801e170 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8016864:	2003      	movs	r0, #3
 8016866:	f7fd fd99 	bl	801439c <memp_malloc>
 801686a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	2b00      	cmp	r3, #0
 8016870:	d101      	bne.n	8016876 <tcp_seg_copy+0x2e>
    return NULL;
 8016872:	2300      	movs	r3, #0
 8016874:	e00a      	b.n	801688c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8016876:	2210      	movs	r2, #16
 8016878:	6879      	ldr	r1, [r7, #4]
 801687a:	68f8      	ldr	r0, [r7, #12]
 801687c:	f007 ffa3 	bl	801e7c6 <memcpy>
  pbuf_ref(cseg->p);
 8016880:	68fb      	ldr	r3, [r7, #12]
 8016882:	685b      	ldr	r3, [r3, #4]
 8016884:	4618      	mov	r0, r3
 8016886:	f7fe fd49 	bl	801531c <pbuf_ref>
  return cseg;
 801688a:	68fb      	ldr	r3, [r7, #12]
}
 801688c:	4618      	mov	r0, r3
 801688e:	3710      	adds	r7, #16
 8016890:	46bd      	mov	sp, r7
 8016892:	bd80      	pop	{r7, pc}
 8016894:	080203a0 	.word	0x080203a0
 8016898:	080208f4 	.word	0x080208f4
 801689c:	080203e4 	.word	0x080203e4

080168a0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b084      	sub	sp, #16
 80168a4:	af00      	add	r7, sp, #0
 80168a6:	60f8      	str	r0, [r7, #12]
 80168a8:	60b9      	str	r1, [r7, #8]
 80168aa:	607a      	str	r2, [r7, #4]
 80168ac:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80168ae:	68bb      	ldr	r3, [r7, #8]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d109      	bne.n	80168c8 <tcp_recv_null+0x28>
 80168b4:	4b12      	ldr	r3, [pc, #72]	@ (8016900 <tcp_recv_null+0x60>)
 80168b6:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80168ba:	4912      	ldr	r1, [pc, #72]	@ (8016904 <tcp_recv_null+0x64>)
 80168bc:	4812      	ldr	r0, [pc, #72]	@ (8016908 <tcp_recv_null+0x68>)
 80168be:	f007 fc57 	bl	801e170 <iprintf>
 80168c2:	f06f 030f 	mvn.w	r3, #15
 80168c6:	e016      	b.n	80168f6 <tcp_recv_null+0x56>

  if (p != NULL) {
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	d009      	beq.n	80168e2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	891b      	ldrh	r3, [r3, #8]
 80168d2:	4619      	mov	r1, r3
 80168d4:	68b8      	ldr	r0, [r7, #8]
 80168d6:	f7ff fb17 	bl	8015f08 <tcp_recved>
    pbuf_free(p);
 80168da:	6878      	ldr	r0, [r7, #4]
 80168dc:	f7fe fc78 	bl	80151d0 <pbuf_free>
 80168e0:	e008      	b.n	80168f4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80168e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d104      	bne.n	80168f4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80168ea:	68b8      	ldr	r0, [r7, #8]
 80168ec:	f7ff f9bc 	bl	8015c68 <tcp_close>
 80168f0:	4603      	mov	r3, r0
 80168f2:	e000      	b.n	80168f6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80168f4:	2300      	movs	r3, #0
}
 80168f6:	4618      	mov	r0, r3
 80168f8:	3710      	adds	r7, #16
 80168fa:	46bd      	mov	sp, r7
 80168fc:	bd80      	pop	{r7, pc}
 80168fe:	bf00      	nop
 8016900:	080203a0 	.word	0x080203a0
 8016904:	08020910 	.word	0x08020910
 8016908:	080203e4 	.word	0x080203e4

0801690c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801690c:	b580      	push	{r7, lr}
 801690e:	b086      	sub	sp, #24
 8016910:	af00      	add	r7, sp, #0
 8016912:	4603      	mov	r3, r0
 8016914:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8016916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801691a:	2b00      	cmp	r3, #0
 801691c:	db01      	blt.n	8016922 <tcp_kill_prio+0x16>
 801691e:	79fb      	ldrb	r3, [r7, #7]
 8016920:	e000      	b.n	8016924 <tcp_kill_prio+0x18>
 8016922:	237f      	movs	r3, #127	@ 0x7f
 8016924:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8016926:	7afb      	ldrb	r3, [r7, #11]
 8016928:	2b00      	cmp	r3, #0
 801692a:	d034      	beq.n	8016996 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801692c:	7afb      	ldrb	r3, [r7, #11]
 801692e:	3b01      	subs	r3, #1
 8016930:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8016932:	2300      	movs	r3, #0
 8016934:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8016936:	2300      	movs	r3, #0
 8016938:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801693a:	4b19      	ldr	r3, [pc, #100]	@ (80169a0 <tcp_kill_prio+0x94>)
 801693c:	681b      	ldr	r3, [r3, #0]
 801693e:	617b      	str	r3, [r7, #20]
 8016940:	e01f      	b.n	8016982 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8016942:	697b      	ldr	r3, [r7, #20]
 8016944:	7d5b      	ldrb	r3, [r3, #21]
 8016946:	7afa      	ldrb	r2, [r7, #11]
 8016948:	429a      	cmp	r2, r3
 801694a:	d80c      	bhi.n	8016966 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801694c:	697b      	ldr	r3, [r7, #20]
 801694e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8016950:	7afa      	ldrb	r2, [r7, #11]
 8016952:	429a      	cmp	r2, r3
 8016954:	d112      	bne.n	801697c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8016956:	4b13      	ldr	r3, [pc, #76]	@ (80169a4 <tcp_kill_prio+0x98>)
 8016958:	681a      	ldr	r2, [r3, #0]
 801695a:	697b      	ldr	r3, [r7, #20]
 801695c:	6a1b      	ldr	r3, [r3, #32]
 801695e:	1ad3      	subs	r3, r2, r3
 8016960:	68fa      	ldr	r2, [r7, #12]
 8016962:	429a      	cmp	r2, r3
 8016964:	d80a      	bhi.n	801697c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8016966:	4b0f      	ldr	r3, [pc, #60]	@ (80169a4 <tcp_kill_prio+0x98>)
 8016968:	681a      	ldr	r2, [r3, #0]
 801696a:	697b      	ldr	r3, [r7, #20]
 801696c:	6a1b      	ldr	r3, [r3, #32]
 801696e:	1ad3      	subs	r3, r2, r3
 8016970:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8016972:	697b      	ldr	r3, [r7, #20]
 8016974:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8016976:	697b      	ldr	r3, [r7, #20]
 8016978:	7d5b      	ldrb	r3, [r3, #21]
 801697a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801697c:	697b      	ldr	r3, [r7, #20]
 801697e:	68db      	ldr	r3, [r3, #12]
 8016980:	617b      	str	r3, [r7, #20]
 8016982:	697b      	ldr	r3, [r7, #20]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d1dc      	bne.n	8016942 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8016988:	693b      	ldr	r3, [r7, #16]
 801698a:	2b00      	cmp	r3, #0
 801698c:	d004      	beq.n	8016998 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801698e:	6938      	ldr	r0, [r7, #16]
 8016990:	f7ff fa54 	bl	8015e3c <tcp_abort>
 8016994:	e000      	b.n	8016998 <tcp_kill_prio+0x8c>
    return;
 8016996:	bf00      	nop
  }
}
 8016998:	3718      	adds	r7, #24
 801699a:	46bd      	mov	sp, r7
 801699c:	bd80      	pop	{r7, pc}
 801699e:	bf00      	nop
 80169a0:	20012b18 	.word	0x20012b18
 80169a4:	20012b0c 	.word	0x20012b0c

080169a8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80169a8:	b580      	push	{r7, lr}
 80169aa:	b086      	sub	sp, #24
 80169ac:	af00      	add	r7, sp, #0
 80169ae:	4603      	mov	r3, r0
 80169b0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80169b2:	79fb      	ldrb	r3, [r7, #7]
 80169b4:	2b08      	cmp	r3, #8
 80169b6:	d009      	beq.n	80169cc <tcp_kill_state+0x24>
 80169b8:	79fb      	ldrb	r3, [r7, #7]
 80169ba:	2b09      	cmp	r3, #9
 80169bc:	d006      	beq.n	80169cc <tcp_kill_state+0x24>
 80169be:	4b1a      	ldr	r3, [pc, #104]	@ (8016a28 <tcp_kill_state+0x80>)
 80169c0:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 80169c4:	4919      	ldr	r1, [pc, #100]	@ (8016a2c <tcp_kill_state+0x84>)
 80169c6:	481a      	ldr	r0, [pc, #104]	@ (8016a30 <tcp_kill_state+0x88>)
 80169c8:	f007 fbd2 	bl	801e170 <iprintf>

  inactivity = 0;
 80169cc:	2300      	movs	r3, #0
 80169ce:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80169d0:	2300      	movs	r3, #0
 80169d2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80169d4:	4b17      	ldr	r3, [pc, #92]	@ (8016a34 <tcp_kill_state+0x8c>)
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	617b      	str	r3, [r7, #20]
 80169da:	e017      	b.n	8016a0c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80169dc:	697b      	ldr	r3, [r7, #20]
 80169de:	7d1b      	ldrb	r3, [r3, #20]
 80169e0:	79fa      	ldrb	r2, [r7, #7]
 80169e2:	429a      	cmp	r2, r3
 80169e4:	d10f      	bne.n	8016a06 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80169e6:	4b14      	ldr	r3, [pc, #80]	@ (8016a38 <tcp_kill_state+0x90>)
 80169e8:	681a      	ldr	r2, [r3, #0]
 80169ea:	697b      	ldr	r3, [r7, #20]
 80169ec:	6a1b      	ldr	r3, [r3, #32]
 80169ee:	1ad3      	subs	r3, r2, r3
 80169f0:	68fa      	ldr	r2, [r7, #12]
 80169f2:	429a      	cmp	r2, r3
 80169f4:	d807      	bhi.n	8016a06 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80169f6:	4b10      	ldr	r3, [pc, #64]	@ (8016a38 <tcp_kill_state+0x90>)
 80169f8:	681a      	ldr	r2, [r3, #0]
 80169fa:	697b      	ldr	r3, [r7, #20]
 80169fc:	6a1b      	ldr	r3, [r3, #32]
 80169fe:	1ad3      	subs	r3, r2, r3
 8016a00:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8016a02:	697b      	ldr	r3, [r7, #20]
 8016a04:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016a06:	697b      	ldr	r3, [r7, #20]
 8016a08:	68db      	ldr	r3, [r3, #12]
 8016a0a:	617b      	str	r3, [r7, #20]
 8016a0c:	697b      	ldr	r3, [r7, #20]
 8016a0e:	2b00      	cmp	r3, #0
 8016a10:	d1e4      	bne.n	80169dc <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8016a12:	693b      	ldr	r3, [r7, #16]
 8016a14:	2b00      	cmp	r3, #0
 8016a16:	d003      	beq.n	8016a20 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8016a18:	2100      	movs	r1, #0
 8016a1a:	6938      	ldr	r0, [r7, #16]
 8016a1c:	f7ff f950 	bl	8015cc0 <tcp_abandon>
  }
}
 8016a20:	bf00      	nop
 8016a22:	3718      	adds	r7, #24
 8016a24:	46bd      	mov	sp, r7
 8016a26:	bd80      	pop	{r7, pc}
 8016a28:	080203a0 	.word	0x080203a0
 8016a2c:	0802092c 	.word	0x0802092c
 8016a30:	080203e4 	.word	0x080203e4
 8016a34:	20012b18 	.word	0x20012b18
 8016a38:	20012b0c 	.word	0x20012b0c

08016a3c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	b084      	sub	sp, #16
 8016a40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8016a42:	2300      	movs	r3, #0
 8016a44:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8016a46:	2300      	movs	r3, #0
 8016a48:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016a4a:	4b12      	ldr	r3, [pc, #72]	@ (8016a94 <tcp_kill_timewait+0x58>)
 8016a4c:	681b      	ldr	r3, [r3, #0]
 8016a4e:	60fb      	str	r3, [r7, #12]
 8016a50:	e012      	b.n	8016a78 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8016a52:	4b11      	ldr	r3, [pc, #68]	@ (8016a98 <tcp_kill_timewait+0x5c>)
 8016a54:	681a      	ldr	r2, [r3, #0]
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	6a1b      	ldr	r3, [r3, #32]
 8016a5a:	1ad3      	subs	r3, r2, r3
 8016a5c:	687a      	ldr	r2, [r7, #4]
 8016a5e:	429a      	cmp	r2, r3
 8016a60:	d807      	bhi.n	8016a72 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8016a62:	4b0d      	ldr	r3, [pc, #52]	@ (8016a98 <tcp_kill_timewait+0x5c>)
 8016a64:	681a      	ldr	r2, [r3, #0]
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	6a1b      	ldr	r3, [r3, #32]
 8016a6a:	1ad3      	subs	r3, r2, r3
 8016a6c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8016a6e:	68fb      	ldr	r3, [r7, #12]
 8016a70:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016a72:	68fb      	ldr	r3, [r7, #12]
 8016a74:	68db      	ldr	r3, [r3, #12]
 8016a76:	60fb      	str	r3, [r7, #12]
 8016a78:	68fb      	ldr	r3, [r7, #12]
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d1e9      	bne.n	8016a52 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8016a7e:	68bb      	ldr	r3, [r7, #8]
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	d002      	beq.n	8016a8a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016a84:	68b8      	ldr	r0, [r7, #8]
 8016a86:	f7ff f9d9 	bl	8015e3c <tcp_abort>
  }
}
 8016a8a:	bf00      	nop
 8016a8c:	3710      	adds	r7, #16
 8016a8e:	46bd      	mov	sp, r7
 8016a90:	bd80      	pop	{r7, pc}
 8016a92:	bf00      	nop
 8016a94:	20012b1c 	.word	0x20012b1c
 8016a98:	20012b0c 	.word	0x20012b0c

08016a9c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8016a9c:	b580      	push	{r7, lr}
 8016a9e:	b082      	sub	sp, #8
 8016aa0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8016aa2:	4b10      	ldr	r3, [pc, #64]	@ (8016ae4 <tcp_handle_closepend+0x48>)
 8016aa4:	681b      	ldr	r3, [r3, #0]
 8016aa6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016aa8:	e014      	b.n	8016ad4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8016aaa:	687b      	ldr	r3, [r7, #4]
 8016aac:	68db      	ldr	r3, [r3, #12]
 8016aae:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	8b5b      	ldrh	r3, [r3, #26]
 8016ab4:	f003 0308 	and.w	r3, r3, #8
 8016ab8:	2b00      	cmp	r3, #0
 8016aba:	d009      	beq.n	8016ad0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	8b5b      	ldrh	r3, [r3, #26]
 8016ac0:	f023 0308 	bic.w	r3, r3, #8
 8016ac4:	b29a      	uxth	r2, r3
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8016aca:	6878      	ldr	r0, [r7, #4]
 8016acc:	f7ff f862 	bl	8015b94 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8016ad0:	683b      	ldr	r3, [r7, #0]
 8016ad2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d1e7      	bne.n	8016aaa <tcp_handle_closepend+0xe>
  }
}
 8016ada:	bf00      	nop
 8016adc:	bf00      	nop
 8016ade:	3708      	adds	r7, #8
 8016ae0:	46bd      	mov	sp, r7
 8016ae2:	bd80      	pop	{r7, pc}
 8016ae4:	20012b18 	.word	0x20012b18

08016ae8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8016ae8:	b580      	push	{r7, lr}
 8016aea:	b084      	sub	sp, #16
 8016aec:	af00      	add	r7, sp, #0
 8016aee:	4603      	mov	r3, r0
 8016af0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016af2:	2001      	movs	r0, #1
 8016af4:	f7fd fc52 	bl	801439c <memp_malloc>
 8016af8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d126      	bne.n	8016b4e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8016b00:	f7ff ffcc 	bl	8016a9c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8016b04:	f7ff ff9a 	bl	8016a3c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016b08:	2001      	movs	r0, #1
 8016b0a:	f7fd fc47 	bl	801439c <memp_malloc>
 8016b0e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8016b10:	68fb      	ldr	r3, [r7, #12]
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d11b      	bne.n	8016b4e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8016b16:	2009      	movs	r0, #9
 8016b18:	f7ff ff46 	bl	80169a8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016b1c:	2001      	movs	r0, #1
 8016b1e:	f7fd fc3d 	bl	801439c <memp_malloc>
 8016b22:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8016b24:	68fb      	ldr	r3, [r7, #12]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d111      	bne.n	8016b4e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016b2a:	2008      	movs	r0, #8
 8016b2c:	f7ff ff3c 	bl	80169a8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016b30:	2001      	movs	r0, #1
 8016b32:	f7fd fc33 	bl	801439c <memp_malloc>
 8016b36:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8016b38:	68fb      	ldr	r3, [r7, #12]
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	d107      	bne.n	8016b4e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8016b3e:	79fb      	ldrb	r3, [r7, #7]
 8016b40:	4618      	mov	r0, r3
 8016b42:	f7ff fee3 	bl	801690c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016b46:	2001      	movs	r0, #1
 8016b48:	f7fd fc28 	bl	801439c <memp_malloc>
 8016b4c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016b4e:	68fb      	ldr	r3, [r7, #12]
 8016b50:	2b00      	cmp	r3, #0
 8016b52:	d03f      	beq.n	8016bd4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8016b54:	229c      	movs	r2, #156	@ 0x9c
 8016b56:	2100      	movs	r1, #0
 8016b58:	68f8      	ldr	r0, [r7, #12]
 8016b5a:	f007 fc9d 	bl	801e498 <memset>
    pcb->prio = prio;
 8016b5e:	68fb      	ldr	r3, [r7, #12]
 8016b60:	79fa      	ldrb	r2, [r7, #7]
 8016b62:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8016b64:	68fb      	ldr	r3, [r7, #12]
 8016b66:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8016b6a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016b6e:	68fb      	ldr	r3, [r7, #12]
 8016b70:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8016b74:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8016b76:	68fb      	ldr	r3, [r7, #12]
 8016b78:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016b7a:	68fb      	ldr	r3, [r7, #12]
 8016b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8016b7e:	68fb      	ldr	r3, [r7, #12]
 8016b80:	22ff      	movs	r2, #255	@ 0xff
 8016b82:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8016b84:	68fb      	ldr	r3, [r7, #12]
 8016b86:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8016b8a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016b8c:	68fb      	ldr	r3, [r7, #12]
 8016b8e:	2206      	movs	r2, #6
 8016b90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8016b94:	68fb      	ldr	r3, [r7, #12]
 8016b96:	2206      	movs	r2, #6
 8016b98:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8016b9a:	68fb      	ldr	r3, [r7, #12]
 8016b9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ba0:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8016ba2:	68fb      	ldr	r3, [r7, #12]
 8016ba4:	2201      	movs	r2, #1
 8016ba6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8016baa:	4b0d      	ldr	r3, [pc, #52]	@ (8016be0 <tcp_alloc+0xf8>)
 8016bac:	681a      	ldr	r2, [r3, #0]
 8016bae:	68fb      	ldr	r3, [r7, #12]
 8016bb0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8016bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8016be4 <tcp_alloc+0xfc>)
 8016bb4:	781a      	ldrb	r2, [r3, #0]
 8016bb6:	68fb      	ldr	r3, [r7, #12]
 8016bb8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8016bba:	68fb      	ldr	r3, [r7, #12]
 8016bbc:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8016bc0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8016bc4:	68fb      	ldr	r3, [r7, #12]
 8016bc6:	4a08      	ldr	r2, [pc, #32]	@ (8016be8 <tcp_alloc+0x100>)
 8016bc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	4a07      	ldr	r2, [pc, #28]	@ (8016bec <tcp_alloc+0x104>)
 8016bd0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8016bd4:	68fb      	ldr	r3, [r7, #12]
}
 8016bd6:	4618      	mov	r0, r3
 8016bd8:	3710      	adds	r7, #16
 8016bda:	46bd      	mov	sp, r7
 8016bdc:	bd80      	pop	{r7, pc}
 8016bde:	bf00      	nop
 8016be0:	20012b0c 	.word	0x20012b0c
 8016be4:	20012b22 	.word	0x20012b22
 8016be8:	080168a1 	.word	0x080168a1
 8016bec:	006ddd00 	.word	0x006ddd00

08016bf0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016bf0:	b580      	push	{r7, lr}
 8016bf2:	b082      	sub	sp, #8
 8016bf4:	af00      	add	r7, sp, #0
 8016bf6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d107      	bne.n	8016c0e <tcp_pcb_purge+0x1e>
 8016bfe:	4b21      	ldr	r3, [pc, #132]	@ (8016c84 <tcp_pcb_purge+0x94>)
 8016c00:	f640 0251 	movw	r2, #2129	@ 0x851
 8016c04:	4920      	ldr	r1, [pc, #128]	@ (8016c88 <tcp_pcb_purge+0x98>)
 8016c06:	4821      	ldr	r0, [pc, #132]	@ (8016c8c <tcp_pcb_purge+0x9c>)
 8016c08:	f007 fab2 	bl	801e170 <iprintf>
 8016c0c:	e037      	b.n	8016c7e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	7d1b      	ldrb	r3, [r3, #20]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d033      	beq.n	8016c7e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016c1a:	2b0a      	cmp	r3, #10
 8016c1c:	d02f      	beq.n	8016c7e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8016c22:	2b01      	cmp	r3, #1
 8016c24:	d02b      	beq.n	8016c7e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d007      	beq.n	8016c3e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016c2e:	687b      	ldr	r3, [r7, #4]
 8016c30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c32:	4618      	mov	r0, r3
 8016c34:	f7fe facc 	bl	80151d0 <pbuf_free>
      pcb->refused_data = NULL;
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	2200      	movs	r2, #0
 8016c3c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	d002      	beq.n	8016c4c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8016c46:	6878      	ldr	r0, [r7, #4]
 8016c48:	f000 f986 	bl	8016f58 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016c52:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016c58:	4618      	mov	r0, r3
 8016c5a:	f7ff fdc7 	bl	80167ec <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8016c5e:	687b      	ldr	r3, [r7, #4]
 8016c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016c62:	4618      	mov	r0, r3
 8016c64:	f7ff fdc2 	bl	80167ec <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	2200      	movs	r2, #0
 8016c6c:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8016c72:	687b      	ldr	r3, [r7, #4]
 8016c74:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	2200      	movs	r2, #0
 8016c7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8016c7e:	3708      	adds	r7, #8
 8016c80:	46bd      	mov	sp, r7
 8016c82:	bd80      	pop	{r7, pc}
 8016c84:	080203a0 	.word	0x080203a0
 8016c88:	080209ec 	.word	0x080209ec
 8016c8c:	080203e4 	.word	0x080203e4

08016c90 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8016c90:	b580      	push	{r7, lr}
 8016c92:	b084      	sub	sp, #16
 8016c94:	af00      	add	r7, sp, #0
 8016c96:	6078      	str	r0, [r7, #4]
 8016c98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016c9a:	683b      	ldr	r3, [r7, #0]
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	d106      	bne.n	8016cae <tcp_pcb_remove+0x1e>
 8016ca0:	4b3e      	ldr	r3, [pc, #248]	@ (8016d9c <tcp_pcb_remove+0x10c>)
 8016ca2:	f640 0283 	movw	r2, #2179	@ 0x883
 8016ca6:	493e      	ldr	r1, [pc, #248]	@ (8016da0 <tcp_pcb_remove+0x110>)
 8016ca8:	483e      	ldr	r0, [pc, #248]	@ (8016da4 <tcp_pcb_remove+0x114>)
 8016caa:	f007 fa61 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d106      	bne.n	8016cc2 <tcp_pcb_remove+0x32>
 8016cb4:	4b39      	ldr	r3, [pc, #228]	@ (8016d9c <tcp_pcb_remove+0x10c>)
 8016cb6:	f640 0284 	movw	r2, #2180	@ 0x884
 8016cba:	493b      	ldr	r1, [pc, #236]	@ (8016da8 <tcp_pcb_remove+0x118>)
 8016cbc:	4839      	ldr	r0, [pc, #228]	@ (8016da4 <tcp_pcb_remove+0x114>)
 8016cbe:	f007 fa57 	bl	801e170 <iprintf>

  TCP_RMV(pcblist, pcb);
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	681b      	ldr	r3, [r3, #0]
 8016cc6:	683a      	ldr	r2, [r7, #0]
 8016cc8:	429a      	cmp	r2, r3
 8016cca:	d105      	bne.n	8016cd8 <tcp_pcb_remove+0x48>
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	681b      	ldr	r3, [r3, #0]
 8016cd0:	68da      	ldr	r2, [r3, #12]
 8016cd2:	687b      	ldr	r3, [r7, #4]
 8016cd4:	601a      	str	r2, [r3, #0]
 8016cd6:	e013      	b.n	8016d00 <tcp_pcb_remove+0x70>
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	681b      	ldr	r3, [r3, #0]
 8016cdc:	60fb      	str	r3, [r7, #12]
 8016cde:	e00c      	b.n	8016cfa <tcp_pcb_remove+0x6a>
 8016ce0:	68fb      	ldr	r3, [r7, #12]
 8016ce2:	68db      	ldr	r3, [r3, #12]
 8016ce4:	683a      	ldr	r2, [r7, #0]
 8016ce6:	429a      	cmp	r2, r3
 8016ce8:	d104      	bne.n	8016cf4 <tcp_pcb_remove+0x64>
 8016cea:	683b      	ldr	r3, [r7, #0]
 8016cec:	68da      	ldr	r2, [r3, #12]
 8016cee:	68fb      	ldr	r3, [r7, #12]
 8016cf0:	60da      	str	r2, [r3, #12]
 8016cf2:	e005      	b.n	8016d00 <tcp_pcb_remove+0x70>
 8016cf4:	68fb      	ldr	r3, [r7, #12]
 8016cf6:	68db      	ldr	r3, [r3, #12]
 8016cf8:	60fb      	str	r3, [r7, #12]
 8016cfa:	68fb      	ldr	r3, [r7, #12]
 8016cfc:	2b00      	cmp	r3, #0
 8016cfe:	d1ef      	bne.n	8016ce0 <tcp_pcb_remove+0x50>
 8016d00:	683b      	ldr	r3, [r7, #0]
 8016d02:	2200      	movs	r2, #0
 8016d04:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8016d06:	6838      	ldr	r0, [r7, #0]
 8016d08:	f7ff ff72 	bl	8016bf0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016d0c:	683b      	ldr	r3, [r7, #0]
 8016d0e:	7d1b      	ldrb	r3, [r3, #20]
 8016d10:	2b0a      	cmp	r3, #10
 8016d12:	d013      	beq.n	8016d3c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8016d14:	683b      	ldr	r3, [r7, #0]
 8016d16:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016d18:	2b01      	cmp	r3, #1
 8016d1a:	d00f      	beq.n	8016d3c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016d1c:	683b      	ldr	r3, [r7, #0]
 8016d1e:	8b5b      	ldrh	r3, [r3, #26]
 8016d20:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d009      	beq.n	8016d3c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016d28:	683b      	ldr	r3, [r7, #0]
 8016d2a:	8b5b      	ldrh	r3, [r3, #26]
 8016d2c:	f043 0302 	orr.w	r3, r3, #2
 8016d30:	b29a      	uxth	r2, r3
 8016d32:	683b      	ldr	r3, [r7, #0]
 8016d34:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016d36:	6838      	ldr	r0, [r7, #0]
 8016d38:	f002 ff68 	bl	8019c0c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016d3c:	683b      	ldr	r3, [r7, #0]
 8016d3e:	7d1b      	ldrb	r3, [r3, #20]
 8016d40:	2b01      	cmp	r3, #1
 8016d42:	d020      	beq.n	8016d86 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016d44:	683b      	ldr	r3, [r7, #0]
 8016d46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d006      	beq.n	8016d5a <tcp_pcb_remove+0xca>
 8016d4c:	4b13      	ldr	r3, [pc, #76]	@ (8016d9c <tcp_pcb_remove+0x10c>)
 8016d4e:	f640 0293 	movw	r2, #2195	@ 0x893
 8016d52:	4916      	ldr	r1, [pc, #88]	@ (8016dac <tcp_pcb_remove+0x11c>)
 8016d54:	4813      	ldr	r0, [pc, #76]	@ (8016da4 <tcp_pcb_remove+0x114>)
 8016d56:	f007 fa0b 	bl	801e170 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016d5a:	683b      	ldr	r3, [r7, #0]
 8016d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d006      	beq.n	8016d70 <tcp_pcb_remove+0xe0>
 8016d62:	4b0e      	ldr	r3, [pc, #56]	@ (8016d9c <tcp_pcb_remove+0x10c>)
 8016d64:	f640 0294 	movw	r2, #2196	@ 0x894
 8016d68:	4911      	ldr	r1, [pc, #68]	@ (8016db0 <tcp_pcb_remove+0x120>)
 8016d6a:	480e      	ldr	r0, [pc, #56]	@ (8016da4 <tcp_pcb_remove+0x114>)
 8016d6c:	f007 fa00 	bl	801e170 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016d70:	683b      	ldr	r3, [r7, #0]
 8016d72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d006      	beq.n	8016d86 <tcp_pcb_remove+0xf6>
 8016d78:	4b08      	ldr	r3, [pc, #32]	@ (8016d9c <tcp_pcb_remove+0x10c>)
 8016d7a:	f640 0296 	movw	r2, #2198	@ 0x896
 8016d7e:	490d      	ldr	r1, [pc, #52]	@ (8016db4 <tcp_pcb_remove+0x124>)
 8016d80:	4808      	ldr	r0, [pc, #32]	@ (8016da4 <tcp_pcb_remove+0x114>)
 8016d82:	f007 f9f5 	bl	801e170 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8016d86:	683b      	ldr	r3, [r7, #0]
 8016d88:	2200      	movs	r2, #0
 8016d8a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8016d8c:	683b      	ldr	r3, [r7, #0]
 8016d8e:	2200      	movs	r2, #0
 8016d90:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8016d92:	bf00      	nop
 8016d94:	3710      	adds	r7, #16
 8016d96:	46bd      	mov	sp, r7
 8016d98:	bd80      	pop	{r7, pc}
 8016d9a:	bf00      	nop
 8016d9c:	080203a0 	.word	0x080203a0
 8016da0:	08020a08 	.word	0x08020a08
 8016da4:	080203e4 	.word	0x080203e4
 8016da8:	08020a24 	.word	0x08020a24
 8016dac:	08020a44 	.word	0x08020a44
 8016db0:	08020a5c 	.word	0x08020a5c
 8016db4:	08020a78 	.word	0x08020a78

08016db8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8016db8:	b580      	push	{r7, lr}
 8016dba:	b082      	sub	sp, #8
 8016dbc:	af00      	add	r7, sp, #0
 8016dbe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d106      	bne.n	8016dd4 <tcp_next_iss+0x1c>
 8016dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8016df0 <tcp_next_iss+0x38>)
 8016dc8:	f640 02af 	movw	r2, #2223	@ 0x8af
 8016dcc:	4909      	ldr	r1, [pc, #36]	@ (8016df4 <tcp_next_iss+0x3c>)
 8016dce:	480a      	ldr	r0, [pc, #40]	@ (8016df8 <tcp_next_iss+0x40>)
 8016dd0:	f007 f9ce 	bl	801e170 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8016dd4:	4b09      	ldr	r3, [pc, #36]	@ (8016dfc <tcp_next_iss+0x44>)
 8016dd6:	681a      	ldr	r2, [r3, #0]
 8016dd8:	4b09      	ldr	r3, [pc, #36]	@ (8016e00 <tcp_next_iss+0x48>)
 8016dda:	681b      	ldr	r3, [r3, #0]
 8016ddc:	4413      	add	r3, r2
 8016dde:	4a07      	ldr	r2, [pc, #28]	@ (8016dfc <tcp_next_iss+0x44>)
 8016de0:	6013      	str	r3, [r2, #0]
  return iss;
 8016de2:	4b06      	ldr	r3, [pc, #24]	@ (8016dfc <tcp_next_iss+0x44>)
 8016de4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8016de6:	4618      	mov	r0, r3
 8016de8:	3708      	adds	r7, #8
 8016dea:	46bd      	mov	sp, r7
 8016dec:	bd80      	pop	{r7, pc}
 8016dee:	bf00      	nop
 8016df0:	080203a0 	.word	0x080203a0
 8016df4:	08020a90 	.word	0x08020a90
 8016df8:	080203e4 	.word	0x080203e4
 8016dfc:	20000030 	.word	0x20000030
 8016e00:	20012b0c 	.word	0x20012b0c

08016e04 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b086      	sub	sp, #24
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	4603      	mov	r3, r0
 8016e0c:	60b9      	str	r1, [r7, #8]
 8016e0e:	607a      	str	r2, [r7, #4]
 8016e10:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d106      	bne.n	8016e26 <tcp_eff_send_mss_netif+0x22>
 8016e18:	4b14      	ldr	r3, [pc, #80]	@ (8016e6c <tcp_eff_send_mss_netif+0x68>)
 8016e1a:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8016e1e:	4914      	ldr	r1, [pc, #80]	@ (8016e70 <tcp_eff_send_mss_netif+0x6c>)
 8016e20:	4814      	ldr	r0, [pc, #80]	@ (8016e74 <tcp_eff_send_mss_netif+0x70>)
 8016e22:	f007 f9a5 	bl	801e170 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8016e26:	68bb      	ldr	r3, [r7, #8]
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	d101      	bne.n	8016e30 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016e2c:	89fb      	ldrh	r3, [r7, #14]
 8016e2e:	e019      	b.n	8016e64 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016e30:	68bb      	ldr	r3, [r7, #8]
 8016e32:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016e34:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8016e36:	8afb      	ldrh	r3, [r7, #22]
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d012      	beq.n	8016e62 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016e3c:	2328      	movs	r3, #40	@ 0x28
 8016e3e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8016e40:	8afa      	ldrh	r2, [r7, #22]
 8016e42:	8abb      	ldrh	r3, [r7, #20]
 8016e44:	429a      	cmp	r2, r3
 8016e46:	d904      	bls.n	8016e52 <tcp_eff_send_mss_netif+0x4e>
 8016e48:	8afa      	ldrh	r2, [r7, #22]
 8016e4a:	8abb      	ldrh	r3, [r7, #20]
 8016e4c:	1ad3      	subs	r3, r2, r3
 8016e4e:	b29b      	uxth	r3, r3
 8016e50:	e000      	b.n	8016e54 <tcp_eff_send_mss_netif+0x50>
 8016e52:	2300      	movs	r3, #0
 8016e54:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8016e56:	8a7a      	ldrh	r2, [r7, #18]
 8016e58:	89fb      	ldrh	r3, [r7, #14]
 8016e5a:	4293      	cmp	r3, r2
 8016e5c:	bf28      	it	cs
 8016e5e:	4613      	movcs	r3, r2
 8016e60:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8016e62:	89fb      	ldrh	r3, [r7, #14]
}
 8016e64:	4618      	mov	r0, r3
 8016e66:	3718      	adds	r7, #24
 8016e68:	46bd      	mov	sp, r7
 8016e6a:	bd80      	pop	{r7, pc}
 8016e6c:	080203a0 	.word	0x080203a0
 8016e70:	08020aac 	.word	0x08020aac
 8016e74:	080203e4 	.word	0x080203e4

08016e78 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016e78:	b580      	push	{r7, lr}
 8016e7a:	b084      	sub	sp, #16
 8016e7c:	af00      	add	r7, sp, #0
 8016e7e:	6078      	str	r0, [r7, #4]
 8016e80:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8016e82:	683b      	ldr	r3, [r7, #0]
 8016e84:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016e86:	687b      	ldr	r3, [r7, #4]
 8016e88:	2b00      	cmp	r3, #0
 8016e8a:	d119      	bne.n	8016ec0 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8016e8c:	4b10      	ldr	r3, [pc, #64]	@ (8016ed0 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8016e8e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8016e92:	4910      	ldr	r1, [pc, #64]	@ (8016ed4 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8016e94:	4810      	ldr	r0, [pc, #64]	@ (8016ed8 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8016e96:	f007 f96b 	bl	801e170 <iprintf>

  while (pcb != NULL) {
 8016e9a:	e011      	b.n	8016ec0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016e9c:	68fb      	ldr	r3, [r7, #12]
 8016e9e:	681a      	ldr	r2, [r3, #0]
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	429a      	cmp	r2, r3
 8016ea6:	d108      	bne.n	8016eba <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	68db      	ldr	r3, [r3, #12]
 8016eac:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8016eae:	68f8      	ldr	r0, [r7, #12]
 8016eb0:	f7fe ffc4 	bl	8015e3c <tcp_abort>
      pcb = next;
 8016eb4:	68bb      	ldr	r3, [r7, #8]
 8016eb6:	60fb      	str	r3, [r7, #12]
 8016eb8:	e002      	b.n	8016ec0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8016eba:	68fb      	ldr	r3, [r7, #12]
 8016ebc:	68db      	ldr	r3, [r3, #12]
 8016ebe:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d1ea      	bne.n	8016e9c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8016ec6:	bf00      	nop
 8016ec8:	bf00      	nop
 8016eca:	3710      	adds	r7, #16
 8016ecc:	46bd      	mov	sp, r7
 8016ece:	bd80      	pop	{r7, pc}
 8016ed0:	080203a0 	.word	0x080203a0
 8016ed4:	08020ad4 	.word	0x08020ad4
 8016ed8:	080203e4 	.word	0x080203e4

08016edc <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016edc:	b580      	push	{r7, lr}
 8016ede:	b084      	sub	sp, #16
 8016ee0:	af00      	add	r7, sp, #0
 8016ee2:	6078      	str	r0, [r7, #4]
 8016ee4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8016ee6:	687b      	ldr	r3, [r7, #4]
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d02a      	beq.n	8016f42 <tcp_netif_ip_addr_changed+0x66>
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d026      	beq.n	8016f42 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8016ef4:	4b15      	ldr	r3, [pc, #84]	@ (8016f4c <tcp_netif_ip_addr_changed+0x70>)
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	4619      	mov	r1, r3
 8016efa:	6878      	ldr	r0, [r7, #4]
 8016efc:	f7ff ffbc 	bl	8016e78 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8016f00:	4b13      	ldr	r3, [pc, #76]	@ (8016f50 <tcp_netif_ip_addr_changed+0x74>)
 8016f02:	681b      	ldr	r3, [r3, #0]
 8016f04:	4619      	mov	r1, r3
 8016f06:	6878      	ldr	r0, [r7, #4]
 8016f08:	f7ff ffb6 	bl	8016e78 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016f0c:	683b      	ldr	r3, [r7, #0]
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d017      	beq.n	8016f42 <tcp_netif_ip_addr_changed+0x66>
 8016f12:	683b      	ldr	r3, [r7, #0]
 8016f14:	681b      	ldr	r3, [r3, #0]
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d013      	beq.n	8016f42 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8016f54 <tcp_netif_ip_addr_changed+0x78>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	60fb      	str	r3, [r7, #12]
 8016f20:	e00c      	b.n	8016f3c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	681a      	ldr	r2, [r3, #0]
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	429a      	cmp	r2, r3
 8016f2c:	d103      	bne.n	8016f36 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8016f2e:	683b      	ldr	r3, [r7, #0]
 8016f30:	681a      	ldr	r2, [r3, #0]
 8016f32:	68fb      	ldr	r3, [r7, #12]
 8016f34:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	68db      	ldr	r3, [r3, #12]
 8016f3a:	60fb      	str	r3, [r7, #12]
 8016f3c:	68fb      	ldr	r3, [r7, #12]
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d1ef      	bne.n	8016f22 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8016f42:	bf00      	nop
 8016f44:	3710      	adds	r7, #16
 8016f46:	46bd      	mov	sp, r7
 8016f48:	bd80      	pop	{r7, pc}
 8016f4a:	bf00      	nop
 8016f4c:	20012b18 	.word	0x20012b18
 8016f50:	20012b10 	.word	0x20012b10
 8016f54:	20012b14 	.word	0x20012b14

08016f58 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016f58:	b580      	push	{r7, lr}
 8016f5a:	b082      	sub	sp, #8
 8016f5c:	af00      	add	r7, sp, #0
 8016f5e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d007      	beq.n	8016f78 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f6c:	4618      	mov	r0, r3
 8016f6e:	f7ff fc3d 	bl	80167ec <tcp_segs_free>
    pcb->ooseq = NULL;
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	2200      	movs	r2, #0
 8016f76:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016f78:	bf00      	nop
 8016f7a:	3708      	adds	r7, #8
 8016f7c:	46bd      	mov	sp, r7
 8016f7e:	bd80      	pop	{r7, pc}

08016f80 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8016f80:	b590      	push	{r4, r7, lr}
 8016f82:	b08d      	sub	sp, #52	@ 0x34
 8016f84:	af04      	add	r7, sp, #16
 8016f86:	6078      	str	r0, [r7, #4]
 8016f88:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d105      	bne.n	8016f9c <tcp_input+0x1c>
 8016f90:	4b9b      	ldr	r3, [pc, #620]	@ (8017200 <tcp_input+0x280>)
 8016f92:	2283      	movs	r2, #131	@ 0x83
 8016f94:	499b      	ldr	r1, [pc, #620]	@ (8017204 <tcp_input+0x284>)
 8016f96:	489c      	ldr	r0, [pc, #624]	@ (8017208 <tcp_input+0x288>)
 8016f98:	f007 f8ea 	bl	801e170 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8016f9c:	687b      	ldr	r3, [r7, #4]
 8016f9e:	685b      	ldr	r3, [r3, #4]
 8016fa0:	4a9a      	ldr	r2, [pc, #616]	@ (801720c <tcp_input+0x28c>)
 8016fa2:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	895b      	ldrh	r3, [r3, #10]
 8016fa8:	2b13      	cmp	r3, #19
 8016faa:	f240 83d1 	bls.w	8017750 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016fae:	4b98      	ldr	r3, [pc, #608]	@ (8017210 <tcp_input+0x290>)
 8016fb0:	695b      	ldr	r3, [r3, #20]
 8016fb2:	4a97      	ldr	r2, [pc, #604]	@ (8017210 <tcp_input+0x290>)
 8016fb4:	6812      	ldr	r2, [r2, #0]
 8016fb6:	4611      	mov	r1, r2
 8016fb8:	4618      	mov	r0, r3
 8016fba:	f005 ff91 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 8016fbe:	4603      	mov	r3, r0
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	f040 83c7 	bne.w	8017754 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8016fc6:	4b92      	ldr	r3, [pc, #584]	@ (8017210 <tcp_input+0x290>)
 8016fc8:	695b      	ldr	r3, [r3, #20]
 8016fca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016fce:	2be0      	cmp	r3, #224	@ 0xe0
 8016fd0:	f000 83c0 	beq.w	8017754 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8016fd4:	4b8d      	ldr	r3, [pc, #564]	@ (801720c <tcp_input+0x28c>)
 8016fd6:	681b      	ldr	r3, [r3, #0]
 8016fd8:	899b      	ldrh	r3, [r3, #12]
 8016fda:	b29b      	uxth	r3, r3
 8016fdc:	4618      	mov	r0, r3
 8016fde:	f7fc fd05 	bl	80139ec <lwip_htons>
 8016fe2:	4603      	mov	r3, r0
 8016fe4:	0b1b      	lsrs	r3, r3, #12
 8016fe6:	b29b      	uxth	r3, r3
 8016fe8:	b2db      	uxtb	r3, r3
 8016fea:	009b      	lsls	r3, r3, #2
 8016fec:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8016fee:	7cbb      	ldrb	r3, [r7, #18]
 8016ff0:	2b13      	cmp	r3, #19
 8016ff2:	f240 83b1 	bls.w	8017758 <tcp_input+0x7d8>
 8016ff6:	7cbb      	ldrb	r3, [r7, #18]
 8016ff8:	b29a      	uxth	r2, r3
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	891b      	ldrh	r3, [r3, #8]
 8016ffe:	429a      	cmp	r2, r3
 8017000:	f200 83aa 	bhi.w	8017758 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8017004:	7cbb      	ldrb	r3, [r7, #18]
 8017006:	b29b      	uxth	r3, r3
 8017008:	3b14      	subs	r3, #20
 801700a:	b29a      	uxth	r2, r3
 801700c:	4b81      	ldr	r3, [pc, #516]	@ (8017214 <tcp_input+0x294>)
 801700e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8017010:	4b81      	ldr	r3, [pc, #516]	@ (8017218 <tcp_input+0x298>)
 8017012:	2200      	movs	r2, #0
 8017014:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	895a      	ldrh	r2, [r3, #10]
 801701a:	7cbb      	ldrb	r3, [r7, #18]
 801701c:	b29b      	uxth	r3, r3
 801701e:	429a      	cmp	r2, r3
 8017020:	d309      	bcc.n	8017036 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8017022:	4b7c      	ldr	r3, [pc, #496]	@ (8017214 <tcp_input+0x294>)
 8017024:	881a      	ldrh	r2, [r3, #0]
 8017026:	4b7d      	ldr	r3, [pc, #500]	@ (801721c <tcp_input+0x29c>)
 8017028:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801702a:	7cbb      	ldrb	r3, [r7, #18]
 801702c:	4619      	mov	r1, r3
 801702e:	6878      	ldr	r0, [r7, #4]
 8017030:	f7fe f848 	bl	80150c4 <pbuf_remove_header>
 8017034:	e04e      	b.n	80170d4 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	681b      	ldr	r3, [r3, #0]
 801703a:	2b00      	cmp	r3, #0
 801703c:	d105      	bne.n	801704a <tcp_input+0xca>
 801703e:	4b70      	ldr	r3, [pc, #448]	@ (8017200 <tcp_input+0x280>)
 8017040:	22c2      	movs	r2, #194	@ 0xc2
 8017042:	4977      	ldr	r1, [pc, #476]	@ (8017220 <tcp_input+0x2a0>)
 8017044:	4870      	ldr	r0, [pc, #448]	@ (8017208 <tcp_input+0x288>)
 8017046:	f007 f893 	bl	801e170 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801704a:	2114      	movs	r1, #20
 801704c:	6878      	ldr	r0, [r7, #4]
 801704e:	f7fe f839 	bl	80150c4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	895a      	ldrh	r2, [r3, #10]
 8017056:	4b71      	ldr	r3, [pc, #452]	@ (801721c <tcp_input+0x29c>)
 8017058:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801705a:	4b6e      	ldr	r3, [pc, #440]	@ (8017214 <tcp_input+0x294>)
 801705c:	881a      	ldrh	r2, [r3, #0]
 801705e:	4b6f      	ldr	r3, [pc, #444]	@ (801721c <tcp_input+0x29c>)
 8017060:	881b      	ldrh	r3, [r3, #0]
 8017062:	1ad3      	subs	r3, r2, r3
 8017064:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8017066:	4b6d      	ldr	r3, [pc, #436]	@ (801721c <tcp_input+0x29c>)
 8017068:	881b      	ldrh	r3, [r3, #0]
 801706a:	4619      	mov	r1, r3
 801706c:	6878      	ldr	r0, [r7, #4]
 801706e:	f7fe f829 	bl	80150c4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	681b      	ldr	r3, [r3, #0]
 8017076:	895b      	ldrh	r3, [r3, #10]
 8017078:	8a3a      	ldrh	r2, [r7, #16]
 801707a:	429a      	cmp	r2, r3
 801707c:	f200 836e 	bhi.w	801775c <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	685b      	ldr	r3, [r3, #4]
 8017086:	4a64      	ldr	r2, [pc, #400]	@ (8017218 <tcp_input+0x298>)
 8017088:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	681b      	ldr	r3, [r3, #0]
 801708e:	8a3a      	ldrh	r2, [r7, #16]
 8017090:	4611      	mov	r1, r2
 8017092:	4618      	mov	r0, r3
 8017094:	f7fe f816 	bl	80150c4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8017098:	687b      	ldr	r3, [r7, #4]
 801709a:	891a      	ldrh	r2, [r3, #8]
 801709c:	8a3b      	ldrh	r3, [r7, #16]
 801709e:	1ad3      	subs	r3, r2, r3
 80170a0:	b29a      	uxth	r2, r3
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	895b      	ldrh	r3, [r3, #10]
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d005      	beq.n	80170ba <tcp_input+0x13a>
 80170ae:	4b54      	ldr	r3, [pc, #336]	@ (8017200 <tcp_input+0x280>)
 80170b0:	22df      	movs	r2, #223	@ 0xdf
 80170b2:	495c      	ldr	r1, [pc, #368]	@ (8017224 <tcp_input+0x2a4>)
 80170b4:	4854      	ldr	r0, [pc, #336]	@ (8017208 <tcp_input+0x288>)
 80170b6:	f007 f85b 	bl	801e170 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	891a      	ldrh	r2, [r3, #8]
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	891b      	ldrh	r3, [r3, #8]
 80170c4:	429a      	cmp	r2, r3
 80170c6:	d005      	beq.n	80170d4 <tcp_input+0x154>
 80170c8:	4b4d      	ldr	r3, [pc, #308]	@ (8017200 <tcp_input+0x280>)
 80170ca:	22e0      	movs	r2, #224	@ 0xe0
 80170cc:	4956      	ldr	r1, [pc, #344]	@ (8017228 <tcp_input+0x2a8>)
 80170ce:	484e      	ldr	r0, [pc, #312]	@ (8017208 <tcp_input+0x288>)
 80170d0:	f007 f84e 	bl	801e170 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80170d4:	4b4d      	ldr	r3, [pc, #308]	@ (801720c <tcp_input+0x28c>)
 80170d6:	681b      	ldr	r3, [r3, #0]
 80170d8:	881b      	ldrh	r3, [r3, #0]
 80170da:	b29b      	uxth	r3, r3
 80170dc:	4a4b      	ldr	r2, [pc, #300]	@ (801720c <tcp_input+0x28c>)
 80170de:	6814      	ldr	r4, [r2, #0]
 80170e0:	4618      	mov	r0, r3
 80170e2:	f7fc fc83 	bl	80139ec <lwip_htons>
 80170e6:	4603      	mov	r3, r0
 80170e8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80170ea:	4b48      	ldr	r3, [pc, #288]	@ (801720c <tcp_input+0x28c>)
 80170ec:	681b      	ldr	r3, [r3, #0]
 80170ee:	885b      	ldrh	r3, [r3, #2]
 80170f0:	b29b      	uxth	r3, r3
 80170f2:	4a46      	ldr	r2, [pc, #280]	@ (801720c <tcp_input+0x28c>)
 80170f4:	6814      	ldr	r4, [r2, #0]
 80170f6:	4618      	mov	r0, r3
 80170f8:	f7fc fc78 	bl	80139ec <lwip_htons>
 80170fc:	4603      	mov	r3, r0
 80170fe:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8017100:	4b42      	ldr	r3, [pc, #264]	@ (801720c <tcp_input+0x28c>)
 8017102:	681b      	ldr	r3, [r3, #0]
 8017104:	685b      	ldr	r3, [r3, #4]
 8017106:	4a41      	ldr	r2, [pc, #260]	@ (801720c <tcp_input+0x28c>)
 8017108:	6814      	ldr	r4, [r2, #0]
 801710a:	4618      	mov	r0, r3
 801710c:	f7fc fc84 	bl	8013a18 <lwip_htonl>
 8017110:	4603      	mov	r3, r0
 8017112:	6063      	str	r3, [r4, #4]
 8017114:	6863      	ldr	r3, [r4, #4]
 8017116:	4a45      	ldr	r2, [pc, #276]	@ (801722c <tcp_input+0x2ac>)
 8017118:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801711a:	4b3c      	ldr	r3, [pc, #240]	@ (801720c <tcp_input+0x28c>)
 801711c:	681b      	ldr	r3, [r3, #0]
 801711e:	689b      	ldr	r3, [r3, #8]
 8017120:	4a3a      	ldr	r2, [pc, #232]	@ (801720c <tcp_input+0x28c>)
 8017122:	6814      	ldr	r4, [r2, #0]
 8017124:	4618      	mov	r0, r3
 8017126:	f7fc fc77 	bl	8013a18 <lwip_htonl>
 801712a:	4603      	mov	r3, r0
 801712c:	60a3      	str	r3, [r4, #8]
 801712e:	68a3      	ldr	r3, [r4, #8]
 8017130:	4a3f      	ldr	r2, [pc, #252]	@ (8017230 <tcp_input+0x2b0>)
 8017132:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8017134:	4b35      	ldr	r3, [pc, #212]	@ (801720c <tcp_input+0x28c>)
 8017136:	681b      	ldr	r3, [r3, #0]
 8017138:	89db      	ldrh	r3, [r3, #14]
 801713a:	b29b      	uxth	r3, r3
 801713c:	4a33      	ldr	r2, [pc, #204]	@ (801720c <tcp_input+0x28c>)
 801713e:	6814      	ldr	r4, [r2, #0]
 8017140:	4618      	mov	r0, r3
 8017142:	f7fc fc53 	bl	80139ec <lwip_htons>
 8017146:	4603      	mov	r3, r0
 8017148:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801714a:	4b30      	ldr	r3, [pc, #192]	@ (801720c <tcp_input+0x28c>)
 801714c:	681b      	ldr	r3, [r3, #0]
 801714e:	899b      	ldrh	r3, [r3, #12]
 8017150:	b29b      	uxth	r3, r3
 8017152:	4618      	mov	r0, r3
 8017154:	f7fc fc4a 	bl	80139ec <lwip_htons>
 8017158:	4603      	mov	r3, r0
 801715a:	b2db      	uxtb	r3, r3
 801715c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8017160:	b2da      	uxtb	r2, r3
 8017162:	4b34      	ldr	r3, [pc, #208]	@ (8017234 <tcp_input+0x2b4>)
 8017164:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	891a      	ldrh	r2, [r3, #8]
 801716a:	4b33      	ldr	r3, [pc, #204]	@ (8017238 <tcp_input+0x2b8>)
 801716c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801716e:	4b31      	ldr	r3, [pc, #196]	@ (8017234 <tcp_input+0x2b4>)
 8017170:	781b      	ldrb	r3, [r3, #0]
 8017172:	f003 0303 	and.w	r3, r3, #3
 8017176:	2b00      	cmp	r3, #0
 8017178:	d00c      	beq.n	8017194 <tcp_input+0x214>
    tcplen++;
 801717a:	4b2f      	ldr	r3, [pc, #188]	@ (8017238 <tcp_input+0x2b8>)
 801717c:	881b      	ldrh	r3, [r3, #0]
 801717e:	3301      	adds	r3, #1
 8017180:	b29a      	uxth	r2, r3
 8017182:	4b2d      	ldr	r3, [pc, #180]	@ (8017238 <tcp_input+0x2b8>)
 8017184:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	891a      	ldrh	r2, [r3, #8]
 801718a:	4b2b      	ldr	r3, [pc, #172]	@ (8017238 <tcp_input+0x2b8>)
 801718c:	881b      	ldrh	r3, [r3, #0]
 801718e:	429a      	cmp	r2, r3
 8017190:	f200 82e6 	bhi.w	8017760 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8017194:	2300      	movs	r3, #0
 8017196:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017198:	4b28      	ldr	r3, [pc, #160]	@ (801723c <tcp_input+0x2bc>)
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	61fb      	str	r3, [r7, #28]
 801719e:	e09d      	b.n	80172dc <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80171a0:	69fb      	ldr	r3, [r7, #28]
 80171a2:	7d1b      	ldrb	r3, [r3, #20]
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	d105      	bne.n	80171b4 <tcp_input+0x234>
 80171a8:	4b15      	ldr	r3, [pc, #84]	@ (8017200 <tcp_input+0x280>)
 80171aa:	22fb      	movs	r2, #251	@ 0xfb
 80171ac:	4924      	ldr	r1, [pc, #144]	@ (8017240 <tcp_input+0x2c0>)
 80171ae:	4816      	ldr	r0, [pc, #88]	@ (8017208 <tcp_input+0x288>)
 80171b0:	f006 ffde 	bl	801e170 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80171b4:	69fb      	ldr	r3, [r7, #28]
 80171b6:	7d1b      	ldrb	r3, [r3, #20]
 80171b8:	2b0a      	cmp	r3, #10
 80171ba:	d105      	bne.n	80171c8 <tcp_input+0x248>
 80171bc:	4b10      	ldr	r3, [pc, #64]	@ (8017200 <tcp_input+0x280>)
 80171be:	22fc      	movs	r2, #252	@ 0xfc
 80171c0:	4920      	ldr	r1, [pc, #128]	@ (8017244 <tcp_input+0x2c4>)
 80171c2:	4811      	ldr	r0, [pc, #68]	@ (8017208 <tcp_input+0x288>)
 80171c4:	f006 ffd4 	bl	801e170 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80171c8:	69fb      	ldr	r3, [r7, #28]
 80171ca:	7d1b      	ldrb	r3, [r3, #20]
 80171cc:	2b01      	cmp	r3, #1
 80171ce:	d105      	bne.n	80171dc <tcp_input+0x25c>
 80171d0:	4b0b      	ldr	r3, [pc, #44]	@ (8017200 <tcp_input+0x280>)
 80171d2:	22fd      	movs	r2, #253	@ 0xfd
 80171d4:	491c      	ldr	r1, [pc, #112]	@ (8017248 <tcp_input+0x2c8>)
 80171d6:	480c      	ldr	r0, [pc, #48]	@ (8017208 <tcp_input+0x288>)
 80171d8:	f006 ffca 	bl	801e170 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80171dc:	69fb      	ldr	r3, [r7, #28]
 80171de:	7a1b      	ldrb	r3, [r3, #8]
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d033      	beq.n	801724c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80171e4:	69fb      	ldr	r3, [r7, #28]
 80171e6:	7a1a      	ldrb	r2, [r3, #8]
 80171e8:	4b09      	ldr	r3, [pc, #36]	@ (8017210 <tcp_input+0x290>)
 80171ea:	685b      	ldr	r3, [r3, #4]
 80171ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80171f0:	3301      	adds	r3, #1
 80171f2:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80171f4:	429a      	cmp	r2, r3
 80171f6:	d029      	beq.n	801724c <tcp_input+0x2cc>
      prev = pcb;
 80171f8:	69fb      	ldr	r3, [r7, #28]
 80171fa:	61bb      	str	r3, [r7, #24]
      continue;
 80171fc:	e06b      	b.n	80172d6 <tcp_input+0x356>
 80171fe:	bf00      	nop
 8017200:	08020b08 	.word	0x08020b08
 8017204:	08020b3c 	.word	0x08020b3c
 8017208:	08020b54 	.word	0x08020b54
 801720c:	20012b34 	.word	0x20012b34
 8017210:	2000f3b8 	.word	0x2000f3b8
 8017214:	20012b38 	.word	0x20012b38
 8017218:	20012b3c 	.word	0x20012b3c
 801721c:	20012b3a 	.word	0x20012b3a
 8017220:	08020b7c 	.word	0x08020b7c
 8017224:	08020b8c 	.word	0x08020b8c
 8017228:	08020b98 	.word	0x08020b98
 801722c:	20012b44 	.word	0x20012b44
 8017230:	20012b48 	.word	0x20012b48
 8017234:	20012b50 	.word	0x20012b50
 8017238:	20012b4e 	.word	0x20012b4e
 801723c:	20012b18 	.word	0x20012b18
 8017240:	08020bb8 	.word	0x08020bb8
 8017244:	08020be0 	.word	0x08020be0
 8017248:	08020c0c 	.word	0x08020c0c
    }

    if (pcb->remote_port == tcphdr->src &&
 801724c:	69fb      	ldr	r3, [r7, #28]
 801724e:	8b1a      	ldrh	r2, [r3, #24]
 8017250:	4b72      	ldr	r3, [pc, #456]	@ (801741c <tcp_input+0x49c>)
 8017252:	681b      	ldr	r3, [r3, #0]
 8017254:	881b      	ldrh	r3, [r3, #0]
 8017256:	b29b      	uxth	r3, r3
 8017258:	429a      	cmp	r2, r3
 801725a:	d13a      	bne.n	80172d2 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 801725c:	69fb      	ldr	r3, [r7, #28]
 801725e:	8ada      	ldrh	r2, [r3, #22]
 8017260:	4b6e      	ldr	r3, [pc, #440]	@ (801741c <tcp_input+0x49c>)
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	885b      	ldrh	r3, [r3, #2]
 8017266:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8017268:	429a      	cmp	r2, r3
 801726a:	d132      	bne.n	80172d2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801726c:	69fb      	ldr	r3, [r7, #28]
 801726e:	685a      	ldr	r2, [r3, #4]
 8017270:	4b6b      	ldr	r3, [pc, #428]	@ (8017420 <tcp_input+0x4a0>)
 8017272:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8017274:	429a      	cmp	r2, r3
 8017276:	d12c      	bne.n	80172d2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017278:	69fb      	ldr	r3, [r7, #28]
 801727a:	681a      	ldr	r2, [r3, #0]
 801727c:	4b68      	ldr	r3, [pc, #416]	@ (8017420 <tcp_input+0x4a0>)
 801727e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017280:	429a      	cmp	r2, r3
 8017282:	d126      	bne.n	80172d2 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8017284:	69fb      	ldr	r3, [r7, #28]
 8017286:	68db      	ldr	r3, [r3, #12]
 8017288:	69fa      	ldr	r2, [r7, #28]
 801728a:	429a      	cmp	r2, r3
 801728c:	d106      	bne.n	801729c <tcp_input+0x31c>
 801728e:	4b65      	ldr	r3, [pc, #404]	@ (8017424 <tcp_input+0x4a4>)
 8017290:	f240 120d 	movw	r2, #269	@ 0x10d
 8017294:	4964      	ldr	r1, [pc, #400]	@ (8017428 <tcp_input+0x4a8>)
 8017296:	4865      	ldr	r0, [pc, #404]	@ (801742c <tcp_input+0x4ac>)
 8017298:	f006 ff6a 	bl	801e170 <iprintf>
      if (prev != NULL) {
 801729c:	69bb      	ldr	r3, [r7, #24]
 801729e:	2b00      	cmp	r3, #0
 80172a0:	d00a      	beq.n	80172b8 <tcp_input+0x338>
        prev->next = pcb->next;
 80172a2:	69fb      	ldr	r3, [r7, #28]
 80172a4:	68da      	ldr	r2, [r3, #12]
 80172a6:	69bb      	ldr	r3, [r7, #24]
 80172a8:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80172aa:	4b61      	ldr	r3, [pc, #388]	@ (8017430 <tcp_input+0x4b0>)
 80172ac:	681a      	ldr	r2, [r3, #0]
 80172ae:	69fb      	ldr	r3, [r7, #28]
 80172b0:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80172b2:	4a5f      	ldr	r2, [pc, #380]	@ (8017430 <tcp_input+0x4b0>)
 80172b4:	69fb      	ldr	r3, [r7, #28]
 80172b6:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80172b8:	69fb      	ldr	r3, [r7, #28]
 80172ba:	68db      	ldr	r3, [r3, #12]
 80172bc:	69fa      	ldr	r2, [r7, #28]
 80172be:	429a      	cmp	r2, r3
 80172c0:	d111      	bne.n	80172e6 <tcp_input+0x366>
 80172c2:	4b58      	ldr	r3, [pc, #352]	@ (8017424 <tcp_input+0x4a4>)
 80172c4:	f240 1215 	movw	r2, #277	@ 0x115
 80172c8:	495a      	ldr	r1, [pc, #360]	@ (8017434 <tcp_input+0x4b4>)
 80172ca:	4858      	ldr	r0, [pc, #352]	@ (801742c <tcp_input+0x4ac>)
 80172cc:	f006 ff50 	bl	801e170 <iprintf>
      break;
 80172d0:	e009      	b.n	80172e6 <tcp_input+0x366>
    }
    prev = pcb;
 80172d2:	69fb      	ldr	r3, [r7, #28]
 80172d4:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80172d6:	69fb      	ldr	r3, [r7, #28]
 80172d8:	68db      	ldr	r3, [r3, #12]
 80172da:	61fb      	str	r3, [r7, #28]
 80172dc:	69fb      	ldr	r3, [r7, #28]
 80172de:	2b00      	cmp	r3, #0
 80172e0:	f47f af5e 	bne.w	80171a0 <tcp_input+0x220>
 80172e4:	e000      	b.n	80172e8 <tcp_input+0x368>
      break;
 80172e6:	bf00      	nop
  }

  if (pcb == NULL) {
 80172e8:	69fb      	ldr	r3, [r7, #28]
 80172ea:	2b00      	cmp	r3, #0
 80172ec:	f040 80aa 	bne.w	8017444 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80172f0:	4b51      	ldr	r3, [pc, #324]	@ (8017438 <tcp_input+0x4b8>)
 80172f2:	681b      	ldr	r3, [r3, #0]
 80172f4:	61fb      	str	r3, [r7, #28]
 80172f6:	e03f      	b.n	8017378 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80172f8:	69fb      	ldr	r3, [r7, #28]
 80172fa:	7d1b      	ldrb	r3, [r3, #20]
 80172fc:	2b0a      	cmp	r3, #10
 80172fe:	d006      	beq.n	801730e <tcp_input+0x38e>
 8017300:	4b48      	ldr	r3, [pc, #288]	@ (8017424 <tcp_input+0x4a4>)
 8017302:	f240 121f 	movw	r2, #287	@ 0x11f
 8017306:	494d      	ldr	r1, [pc, #308]	@ (801743c <tcp_input+0x4bc>)
 8017308:	4848      	ldr	r0, [pc, #288]	@ (801742c <tcp_input+0x4ac>)
 801730a:	f006 ff31 	bl	801e170 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801730e:	69fb      	ldr	r3, [r7, #28]
 8017310:	7a1b      	ldrb	r3, [r3, #8]
 8017312:	2b00      	cmp	r3, #0
 8017314:	d009      	beq.n	801732a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017316:	69fb      	ldr	r3, [r7, #28]
 8017318:	7a1a      	ldrb	r2, [r3, #8]
 801731a:	4b41      	ldr	r3, [pc, #260]	@ (8017420 <tcp_input+0x4a0>)
 801731c:	685b      	ldr	r3, [r3, #4]
 801731e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017322:	3301      	adds	r3, #1
 8017324:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017326:	429a      	cmp	r2, r3
 8017328:	d122      	bne.n	8017370 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801732a:	69fb      	ldr	r3, [r7, #28]
 801732c:	8b1a      	ldrh	r2, [r3, #24]
 801732e:	4b3b      	ldr	r3, [pc, #236]	@ (801741c <tcp_input+0x49c>)
 8017330:	681b      	ldr	r3, [r3, #0]
 8017332:	881b      	ldrh	r3, [r3, #0]
 8017334:	b29b      	uxth	r3, r3
 8017336:	429a      	cmp	r2, r3
 8017338:	d11b      	bne.n	8017372 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801733a:	69fb      	ldr	r3, [r7, #28]
 801733c:	8ada      	ldrh	r2, [r3, #22]
 801733e:	4b37      	ldr	r3, [pc, #220]	@ (801741c <tcp_input+0x49c>)
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	885b      	ldrh	r3, [r3, #2]
 8017344:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8017346:	429a      	cmp	r2, r3
 8017348:	d113      	bne.n	8017372 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801734a:	69fb      	ldr	r3, [r7, #28]
 801734c:	685a      	ldr	r2, [r3, #4]
 801734e:	4b34      	ldr	r3, [pc, #208]	@ (8017420 <tcp_input+0x4a0>)
 8017350:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8017352:	429a      	cmp	r2, r3
 8017354:	d10d      	bne.n	8017372 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017356:	69fb      	ldr	r3, [r7, #28]
 8017358:	681a      	ldr	r2, [r3, #0]
 801735a:	4b31      	ldr	r3, [pc, #196]	@ (8017420 <tcp_input+0x4a0>)
 801735c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801735e:	429a      	cmp	r2, r3
 8017360:	d107      	bne.n	8017372 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8017362:	69f8      	ldr	r0, [r7, #28]
 8017364:	f000 fb56 	bl	8017a14 <tcp_timewait_input>
        }
        pbuf_free(p);
 8017368:	6878      	ldr	r0, [r7, #4]
 801736a:	f7fd ff31 	bl	80151d0 <pbuf_free>
        return;
 801736e:	e1fd      	b.n	801776c <tcp_input+0x7ec>
        continue;
 8017370:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017372:	69fb      	ldr	r3, [r7, #28]
 8017374:	68db      	ldr	r3, [r3, #12]
 8017376:	61fb      	str	r3, [r7, #28]
 8017378:	69fb      	ldr	r3, [r7, #28]
 801737a:	2b00      	cmp	r3, #0
 801737c:	d1bc      	bne.n	80172f8 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801737e:	2300      	movs	r3, #0
 8017380:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017382:	4b2f      	ldr	r3, [pc, #188]	@ (8017440 <tcp_input+0x4c0>)
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	617b      	str	r3, [r7, #20]
 8017388:	e02a      	b.n	80173e0 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801738a:	697b      	ldr	r3, [r7, #20]
 801738c:	7a1b      	ldrb	r3, [r3, #8]
 801738e:	2b00      	cmp	r3, #0
 8017390:	d00c      	beq.n	80173ac <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017392:	697b      	ldr	r3, [r7, #20]
 8017394:	7a1a      	ldrb	r2, [r3, #8]
 8017396:	4b22      	ldr	r3, [pc, #136]	@ (8017420 <tcp_input+0x4a0>)
 8017398:	685b      	ldr	r3, [r3, #4]
 801739a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801739e:	3301      	adds	r3, #1
 80173a0:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80173a2:	429a      	cmp	r2, r3
 80173a4:	d002      	beq.n	80173ac <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80173a6:	697b      	ldr	r3, [r7, #20]
 80173a8:	61bb      	str	r3, [r7, #24]
        continue;
 80173aa:	e016      	b.n	80173da <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80173ac:	697b      	ldr	r3, [r7, #20]
 80173ae:	8ada      	ldrh	r2, [r3, #22]
 80173b0:	4b1a      	ldr	r3, [pc, #104]	@ (801741c <tcp_input+0x49c>)
 80173b2:	681b      	ldr	r3, [r3, #0]
 80173b4:	885b      	ldrh	r3, [r3, #2]
 80173b6:	b29b      	uxth	r3, r3
 80173b8:	429a      	cmp	r2, r3
 80173ba:	d10c      	bne.n	80173d6 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80173bc:	697b      	ldr	r3, [r7, #20]
 80173be:	681a      	ldr	r2, [r3, #0]
 80173c0:	4b17      	ldr	r3, [pc, #92]	@ (8017420 <tcp_input+0x4a0>)
 80173c2:	695b      	ldr	r3, [r3, #20]
 80173c4:	429a      	cmp	r2, r3
 80173c6:	d00f      	beq.n	80173e8 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80173c8:	697b      	ldr	r3, [r7, #20]
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	d00d      	beq.n	80173ea <tcp_input+0x46a>
 80173ce:	697b      	ldr	r3, [r7, #20]
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d009      	beq.n	80173ea <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80173d6:	697b      	ldr	r3, [r7, #20]
 80173d8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80173da:	697b      	ldr	r3, [r7, #20]
 80173dc:	68db      	ldr	r3, [r3, #12]
 80173de:	617b      	str	r3, [r7, #20]
 80173e0:	697b      	ldr	r3, [r7, #20]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d1d1      	bne.n	801738a <tcp_input+0x40a>
 80173e6:	e000      	b.n	80173ea <tcp_input+0x46a>
            break;
 80173e8:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80173ea:	697b      	ldr	r3, [r7, #20]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d029      	beq.n	8017444 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80173f0:	69bb      	ldr	r3, [r7, #24]
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d00a      	beq.n	801740c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80173f6:	697b      	ldr	r3, [r7, #20]
 80173f8:	68da      	ldr	r2, [r3, #12]
 80173fa:	69bb      	ldr	r3, [r7, #24]
 80173fc:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80173fe:	4b10      	ldr	r3, [pc, #64]	@ (8017440 <tcp_input+0x4c0>)
 8017400:	681a      	ldr	r2, [r3, #0]
 8017402:	697b      	ldr	r3, [r7, #20]
 8017404:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8017406:	4a0e      	ldr	r2, [pc, #56]	@ (8017440 <tcp_input+0x4c0>)
 8017408:	697b      	ldr	r3, [r7, #20]
 801740a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801740c:	6978      	ldr	r0, [r7, #20]
 801740e:	f000 fa03 	bl	8017818 <tcp_listen_input>
      }
      pbuf_free(p);
 8017412:	6878      	ldr	r0, [r7, #4]
 8017414:	f7fd fedc 	bl	80151d0 <pbuf_free>
      return;
 8017418:	e1a8      	b.n	801776c <tcp_input+0x7ec>
 801741a:	bf00      	nop
 801741c:	20012b34 	.word	0x20012b34
 8017420:	2000f3b8 	.word	0x2000f3b8
 8017424:	08020b08 	.word	0x08020b08
 8017428:	08020c34 	.word	0x08020c34
 801742c:	08020b54 	.word	0x08020b54
 8017430:	20012b18 	.word	0x20012b18
 8017434:	08020c60 	.word	0x08020c60
 8017438:	20012b1c 	.word	0x20012b1c
 801743c:	08020c8c 	.word	0x08020c8c
 8017440:	20012b14 	.word	0x20012b14
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8017444:	69fb      	ldr	r3, [r7, #28]
 8017446:	2b00      	cmp	r3, #0
 8017448:	f000 8158 	beq.w	80176fc <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801744c:	4b95      	ldr	r3, [pc, #596]	@ (80176a4 <tcp_input+0x724>)
 801744e:	2200      	movs	r2, #0
 8017450:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	891a      	ldrh	r2, [r3, #8]
 8017456:	4b93      	ldr	r3, [pc, #588]	@ (80176a4 <tcp_input+0x724>)
 8017458:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801745a:	4a92      	ldr	r2, [pc, #584]	@ (80176a4 <tcp_input+0x724>)
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8017460:	4b91      	ldr	r3, [pc, #580]	@ (80176a8 <tcp_input+0x728>)
 8017462:	681b      	ldr	r3, [r3, #0]
 8017464:	4a8f      	ldr	r2, [pc, #572]	@ (80176a4 <tcp_input+0x724>)
 8017466:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8017468:	4b90      	ldr	r3, [pc, #576]	@ (80176ac <tcp_input+0x72c>)
 801746a:	2200      	movs	r2, #0
 801746c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801746e:	4b90      	ldr	r3, [pc, #576]	@ (80176b0 <tcp_input+0x730>)
 8017470:	2200      	movs	r2, #0
 8017472:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8017474:	4b8f      	ldr	r3, [pc, #572]	@ (80176b4 <tcp_input+0x734>)
 8017476:	2200      	movs	r2, #0
 8017478:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801747a:	4b8f      	ldr	r3, [pc, #572]	@ (80176b8 <tcp_input+0x738>)
 801747c:	781b      	ldrb	r3, [r3, #0]
 801747e:	f003 0308 	and.w	r3, r3, #8
 8017482:	2b00      	cmp	r3, #0
 8017484:	d006      	beq.n	8017494 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	7b5b      	ldrb	r3, [r3, #13]
 801748a:	f043 0301 	orr.w	r3, r3, #1
 801748e:	b2da      	uxtb	r2, r3
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8017494:	69fb      	ldr	r3, [r7, #28]
 8017496:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017498:	2b00      	cmp	r3, #0
 801749a:	d017      	beq.n	80174cc <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801749c:	69f8      	ldr	r0, [r7, #28]
 801749e:	f7ff f929 	bl	80166f4 <tcp_process_refused_data>
 80174a2:	4603      	mov	r3, r0
 80174a4:	f113 0f0d 	cmn.w	r3, #13
 80174a8:	d007      	beq.n	80174ba <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80174aa:	69fb      	ldr	r3, [r7, #28]
 80174ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d00c      	beq.n	80174cc <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80174b2:	4b82      	ldr	r3, [pc, #520]	@ (80176bc <tcp_input+0x73c>)
 80174b4:	881b      	ldrh	r3, [r3, #0]
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	d008      	beq.n	80174cc <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80174ba:	69fb      	ldr	r3, [r7, #28]
 80174bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80174be:	2b00      	cmp	r3, #0
 80174c0:	f040 80e3 	bne.w	801768a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80174c4:	69f8      	ldr	r0, [r7, #28]
 80174c6:	f003 f9a7 	bl	801a818 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80174ca:	e0de      	b.n	801768a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80174cc:	4a7c      	ldr	r2, [pc, #496]	@ (80176c0 <tcp_input+0x740>)
 80174ce:	69fb      	ldr	r3, [r7, #28]
 80174d0:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80174d2:	69f8      	ldr	r0, [r7, #28]
 80174d4:	f000 fb18 	bl	8017b08 <tcp_process>
 80174d8:	4603      	mov	r3, r0
 80174da:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80174dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80174e0:	f113 0f0d 	cmn.w	r3, #13
 80174e4:	f000 80d3 	beq.w	801768e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80174e8:	4b71      	ldr	r3, [pc, #452]	@ (80176b0 <tcp_input+0x730>)
 80174ea:	781b      	ldrb	r3, [r3, #0]
 80174ec:	f003 0308 	and.w	r3, r3, #8
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d015      	beq.n	8017520 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80174f4:	69fb      	ldr	r3, [r7, #28]
 80174f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	d008      	beq.n	8017510 <tcp_input+0x590>
 80174fe:	69fb      	ldr	r3, [r7, #28]
 8017500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017504:	69fa      	ldr	r2, [r7, #28]
 8017506:	6912      	ldr	r2, [r2, #16]
 8017508:	f06f 010d 	mvn.w	r1, #13
 801750c:	4610      	mov	r0, r2
 801750e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8017510:	69f9      	ldr	r1, [r7, #28]
 8017512:	486c      	ldr	r0, [pc, #432]	@ (80176c4 <tcp_input+0x744>)
 8017514:	f7ff fbbc 	bl	8016c90 <tcp_pcb_remove>
        tcp_free(pcb);
 8017518:	69f8      	ldr	r0, [r7, #28]
 801751a:	f7fe f9a7 	bl	801586c <tcp_free>
 801751e:	e0da      	b.n	80176d6 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8017520:	2300      	movs	r3, #0
 8017522:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8017524:	4b63      	ldr	r3, [pc, #396]	@ (80176b4 <tcp_input+0x734>)
 8017526:	881b      	ldrh	r3, [r3, #0]
 8017528:	2b00      	cmp	r3, #0
 801752a:	d01d      	beq.n	8017568 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801752c:	4b61      	ldr	r3, [pc, #388]	@ (80176b4 <tcp_input+0x734>)
 801752e:	881b      	ldrh	r3, [r3, #0]
 8017530:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8017532:	69fb      	ldr	r3, [r7, #28]
 8017534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017538:	2b00      	cmp	r3, #0
 801753a:	d00a      	beq.n	8017552 <tcp_input+0x5d2>
 801753c:	69fb      	ldr	r3, [r7, #28]
 801753e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017542:	69fa      	ldr	r2, [r7, #28]
 8017544:	6910      	ldr	r0, [r2, #16]
 8017546:	89fa      	ldrh	r2, [r7, #14]
 8017548:	69f9      	ldr	r1, [r7, #28]
 801754a:	4798      	blx	r3
 801754c:	4603      	mov	r3, r0
 801754e:	74fb      	strb	r3, [r7, #19]
 8017550:	e001      	b.n	8017556 <tcp_input+0x5d6>
 8017552:	2300      	movs	r3, #0
 8017554:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017556:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801755a:	f113 0f0d 	cmn.w	r3, #13
 801755e:	f000 8098 	beq.w	8017692 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8017562:	4b54      	ldr	r3, [pc, #336]	@ (80176b4 <tcp_input+0x734>)
 8017564:	2200      	movs	r2, #0
 8017566:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8017568:	69f8      	ldr	r0, [r7, #28]
 801756a:	f000 f915 	bl	8017798 <tcp_input_delayed_close>
 801756e:	4603      	mov	r3, r0
 8017570:	2b00      	cmp	r3, #0
 8017572:	f040 8090 	bne.w	8017696 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8017576:	4b4d      	ldr	r3, [pc, #308]	@ (80176ac <tcp_input+0x72c>)
 8017578:	681b      	ldr	r3, [r3, #0]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d041      	beq.n	8017602 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801757e:	69fb      	ldr	r3, [r7, #28]
 8017580:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017582:	2b00      	cmp	r3, #0
 8017584:	d006      	beq.n	8017594 <tcp_input+0x614>
 8017586:	4b50      	ldr	r3, [pc, #320]	@ (80176c8 <tcp_input+0x748>)
 8017588:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 801758c:	494f      	ldr	r1, [pc, #316]	@ (80176cc <tcp_input+0x74c>)
 801758e:	4850      	ldr	r0, [pc, #320]	@ (80176d0 <tcp_input+0x750>)
 8017590:	f006 fdee 	bl	801e170 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8017594:	69fb      	ldr	r3, [r7, #28]
 8017596:	8b5b      	ldrh	r3, [r3, #26]
 8017598:	f003 0310 	and.w	r3, r3, #16
 801759c:	2b00      	cmp	r3, #0
 801759e:	d008      	beq.n	80175b2 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80175a0:	4b42      	ldr	r3, [pc, #264]	@ (80176ac <tcp_input+0x72c>)
 80175a2:	681b      	ldr	r3, [r3, #0]
 80175a4:	4618      	mov	r0, r3
 80175a6:	f7fd fe13 	bl	80151d0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80175aa:	69f8      	ldr	r0, [r7, #28]
 80175ac:	f7fe fc46 	bl	8015e3c <tcp_abort>
            goto aborted;
 80175b0:	e091      	b.n	80176d6 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80175b2:	69fb      	ldr	r3, [r7, #28]
 80175b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80175b8:	2b00      	cmp	r3, #0
 80175ba:	d00c      	beq.n	80175d6 <tcp_input+0x656>
 80175bc:	69fb      	ldr	r3, [r7, #28]
 80175be:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80175c2:	69fb      	ldr	r3, [r7, #28]
 80175c4:	6918      	ldr	r0, [r3, #16]
 80175c6:	4b39      	ldr	r3, [pc, #228]	@ (80176ac <tcp_input+0x72c>)
 80175c8:	681a      	ldr	r2, [r3, #0]
 80175ca:	2300      	movs	r3, #0
 80175cc:	69f9      	ldr	r1, [r7, #28]
 80175ce:	47a0      	blx	r4
 80175d0:	4603      	mov	r3, r0
 80175d2:	74fb      	strb	r3, [r7, #19]
 80175d4:	e008      	b.n	80175e8 <tcp_input+0x668>
 80175d6:	4b35      	ldr	r3, [pc, #212]	@ (80176ac <tcp_input+0x72c>)
 80175d8:	681a      	ldr	r2, [r3, #0]
 80175da:	2300      	movs	r3, #0
 80175dc:	69f9      	ldr	r1, [r7, #28]
 80175de:	2000      	movs	r0, #0
 80175e0:	f7ff f95e 	bl	80168a0 <tcp_recv_null>
 80175e4:	4603      	mov	r3, r0
 80175e6:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80175e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80175ec:	f113 0f0d 	cmn.w	r3, #13
 80175f0:	d053      	beq.n	801769a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80175f2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d003      	beq.n	8017602 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80175fa:	4b2c      	ldr	r3, [pc, #176]	@ (80176ac <tcp_input+0x72c>)
 80175fc:	681a      	ldr	r2, [r3, #0]
 80175fe:	69fb      	ldr	r3, [r7, #28]
 8017600:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8017602:	4b2b      	ldr	r3, [pc, #172]	@ (80176b0 <tcp_input+0x730>)
 8017604:	781b      	ldrb	r3, [r3, #0]
 8017606:	f003 0320 	and.w	r3, r3, #32
 801760a:	2b00      	cmp	r3, #0
 801760c:	d030      	beq.n	8017670 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 801760e:	69fb      	ldr	r3, [r7, #28]
 8017610:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017612:	2b00      	cmp	r3, #0
 8017614:	d009      	beq.n	801762a <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8017616:	69fb      	ldr	r3, [r7, #28]
 8017618:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801761a:	7b5a      	ldrb	r2, [r3, #13]
 801761c:	69fb      	ldr	r3, [r7, #28]
 801761e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017620:	f042 0220 	orr.w	r2, r2, #32
 8017624:	b2d2      	uxtb	r2, r2
 8017626:	735a      	strb	r2, [r3, #13]
 8017628:	e022      	b.n	8017670 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801762a:	69fb      	ldr	r3, [r7, #28]
 801762c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801762e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8017632:	d005      	beq.n	8017640 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8017634:	69fb      	ldr	r3, [r7, #28]
 8017636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017638:	3301      	adds	r3, #1
 801763a:	b29a      	uxth	r2, r3
 801763c:	69fb      	ldr	r3, [r7, #28]
 801763e:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8017640:	69fb      	ldr	r3, [r7, #28]
 8017642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017646:	2b00      	cmp	r3, #0
 8017648:	d00b      	beq.n	8017662 <tcp_input+0x6e2>
 801764a:	69fb      	ldr	r3, [r7, #28]
 801764c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8017650:	69fb      	ldr	r3, [r7, #28]
 8017652:	6918      	ldr	r0, [r3, #16]
 8017654:	2300      	movs	r3, #0
 8017656:	2200      	movs	r2, #0
 8017658:	69f9      	ldr	r1, [r7, #28]
 801765a:	47a0      	blx	r4
 801765c:	4603      	mov	r3, r0
 801765e:	74fb      	strb	r3, [r7, #19]
 8017660:	e001      	b.n	8017666 <tcp_input+0x6e6>
 8017662:	2300      	movs	r3, #0
 8017664:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017666:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801766a:	f113 0f0d 	cmn.w	r3, #13
 801766e:	d016      	beq.n	801769e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8017670:	4b13      	ldr	r3, [pc, #76]	@ (80176c0 <tcp_input+0x740>)
 8017672:	2200      	movs	r2, #0
 8017674:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8017676:	69f8      	ldr	r0, [r7, #28]
 8017678:	f000 f88e 	bl	8017798 <tcp_input_delayed_close>
 801767c:	4603      	mov	r3, r0
 801767e:	2b00      	cmp	r3, #0
 8017680:	d128      	bne.n	80176d4 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8017682:	69f8      	ldr	r0, [r7, #28]
 8017684:	f002 fac2 	bl	8019c0c <tcp_output>
 8017688:	e025      	b.n	80176d6 <tcp_input+0x756>
        goto aborted;
 801768a:	bf00      	nop
 801768c:	e023      	b.n	80176d6 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801768e:	bf00      	nop
 8017690:	e021      	b.n	80176d6 <tcp_input+0x756>
              goto aborted;
 8017692:	bf00      	nop
 8017694:	e01f      	b.n	80176d6 <tcp_input+0x756>
          goto aborted;
 8017696:	bf00      	nop
 8017698:	e01d      	b.n	80176d6 <tcp_input+0x756>
            goto aborted;
 801769a:	bf00      	nop
 801769c:	e01b      	b.n	80176d6 <tcp_input+0x756>
              goto aborted;
 801769e:	bf00      	nop
 80176a0:	e019      	b.n	80176d6 <tcp_input+0x756>
 80176a2:	bf00      	nop
 80176a4:	20012b24 	.word	0x20012b24
 80176a8:	20012b34 	.word	0x20012b34
 80176ac:	20012b54 	.word	0x20012b54
 80176b0:	20012b51 	.word	0x20012b51
 80176b4:	20012b4c 	.word	0x20012b4c
 80176b8:	20012b50 	.word	0x20012b50
 80176bc:	20012b4e 	.word	0x20012b4e
 80176c0:	20012b58 	.word	0x20012b58
 80176c4:	20012b18 	.word	0x20012b18
 80176c8:	08020b08 	.word	0x08020b08
 80176cc:	08020cbc 	.word	0x08020cbc
 80176d0:	08020b54 	.word	0x08020b54
          goto aborted;
 80176d4:	bf00      	nop
    tcp_input_pcb = NULL;
 80176d6:	4b27      	ldr	r3, [pc, #156]	@ (8017774 <tcp_input+0x7f4>)
 80176d8:	2200      	movs	r2, #0
 80176da:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80176dc:	4b26      	ldr	r3, [pc, #152]	@ (8017778 <tcp_input+0x7f8>)
 80176de:	2200      	movs	r2, #0
 80176e0:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80176e2:	4b26      	ldr	r3, [pc, #152]	@ (801777c <tcp_input+0x7fc>)
 80176e4:	685b      	ldr	r3, [r3, #4]
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d03f      	beq.n	801776a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80176ea:	4b24      	ldr	r3, [pc, #144]	@ (801777c <tcp_input+0x7fc>)
 80176ec:	685b      	ldr	r3, [r3, #4]
 80176ee:	4618      	mov	r0, r3
 80176f0:	f7fd fd6e 	bl	80151d0 <pbuf_free>
      inseg.p = NULL;
 80176f4:	4b21      	ldr	r3, [pc, #132]	@ (801777c <tcp_input+0x7fc>)
 80176f6:	2200      	movs	r2, #0
 80176f8:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80176fa:	e036      	b.n	801776a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80176fc:	4b20      	ldr	r3, [pc, #128]	@ (8017780 <tcp_input+0x800>)
 80176fe:	681b      	ldr	r3, [r3, #0]
 8017700:	899b      	ldrh	r3, [r3, #12]
 8017702:	b29b      	uxth	r3, r3
 8017704:	4618      	mov	r0, r3
 8017706:	f7fc f971 	bl	80139ec <lwip_htons>
 801770a:	4603      	mov	r3, r0
 801770c:	b2db      	uxtb	r3, r3
 801770e:	f003 0304 	and.w	r3, r3, #4
 8017712:	2b00      	cmp	r3, #0
 8017714:	d118      	bne.n	8017748 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017716:	4b1b      	ldr	r3, [pc, #108]	@ (8017784 <tcp_input+0x804>)
 8017718:	6819      	ldr	r1, [r3, #0]
 801771a:	4b1b      	ldr	r3, [pc, #108]	@ (8017788 <tcp_input+0x808>)
 801771c:	881b      	ldrh	r3, [r3, #0]
 801771e:	461a      	mov	r2, r3
 8017720:	4b1a      	ldr	r3, [pc, #104]	@ (801778c <tcp_input+0x80c>)
 8017722:	681b      	ldr	r3, [r3, #0]
 8017724:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017726:	4b16      	ldr	r3, [pc, #88]	@ (8017780 <tcp_input+0x800>)
 8017728:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801772a:	885b      	ldrh	r3, [r3, #2]
 801772c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801772e:	4a14      	ldr	r2, [pc, #80]	@ (8017780 <tcp_input+0x800>)
 8017730:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017732:	8812      	ldrh	r2, [r2, #0]
 8017734:	b292      	uxth	r2, r2
 8017736:	9202      	str	r2, [sp, #8]
 8017738:	9301      	str	r3, [sp, #4]
 801773a:	4b15      	ldr	r3, [pc, #84]	@ (8017790 <tcp_input+0x810>)
 801773c:	9300      	str	r3, [sp, #0]
 801773e:	4b15      	ldr	r3, [pc, #84]	@ (8017794 <tcp_input+0x814>)
 8017740:	4602      	mov	r2, r0
 8017742:	2000      	movs	r0, #0
 8017744:	f003 f816 	bl	801a774 <tcp_rst>
    pbuf_free(p);
 8017748:	6878      	ldr	r0, [r7, #4]
 801774a:	f7fd fd41 	bl	80151d0 <pbuf_free>
  return;
 801774e:	e00c      	b.n	801776a <tcp_input+0x7ea>
    goto dropped;
 8017750:	bf00      	nop
 8017752:	e006      	b.n	8017762 <tcp_input+0x7e2>
    goto dropped;
 8017754:	bf00      	nop
 8017756:	e004      	b.n	8017762 <tcp_input+0x7e2>
    goto dropped;
 8017758:	bf00      	nop
 801775a:	e002      	b.n	8017762 <tcp_input+0x7e2>
      goto dropped;
 801775c:	bf00      	nop
 801775e:	e000      	b.n	8017762 <tcp_input+0x7e2>
      goto dropped;
 8017760:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8017762:	6878      	ldr	r0, [r7, #4]
 8017764:	f7fd fd34 	bl	80151d0 <pbuf_free>
 8017768:	e000      	b.n	801776c <tcp_input+0x7ec>
  return;
 801776a:	bf00      	nop
}
 801776c:	3724      	adds	r7, #36	@ 0x24
 801776e:	46bd      	mov	sp, r7
 8017770:	bd90      	pop	{r4, r7, pc}
 8017772:	bf00      	nop
 8017774:	20012b58 	.word	0x20012b58
 8017778:	20012b54 	.word	0x20012b54
 801777c:	20012b24 	.word	0x20012b24
 8017780:	20012b34 	.word	0x20012b34
 8017784:	20012b48 	.word	0x20012b48
 8017788:	20012b4e 	.word	0x20012b4e
 801778c:	20012b44 	.word	0x20012b44
 8017790:	2000f3c8 	.word	0x2000f3c8
 8017794:	2000f3cc 	.word	0x2000f3cc

08017798 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8017798:	b580      	push	{r7, lr}
 801779a:	b082      	sub	sp, #8
 801779c:	af00      	add	r7, sp, #0
 801779e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80177a0:	687b      	ldr	r3, [r7, #4]
 80177a2:	2b00      	cmp	r3, #0
 80177a4:	d106      	bne.n	80177b4 <tcp_input_delayed_close+0x1c>
 80177a6:	4b17      	ldr	r3, [pc, #92]	@ (8017804 <tcp_input_delayed_close+0x6c>)
 80177a8:	f240 225a 	movw	r2, #602	@ 0x25a
 80177ac:	4916      	ldr	r1, [pc, #88]	@ (8017808 <tcp_input_delayed_close+0x70>)
 80177ae:	4817      	ldr	r0, [pc, #92]	@ (801780c <tcp_input_delayed_close+0x74>)
 80177b0:	f006 fcde 	bl	801e170 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80177b4:	4b16      	ldr	r3, [pc, #88]	@ (8017810 <tcp_input_delayed_close+0x78>)
 80177b6:	781b      	ldrb	r3, [r3, #0]
 80177b8:	f003 0310 	and.w	r3, r3, #16
 80177bc:	2b00      	cmp	r3, #0
 80177be:	d01c      	beq.n	80177fa <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	8b5b      	ldrh	r3, [r3, #26]
 80177c4:	f003 0310 	and.w	r3, r3, #16
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	d10d      	bne.n	80177e8 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	d008      	beq.n	80177e8 <tcp_input_delayed_close+0x50>
 80177d6:	687b      	ldr	r3, [r7, #4]
 80177d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80177dc:	687a      	ldr	r2, [r7, #4]
 80177de:	6912      	ldr	r2, [r2, #16]
 80177e0:	f06f 010e 	mvn.w	r1, #14
 80177e4:	4610      	mov	r0, r2
 80177e6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80177e8:	6879      	ldr	r1, [r7, #4]
 80177ea:	480a      	ldr	r0, [pc, #40]	@ (8017814 <tcp_input_delayed_close+0x7c>)
 80177ec:	f7ff fa50 	bl	8016c90 <tcp_pcb_remove>
    tcp_free(pcb);
 80177f0:	6878      	ldr	r0, [r7, #4]
 80177f2:	f7fe f83b 	bl	801586c <tcp_free>
    return 1;
 80177f6:	2301      	movs	r3, #1
 80177f8:	e000      	b.n	80177fc <tcp_input_delayed_close+0x64>
  }
  return 0;
 80177fa:	2300      	movs	r3, #0
}
 80177fc:	4618      	mov	r0, r3
 80177fe:	3708      	adds	r7, #8
 8017800:	46bd      	mov	sp, r7
 8017802:	bd80      	pop	{r7, pc}
 8017804:	08020b08 	.word	0x08020b08
 8017808:	08020cd8 	.word	0x08020cd8
 801780c:	08020b54 	.word	0x08020b54
 8017810:	20012b51 	.word	0x20012b51
 8017814:	20012b18 	.word	0x20012b18

08017818 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8017818:	b590      	push	{r4, r7, lr}
 801781a:	b08b      	sub	sp, #44	@ 0x2c
 801781c:	af04      	add	r7, sp, #16
 801781e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8017820:	4b6f      	ldr	r3, [pc, #444]	@ (80179e0 <tcp_listen_input+0x1c8>)
 8017822:	781b      	ldrb	r3, [r3, #0]
 8017824:	f003 0304 	and.w	r3, r3, #4
 8017828:	2b00      	cmp	r3, #0
 801782a:	f040 80d2 	bne.w	80179d2 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801782e:	687b      	ldr	r3, [r7, #4]
 8017830:	2b00      	cmp	r3, #0
 8017832:	d106      	bne.n	8017842 <tcp_listen_input+0x2a>
 8017834:	4b6b      	ldr	r3, [pc, #428]	@ (80179e4 <tcp_listen_input+0x1cc>)
 8017836:	f240 2281 	movw	r2, #641	@ 0x281
 801783a:	496b      	ldr	r1, [pc, #428]	@ (80179e8 <tcp_listen_input+0x1d0>)
 801783c:	486b      	ldr	r0, [pc, #428]	@ (80179ec <tcp_listen_input+0x1d4>)
 801783e:	f006 fc97 	bl	801e170 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8017842:	4b67      	ldr	r3, [pc, #412]	@ (80179e0 <tcp_listen_input+0x1c8>)
 8017844:	781b      	ldrb	r3, [r3, #0]
 8017846:	f003 0310 	and.w	r3, r3, #16
 801784a:	2b00      	cmp	r3, #0
 801784c:	d019      	beq.n	8017882 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801784e:	4b68      	ldr	r3, [pc, #416]	@ (80179f0 <tcp_listen_input+0x1d8>)
 8017850:	6819      	ldr	r1, [r3, #0]
 8017852:	4b68      	ldr	r3, [pc, #416]	@ (80179f4 <tcp_listen_input+0x1dc>)
 8017854:	881b      	ldrh	r3, [r3, #0]
 8017856:	461a      	mov	r2, r3
 8017858:	4b67      	ldr	r3, [pc, #412]	@ (80179f8 <tcp_listen_input+0x1e0>)
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801785e:	4b67      	ldr	r3, [pc, #412]	@ (80179fc <tcp_listen_input+0x1e4>)
 8017860:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017862:	885b      	ldrh	r3, [r3, #2]
 8017864:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017866:	4a65      	ldr	r2, [pc, #404]	@ (80179fc <tcp_listen_input+0x1e4>)
 8017868:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801786a:	8812      	ldrh	r2, [r2, #0]
 801786c:	b292      	uxth	r2, r2
 801786e:	9202      	str	r2, [sp, #8]
 8017870:	9301      	str	r3, [sp, #4]
 8017872:	4b63      	ldr	r3, [pc, #396]	@ (8017a00 <tcp_listen_input+0x1e8>)
 8017874:	9300      	str	r3, [sp, #0]
 8017876:	4b63      	ldr	r3, [pc, #396]	@ (8017a04 <tcp_listen_input+0x1ec>)
 8017878:	4602      	mov	r2, r0
 801787a:	6878      	ldr	r0, [r7, #4]
 801787c:	f002 ff7a 	bl	801a774 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8017880:	e0a9      	b.n	80179d6 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8017882:	4b57      	ldr	r3, [pc, #348]	@ (80179e0 <tcp_listen_input+0x1c8>)
 8017884:	781b      	ldrb	r3, [r3, #0]
 8017886:	f003 0302 	and.w	r3, r3, #2
 801788a:	2b00      	cmp	r3, #0
 801788c:	f000 80a3 	beq.w	80179d6 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8017890:	687b      	ldr	r3, [r7, #4]
 8017892:	7d5b      	ldrb	r3, [r3, #21]
 8017894:	4618      	mov	r0, r3
 8017896:	f7ff f927 	bl	8016ae8 <tcp_alloc>
 801789a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801789c:	697b      	ldr	r3, [r7, #20]
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d111      	bne.n	80178c6 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80178a2:	687b      	ldr	r3, [r7, #4]
 80178a4:	699b      	ldr	r3, [r3, #24]
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d00a      	beq.n	80178c0 <tcp_listen_input+0xa8>
 80178aa:	687b      	ldr	r3, [r7, #4]
 80178ac:	699b      	ldr	r3, [r3, #24]
 80178ae:	687a      	ldr	r2, [r7, #4]
 80178b0:	6910      	ldr	r0, [r2, #16]
 80178b2:	f04f 32ff 	mov.w	r2, #4294967295
 80178b6:	2100      	movs	r1, #0
 80178b8:	4798      	blx	r3
 80178ba:	4603      	mov	r3, r0
 80178bc:	73bb      	strb	r3, [r7, #14]
      return;
 80178be:	e08b      	b.n	80179d8 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80178c0:	23f0      	movs	r3, #240	@ 0xf0
 80178c2:	73bb      	strb	r3, [r7, #14]
      return;
 80178c4:	e088      	b.n	80179d8 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80178c6:	4b50      	ldr	r3, [pc, #320]	@ (8017a08 <tcp_listen_input+0x1f0>)
 80178c8:	695a      	ldr	r2, [r3, #20]
 80178ca:	697b      	ldr	r3, [r7, #20]
 80178cc:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80178ce:	4b4e      	ldr	r3, [pc, #312]	@ (8017a08 <tcp_listen_input+0x1f0>)
 80178d0:	691a      	ldr	r2, [r3, #16]
 80178d2:	697b      	ldr	r3, [r7, #20]
 80178d4:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	8ada      	ldrh	r2, [r3, #22]
 80178da:	697b      	ldr	r3, [r7, #20]
 80178dc:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80178de:	4b47      	ldr	r3, [pc, #284]	@ (80179fc <tcp_listen_input+0x1e4>)
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	881b      	ldrh	r3, [r3, #0]
 80178e4:	b29a      	uxth	r2, r3
 80178e6:	697b      	ldr	r3, [r7, #20]
 80178e8:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80178ea:	697b      	ldr	r3, [r7, #20]
 80178ec:	2203      	movs	r2, #3
 80178ee:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80178f0:	4b41      	ldr	r3, [pc, #260]	@ (80179f8 <tcp_listen_input+0x1e0>)
 80178f2:	681b      	ldr	r3, [r3, #0]
 80178f4:	1c5a      	adds	r2, r3, #1
 80178f6:	697b      	ldr	r3, [r7, #20]
 80178f8:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80178fa:	697b      	ldr	r3, [r7, #20]
 80178fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80178fe:	697b      	ldr	r3, [r7, #20]
 8017900:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8017902:	6978      	ldr	r0, [r7, #20]
 8017904:	f7ff fa58 	bl	8016db8 <tcp_next_iss>
 8017908:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801790a:	697b      	ldr	r3, [r7, #20]
 801790c:	693a      	ldr	r2, [r7, #16]
 801790e:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8017910:	697b      	ldr	r3, [r7, #20]
 8017912:	693a      	ldr	r2, [r7, #16]
 8017914:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8017916:	697b      	ldr	r3, [r7, #20]
 8017918:	693a      	ldr	r2, [r7, #16]
 801791a:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 801791c:	697b      	ldr	r3, [r7, #20]
 801791e:	693a      	ldr	r2, [r7, #16]
 8017920:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8017922:	4b35      	ldr	r3, [pc, #212]	@ (80179f8 <tcp_listen_input+0x1e0>)
 8017924:	681b      	ldr	r3, [r3, #0]
 8017926:	1e5a      	subs	r2, r3, #1
 8017928:	697b      	ldr	r3, [r7, #20]
 801792a:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	691a      	ldr	r2, [r3, #16]
 8017930:	697b      	ldr	r3, [r7, #20]
 8017932:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8017934:	697b      	ldr	r3, [r7, #20]
 8017936:	687a      	ldr	r2, [r7, #4]
 8017938:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	7a5b      	ldrb	r3, [r3, #9]
 801793e:	f003 030c 	and.w	r3, r3, #12
 8017942:	b2da      	uxtb	r2, r3
 8017944:	697b      	ldr	r3, [r7, #20]
 8017946:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	7a1a      	ldrb	r2, [r3, #8]
 801794c:	697b      	ldr	r3, [r7, #20]
 801794e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8017950:	4b2e      	ldr	r3, [pc, #184]	@ (8017a0c <tcp_listen_input+0x1f4>)
 8017952:	681a      	ldr	r2, [r3, #0]
 8017954:	697b      	ldr	r3, [r7, #20]
 8017956:	60da      	str	r2, [r3, #12]
 8017958:	4a2c      	ldr	r2, [pc, #176]	@ (8017a0c <tcp_listen_input+0x1f4>)
 801795a:	697b      	ldr	r3, [r7, #20]
 801795c:	6013      	str	r3, [r2, #0]
 801795e:	f003 f8cb 	bl	801aaf8 <tcp_timer_needed>
 8017962:	4b2b      	ldr	r3, [pc, #172]	@ (8017a10 <tcp_listen_input+0x1f8>)
 8017964:	2201      	movs	r2, #1
 8017966:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8017968:	6978      	ldr	r0, [r7, #20]
 801796a:	f001 fd8b 	bl	8019484 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801796e:	4b23      	ldr	r3, [pc, #140]	@ (80179fc <tcp_listen_input+0x1e4>)
 8017970:	681b      	ldr	r3, [r3, #0]
 8017972:	89db      	ldrh	r3, [r3, #14]
 8017974:	b29a      	uxth	r2, r3
 8017976:	697b      	ldr	r3, [r7, #20]
 8017978:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801797c:	697b      	ldr	r3, [r7, #20]
 801797e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017982:	697b      	ldr	r3, [r7, #20]
 8017984:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8017988:	697b      	ldr	r3, [r7, #20]
 801798a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801798c:	697b      	ldr	r3, [r7, #20]
 801798e:	3304      	adds	r3, #4
 8017990:	4618      	mov	r0, r3
 8017992:	f005 f80f 	bl	801c9b4 <ip4_route>
 8017996:	4601      	mov	r1, r0
 8017998:	697b      	ldr	r3, [r7, #20]
 801799a:	3304      	adds	r3, #4
 801799c:	461a      	mov	r2, r3
 801799e:	4620      	mov	r0, r4
 80179a0:	f7ff fa30 	bl	8016e04 <tcp_eff_send_mss_netif>
 80179a4:	4603      	mov	r3, r0
 80179a6:	461a      	mov	r2, r3
 80179a8:	697b      	ldr	r3, [r7, #20]
 80179aa:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80179ac:	2112      	movs	r1, #18
 80179ae:	6978      	ldr	r0, [r7, #20]
 80179b0:	f002 f83e 	bl	8019a30 <tcp_enqueue_flags>
 80179b4:	4603      	mov	r3, r0
 80179b6:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80179b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d004      	beq.n	80179ca <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80179c0:	2100      	movs	r1, #0
 80179c2:	6978      	ldr	r0, [r7, #20]
 80179c4:	f7fe f97c 	bl	8015cc0 <tcp_abandon>
      return;
 80179c8:	e006      	b.n	80179d8 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80179ca:	6978      	ldr	r0, [r7, #20]
 80179cc:	f002 f91e 	bl	8019c0c <tcp_output>
  return;
 80179d0:	e001      	b.n	80179d6 <tcp_listen_input+0x1be>
    return;
 80179d2:	bf00      	nop
 80179d4:	e000      	b.n	80179d8 <tcp_listen_input+0x1c0>
  return;
 80179d6:	bf00      	nop
}
 80179d8:	371c      	adds	r7, #28
 80179da:	46bd      	mov	sp, r7
 80179dc:	bd90      	pop	{r4, r7, pc}
 80179de:	bf00      	nop
 80179e0:	20012b50 	.word	0x20012b50
 80179e4:	08020b08 	.word	0x08020b08
 80179e8:	08020d00 	.word	0x08020d00
 80179ec:	08020b54 	.word	0x08020b54
 80179f0:	20012b48 	.word	0x20012b48
 80179f4:	20012b4e 	.word	0x20012b4e
 80179f8:	20012b44 	.word	0x20012b44
 80179fc:	20012b34 	.word	0x20012b34
 8017a00:	2000f3c8 	.word	0x2000f3c8
 8017a04:	2000f3cc 	.word	0x2000f3cc
 8017a08:	2000f3b8 	.word	0x2000f3b8
 8017a0c:	20012b18 	.word	0x20012b18
 8017a10:	20012b20 	.word	0x20012b20

08017a14 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8017a14:	b580      	push	{r7, lr}
 8017a16:	b086      	sub	sp, #24
 8017a18:	af04      	add	r7, sp, #16
 8017a1a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8017a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8017adc <tcp_timewait_input+0xc8>)
 8017a1e:	781b      	ldrb	r3, [r3, #0]
 8017a20:	f003 0304 	and.w	r3, r3, #4
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	d153      	bne.n	8017ad0 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	d106      	bne.n	8017a3c <tcp_timewait_input+0x28>
 8017a2e:	4b2c      	ldr	r3, [pc, #176]	@ (8017ae0 <tcp_timewait_input+0xcc>)
 8017a30:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8017a34:	492b      	ldr	r1, [pc, #172]	@ (8017ae4 <tcp_timewait_input+0xd0>)
 8017a36:	482c      	ldr	r0, [pc, #176]	@ (8017ae8 <tcp_timewait_input+0xd4>)
 8017a38:	f006 fb9a 	bl	801e170 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8017a3c:	4b27      	ldr	r3, [pc, #156]	@ (8017adc <tcp_timewait_input+0xc8>)
 8017a3e:	781b      	ldrb	r3, [r3, #0]
 8017a40:	f003 0302 	and.w	r3, r3, #2
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	d02a      	beq.n	8017a9e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8017a48:	4b28      	ldr	r3, [pc, #160]	@ (8017aec <tcp_timewait_input+0xd8>)
 8017a4a:	681a      	ldr	r2, [r3, #0]
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a50:	1ad3      	subs	r3, r2, r3
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	db2d      	blt.n	8017ab2 <tcp_timewait_input+0x9e>
 8017a56:	4b25      	ldr	r3, [pc, #148]	@ (8017aec <tcp_timewait_input+0xd8>)
 8017a58:	681a      	ldr	r2, [r3, #0]
 8017a5a:	687b      	ldr	r3, [r7, #4]
 8017a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a5e:	6879      	ldr	r1, [r7, #4]
 8017a60:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017a62:	440b      	add	r3, r1
 8017a64:	1ad3      	subs	r3, r2, r3
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	dc23      	bgt.n	8017ab2 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017a6a:	4b21      	ldr	r3, [pc, #132]	@ (8017af0 <tcp_timewait_input+0xdc>)
 8017a6c:	6819      	ldr	r1, [r3, #0]
 8017a6e:	4b21      	ldr	r3, [pc, #132]	@ (8017af4 <tcp_timewait_input+0xe0>)
 8017a70:	881b      	ldrh	r3, [r3, #0]
 8017a72:	461a      	mov	r2, r3
 8017a74:	4b1d      	ldr	r3, [pc, #116]	@ (8017aec <tcp_timewait_input+0xd8>)
 8017a76:	681b      	ldr	r3, [r3, #0]
 8017a78:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8017af8 <tcp_timewait_input+0xe4>)
 8017a7c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017a7e:	885b      	ldrh	r3, [r3, #2]
 8017a80:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017a82:	4a1d      	ldr	r2, [pc, #116]	@ (8017af8 <tcp_timewait_input+0xe4>)
 8017a84:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017a86:	8812      	ldrh	r2, [r2, #0]
 8017a88:	b292      	uxth	r2, r2
 8017a8a:	9202      	str	r2, [sp, #8]
 8017a8c:	9301      	str	r3, [sp, #4]
 8017a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8017afc <tcp_timewait_input+0xe8>)
 8017a90:	9300      	str	r3, [sp, #0]
 8017a92:	4b1b      	ldr	r3, [pc, #108]	@ (8017b00 <tcp_timewait_input+0xec>)
 8017a94:	4602      	mov	r2, r0
 8017a96:	6878      	ldr	r0, [r7, #4]
 8017a98:	f002 fe6c 	bl	801a774 <tcp_rst>
      return;
 8017a9c:	e01b      	b.n	8017ad6 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8017a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8017adc <tcp_timewait_input+0xc8>)
 8017aa0:	781b      	ldrb	r3, [r3, #0]
 8017aa2:	f003 0301 	and.w	r3, r3, #1
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	d003      	beq.n	8017ab2 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8017aaa:	4b16      	ldr	r3, [pc, #88]	@ (8017b04 <tcp_timewait_input+0xf0>)
 8017aac:	681a      	ldr	r2, [r3, #0]
 8017aae:	687b      	ldr	r3, [r7, #4]
 8017ab0:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8017ab2:	4b10      	ldr	r3, [pc, #64]	@ (8017af4 <tcp_timewait_input+0xe0>)
 8017ab4:	881b      	ldrh	r3, [r3, #0]
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d00c      	beq.n	8017ad4 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	8b5b      	ldrh	r3, [r3, #26]
 8017abe:	f043 0302 	orr.w	r3, r3, #2
 8017ac2:	b29a      	uxth	r2, r3
 8017ac4:	687b      	ldr	r3, [r7, #4]
 8017ac6:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017ac8:	6878      	ldr	r0, [r7, #4]
 8017aca:	f002 f89f 	bl	8019c0c <tcp_output>
  }
  return;
 8017ace:	e001      	b.n	8017ad4 <tcp_timewait_input+0xc0>
    return;
 8017ad0:	bf00      	nop
 8017ad2:	e000      	b.n	8017ad6 <tcp_timewait_input+0xc2>
  return;
 8017ad4:	bf00      	nop
}
 8017ad6:	3708      	adds	r7, #8
 8017ad8:	46bd      	mov	sp, r7
 8017ada:	bd80      	pop	{r7, pc}
 8017adc:	20012b50 	.word	0x20012b50
 8017ae0:	08020b08 	.word	0x08020b08
 8017ae4:	08020d20 	.word	0x08020d20
 8017ae8:	08020b54 	.word	0x08020b54
 8017aec:	20012b44 	.word	0x20012b44
 8017af0:	20012b48 	.word	0x20012b48
 8017af4:	20012b4e 	.word	0x20012b4e
 8017af8:	20012b34 	.word	0x20012b34
 8017afc:	2000f3c8 	.word	0x2000f3c8
 8017b00:	2000f3cc 	.word	0x2000f3cc
 8017b04:	20012b0c 	.word	0x20012b0c

08017b08 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017b08:	b590      	push	{r4, r7, lr}
 8017b0a:	b08d      	sub	sp, #52	@ 0x34
 8017b0c:	af04      	add	r7, sp, #16
 8017b0e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017b10:	2300      	movs	r3, #0
 8017b12:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8017b14:	2300      	movs	r3, #0
 8017b16:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d106      	bne.n	8017b2c <tcp_process+0x24>
 8017b1e:	4b9d      	ldr	r3, [pc, #628]	@ (8017d94 <tcp_process+0x28c>)
 8017b20:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8017b24:	499c      	ldr	r1, [pc, #624]	@ (8017d98 <tcp_process+0x290>)
 8017b26:	489d      	ldr	r0, [pc, #628]	@ (8017d9c <tcp_process+0x294>)
 8017b28:	f006 fb22 	bl	801e170 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8017b2c:	4b9c      	ldr	r3, [pc, #624]	@ (8017da0 <tcp_process+0x298>)
 8017b2e:	781b      	ldrb	r3, [r3, #0]
 8017b30:	f003 0304 	and.w	r3, r3, #4
 8017b34:	2b00      	cmp	r3, #0
 8017b36:	d04e      	beq.n	8017bd6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	7d1b      	ldrb	r3, [r3, #20]
 8017b3c:	2b02      	cmp	r3, #2
 8017b3e:	d108      	bne.n	8017b52 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8017b40:	687b      	ldr	r3, [r7, #4]
 8017b42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017b44:	4b97      	ldr	r3, [pc, #604]	@ (8017da4 <tcp_process+0x29c>)
 8017b46:	681b      	ldr	r3, [r3, #0]
 8017b48:	429a      	cmp	r2, r3
 8017b4a:	d123      	bne.n	8017b94 <tcp_process+0x8c>
        acceptable = 1;
 8017b4c:	2301      	movs	r3, #1
 8017b4e:	76fb      	strb	r3, [r7, #27]
 8017b50:	e020      	b.n	8017b94 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017b56:	4b94      	ldr	r3, [pc, #592]	@ (8017da8 <tcp_process+0x2a0>)
 8017b58:	681b      	ldr	r3, [r3, #0]
 8017b5a:	429a      	cmp	r2, r3
 8017b5c:	d102      	bne.n	8017b64 <tcp_process+0x5c>
        acceptable = 1;
 8017b5e:	2301      	movs	r3, #1
 8017b60:	76fb      	strb	r3, [r7, #27]
 8017b62:	e017      	b.n	8017b94 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017b64:	4b90      	ldr	r3, [pc, #576]	@ (8017da8 <tcp_process+0x2a0>)
 8017b66:	681a      	ldr	r2, [r3, #0]
 8017b68:	687b      	ldr	r3, [r7, #4]
 8017b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b6c:	1ad3      	subs	r3, r2, r3
 8017b6e:	2b00      	cmp	r3, #0
 8017b70:	db10      	blt.n	8017b94 <tcp_process+0x8c>
 8017b72:	4b8d      	ldr	r3, [pc, #564]	@ (8017da8 <tcp_process+0x2a0>)
 8017b74:	681a      	ldr	r2, [r3, #0]
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b7a:	6879      	ldr	r1, [r7, #4]
 8017b7c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017b7e:	440b      	add	r3, r1
 8017b80:	1ad3      	subs	r3, r2, r3
 8017b82:	2b00      	cmp	r3, #0
 8017b84:	dc06      	bgt.n	8017b94 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	8b5b      	ldrh	r3, [r3, #26]
 8017b8a:	f043 0302 	orr.w	r3, r3, #2
 8017b8e:	b29a      	uxth	r2, r3
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8017b94:	7efb      	ldrb	r3, [r7, #27]
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	d01b      	beq.n	8017bd2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	7d1b      	ldrb	r3, [r3, #20]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d106      	bne.n	8017bb0 <tcp_process+0xa8>
 8017ba2:	4b7c      	ldr	r3, [pc, #496]	@ (8017d94 <tcp_process+0x28c>)
 8017ba4:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8017ba8:	4980      	ldr	r1, [pc, #512]	@ (8017dac <tcp_process+0x2a4>)
 8017baa:	487c      	ldr	r0, [pc, #496]	@ (8017d9c <tcp_process+0x294>)
 8017bac:	f006 fae0 	bl	801e170 <iprintf>
      recv_flags |= TF_RESET;
 8017bb0:	4b7f      	ldr	r3, [pc, #508]	@ (8017db0 <tcp_process+0x2a8>)
 8017bb2:	781b      	ldrb	r3, [r3, #0]
 8017bb4:	f043 0308 	orr.w	r3, r3, #8
 8017bb8:	b2da      	uxtb	r2, r3
 8017bba:	4b7d      	ldr	r3, [pc, #500]	@ (8017db0 <tcp_process+0x2a8>)
 8017bbc:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8017bbe:	687b      	ldr	r3, [r7, #4]
 8017bc0:	8b5b      	ldrh	r3, [r3, #26]
 8017bc2:	f023 0301 	bic.w	r3, r3, #1
 8017bc6:	b29a      	uxth	r2, r3
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8017bcc:	f06f 030d 	mvn.w	r3, #13
 8017bd0:	e37a      	b.n	80182c8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	e378      	b.n	80182c8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8017bd6:	4b72      	ldr	r3, [pc, #456]	@ (8017da0 <tcp_process+0x298>)
 8017bd8:	781b      	ldrb	r3, [r3, #0]
 8017bda:	f003 0302 	and.w	r3, r3, #2
 8017bde:	2b00      	cmp	r3, #0
 8017be0:	d010      	beq.n	8017c04 <tcp_process+0xfc>
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	7d1b      	ldrb	r3, [r3, #20]
 8017be6:	2b02      	cmp	r3, #2
 8017be8:	d00c      	beq.n	8017c04 <tcp_process+0xfc>
 8017bea:	687b      	ldr	r3, [r7, #4]
 8017bec:	7d1b      	ldrb	r3, [r3, #20]
 8017bee:	2b03      	cmp	r3, #3
 8017bf0:	d008      	beq.n	8017c04 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	8b5b      	ldrh	r3, [r3, #26]
 8017bf6:	f043 0302 	orr.w	r3, r3, #2
 8017bfa:	b29a      	uxth	r2, r3
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8017c00:	2300      	movs	r3, #0
 8017c02:	e361      	b.n	80182c8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	8b5b      	ldrh	r3, [r3, #26]
 8017c08:	f003 0310 	and.w	r3, r3, #16
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	d103      	bne.n	8017c18 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017c10:	4b68      	ldr	r3, [pc, #416]	@ (8017db4 <tcp_process+0x2ac>)
 8017c12:	681a      	ldr	r2, [r3, #0]
 8017c14:	687b      	ldr	r3, [r7, #4]
 8017c16:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	2200      	movs	r2, #0
 8017c1c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	2200      	movs	r2, #0
 8017c24:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8017c28:	6878      	ldr	r0, [r7, #4]
 8017c2a:	f001 fc2b 	bl	8019484 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	7d1b      	ldrb	r3, [r3, #20]
 8017c32:	3b02      	subs	r3, #2
 8017c34:	2b07      	cmp	r3, #7
 8017c36:	f200 8337 	bhi.w	80182a8 <tcp_process+0x7a0>
 8017c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8017c40 <tcp_process+0x138>)
 8017c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c40:	08017c61 	.word	0x08017c61
 8017c44:	08017e91 	.word	0x08017e91
 8017c48:	08018009 	.word	0x08018009
 8017c4c:	08018033 	.word	0x08018033
 8017c50:	08018157 	.word	0x08018157
 8017c54:	08018009 	.word	0x08018009
 8017c58:	080181e3 	.word	0x080181e3
 8017c5c:	08018273 	.word	0x08018273
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017c60:	4b4f      	ldr	r3, [pc, #316]	@ (8017da0 <tcp_process+0x298>)
 8017c62:	781b      	ldrb	r3, [r3, #0]
 8017c64:	f003 0310 	and.w	r3, r3, #16
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	f000 80e4 	beq.w	8017e36 <tcp_process+0x32e>
 8017c6e:	4b4c      	ldr	r3, [pc, #304]	@ (8017da0 <tcp_process+0x298>)
 8017c70:	781b      	ldrb	r3, [r3, #0]
 8017c72:	f003 0302 	and.w	r3, r3, #2
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	f000 80dd 	beq.w	8017e36 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017c80:	1c5a      	adds	r2, r3, #1
 8017c82:	4b48      	ldr	r3, [pc, #288]	@ (8017da4 <tcp_process+0x29c>)
 8017c84:	681b      	ldr	r3, [r3, #0]
 8017c86:	429a      	cmp	r2, r3
 8017c88:	f040 80d5 	bne.w	8017e36 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8017c8c:	4b46      	ldr	r3, [pc, #280]	@ (8017da8 <tcp_process+0x2a0>)
 8017c8e:	681b      	ldr	r3, [r3, #0]
 8017c90:	1c5a      	adds	r2, r3, #1
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8017c96:	687b      	ldr	r3, [r7, #4]
 8017c98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8017c9e:	4b41      	ldr	r3, [pc, #260]	@ (8017da4 <tcp_process+0x29c>)
 8017ca0:	681a      	ldr	r2, [r3, #0]
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8017ca6:	4b44      	ldr	r3, [pc, #272]	@ (8017db8 <tcp_process+0x2b0>)
 8017ca8:	681b      	ldr	r3, [r3, #0]
 8017caa:	89db      	ldrh	r3, [r3, #14]
 8017cac:	b29a      	uxth	r2, r3
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017cba:	687b      	ldr	r3, [r7, #4]
 8017cbc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8017cc0:	4b39      	ldr	r3, [pc, #228]	@ (8017da8 <tcp_process+0x2a0>)
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	1e5a      	subs	r2, r3, #1
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	2204      	movs	r2, #4
 8017cce:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8017cd0:	687b      	ldr	r3, [r7, #4]
 8017cd2:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	3304      	adds	r3, #4
 8017cd8:	4618      	mov	r0, r3
 8017cda:	f004 fe6b 	bl	801c9b4 <ip4_route>
 8017cde:	4601      	mov	r1, r0
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	3304      	adds	r3, #4
 8017ce4:	461a      	mov	r2, r3
 8017ce6:	4620      	mov	r0, r4
 8017ce8:	f7ff f88c 	bl	8016e04 <tcp_eff_send_mss_netif>
 8017cec:	4603      	mov	r3, r0
 8017cee:	461a      	mov	r2, r3
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017cf8:	009a      	lsls	r2, r3, #2
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017cfe:	005b      	lsls	r3, r3, #1
 8017d00:	f241 111c 	movw	r1, #4380	@ 0x111c
 8017d04:	428b      	cmp	r3, r1
 8017d06:	bf38      	it	cc
 8017d08:	460b      	movcc	r3, r1
 8017d0a:	429a      	cmp	r2, r3
 8017d0c:	d204      	bcs.n	8017d18 <tcp_process+0x210>
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017d12:	009b      	lsls	r3, r3, #2
 8017d14:	b29b      	uxth	r3, r3
 8017d16:	e00d      	b.n	8017d34 <tcp_process+0x22c>
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017d1c:	005b      	lsls	r3, r3, #1
 8017d1e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8017d22:	4293      	cmp	r3, r2
 8017d24:	d904      	bls.n	8017d30 <tcp_process+0x228>
 8017d26:	687b      	ldr	r3, [r7, #4]
 8017d28:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017d2a:	005b      	lsls	r3, r3, #1
 8017d2c:	b29b      	uxth	r3, r3
 8017d2e:	e001      	b.n	8017d34 <tcp_process+0x22c>
 8017d30:	f241 131c 	movw	r3, #4380	@ 0x111c
 8017d34:	687a      	ldr	r2, [r7, #4]
 8017d36:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d106      	bne.n	8017d52 <tcp_process+0x24a>
 8017d44:	4b13      	ldr	r3, [pc, #76]	@ (8017d94 <tcp_process+0x28c>)
 8017d46:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8017d4a:	491c      	ldr	r1, [pc, #112]	@ (8017dbc <tcp_process+0x2b4>)
 8017d4c:	4813      	ldr	r0, [pc, #76]	@ (8017d9c <tcp_process+0x294>)
 8017d4e:	f006 fa0f 	bl	801e170 <iprintf>
        --pcb->snd_queuelen;
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017d58:	3b01      	subs	r3, #1
 8017d5a:	b29a      	uxth	r2, r3
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8017d62:	687b      	ldr	r3, [r7, #4]
 8017d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017d66:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017d68:	69fb      	ldr	r3, [r7, #28]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d12a      	bne.n	8017dc4 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017d6e:	687b      	ldr	r3, [r7, #4]
 8017d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017d72:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8017d74:	69fb      	ldr	r3, [r7, #28]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d106      	bne.n	8017d88 <tcp_process+0x280>
 8017d7a:	4b06      	ldr	r3, [pc, #24]	@ (8017d94 <tcp_process+0x28c>)
 8017d7c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8017d80:	490f      	ldr	r1, [pc, #60]	@ (8017dc0 <tcp_process+0x2b8>)
 8017d82:	4806      	ldr	r0, [pc, #24]	@ (8017d9c <tcp_process+0x294>)
 8017d84:	f006 f9f4 	bl	801e170 <iprintf>
          pcb->unsent = rseg->next;
 8017d88:	69fb      	ldr	r3, [r7, #28]
 8017d8a:	681a      	ldr	r2, [r3, #0]
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017d90:	e01c      	b.n	8017dcc <tcp_process+0x2c4>
 8017d92:	bf00      	nop
 8017d94:	08020b08 	.word	0x08020b08
 8017d98:	08020d40 	.word	0x08020d40
 8017d9c:	08020b54 	.word	0x08020b54
 8017da0:	20012b50 	.word	0x20012b50
 8017da4:	20012b48 	.word	0x20012b48
 8017da8:	20012b44 	.word	0x20012b44
 8017dac:	08020d5c 	.word	0x08020d5c
 8017db0:	20012b51 	.word	0x20012b51
 8017db4:	20012b0c 	.word	0x20012b0c
 8017db8:	20012b34 	.word	0x20012b34
 8017dbc:	08020d7c 	.word	0x08020d7c
 8017dc0:	08020d94 	.word	0x08020d94
        } else {
          pcb->unacked = rseg->next;
 8017dc4:	69fb      	ldr	r3, [r7, #28]
 8017dc6:	681a      	ldr	r2, [r3, #0]
 8017dc8:	687b      	ldr	r3, [r7, #4]
 8017dca:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8017dcc:	69f8      	ldr	r0, [r7, #28]
 8017dce:	f7fe fd22 	bl	8016816 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d104      	bne.n	8017de4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017de0:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017de2:	e006      	b.n	8017df2 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8017de4:	687b      	ldr	r3, [r7, #4]
 8017de6:	2200      	movs	r2, #0
 8017de8:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	2200      	movs	r2, #0
 8017dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8017df2:	687b      	ldr	r3, [r7, #4]
 8017df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017df8:	2b00      	cmp	r3, #0
 8017dfa:	d00a      	beq.n	8017e12 <tcp_process+0x30a>
 8017dfc:	687b      	ldr	r3, [r7, #4]
 8017dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017e02:	687a      	ldr	r2, [r7, #4]
 8017e04:	6910      	ldr	r0, [r2, #16]
 8017e06:	2200      	movs	r2, #0
 8017e08:	6879      	ldr	r1, [r7, #4]
 8017e0a:	4798      	blx	r3
 8017e0c:	4603      	mov	r3, r0
 8017e0e:	76bb      	strb	r3, [r7, #26]
 8017e10:	e001      	b.n	8017e16 <tcp_process+0x30e>
 8017e12:	2300      	movs	r3, #0
 8017e14:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8017e16:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017e1a:	f113 0f0d 	cmn.w	r3, #13
 8017e1e:	d102      	bne.n	8017e26 <tcp_process+0x31e>
          return ERR_ABRT;
 8017e20:	f06f 030c 	mvn.w	r3, #12
 8017e24:	e250      	b.n	80182c8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8017e26:	687b      	ldr	r3, [r7, #4]
 8017e28:	8b5b      	ldrh	r3, [r3, #26]
 8017e2a:	f043 0302 	orr.w	r3, r3, #2
 8017e2e:	b29a      	uxth	r2, r3
 8017e30:	687b      	ldr	r3, [r7, #4]
 8017e32:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8017e34:	e23a      	b.n	80182ac <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8017e36:	4b98      	ldr	r3, [pc, #608]	@ (8018098 <tcp_process+0x590>)
 8017e38:	781b      	ldrb	r3, [r3, #0]
 8017e3a:	f003 0310 	and.w	r3, r3, #16
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	f000 8234 	beq.w	80182ac <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017e44:	4b95      	ldr	r3, [pc, #596]	@ (801809c <tcp_process+0x594>)
 8017e46:	6819      	ldr	r1, [r3, #0]
 8017e48:	4b95      	ldr	r3, [pc, #596]	@ (80180a0 <tcp_process+0x598>)
 8017e4a:	881b      	ldrh	r3, [r3, #0]
 8017e4c:	461a      	mov	r2, r3
 8017e4e:	4b95      	ldr	r3, [pc, #596]	@ (80180a4 <tcp_process+0x59c>)
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017e54:	4b94      	ldr	r3, [pc, #592]	@ (80180a8 <tcp_process+0x5a0>)
 8017e56:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017e58:	885b      	ldrh	r3, [r3, #2]
 8017e5a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017e5c:	4a92      	ldr	r2, [pc, #584]	@ (80180a8 <tcp_process+0x5a0>)
 8017e5e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017e60:	8812      	ldrh	r2, [r2, #0]
 8017e62:	b292      	uxth	r2, r2
 8017e64:	9202      	str	r2, [sp, #8]
 8017e66:	9301      	str	r3, [sp, #4]
 8017e68:	4b90      	ldr	r3, [pc, #576]	@ (80180ac <tcp_process+0x5a4>)
 8017e6a:	9300      	str	r3, [sp, #0]
 8017e6c:	4b90      	ldr	r3, [pc, #576]	@ (80180b0 <tcp_process+0x5a8>)
 8017e6e:	4602      	mov	r2, r0
 8017e70:	6878      	ldr	r0, [r7, #4]
 8017e72:	f002 fc7f 	bl	801a774 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8017e76:	687b      	ldr	r3, [r7, #4]
 8017e78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017e7c:	2b05      	cmp	r3, #5
 8017e7e:	f200 8215 	bhi.w	80182ac <tcp_process+0x7a4>
          pcb->rtime = 0;
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	2200      	movs	r2, #0
 8017e86:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8017e88:	6878      	ldr	r0, [r7, #4]
 8017e8a:	f002 fa4b 	bl	801a324 <tcp_rexmit_rto>
      break;
 8017e8e:	e20d      	b.n	80182ac <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8017e90:	4b81      	ldr	r3, [pc, #516]	@ (8018098 <tcp_process+0x590>)
 8017e92:	781b      	ldrb	r3, [r3, #0]
 8017e94:	f003 0310 	and.w	r3, r3, #16
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	f000 80a1 	beq.w	8017fe0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017e9e:	4b7f      	ldr	r3, [pc, #508]	@ (801809c <tcp_process+0x594>)
 8017ea0:	681a      	ldr	r2, [r3, #0]
 8017ea2:	687b      	ldr	r3, [r7, #4]
 8017ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017ea6:	1ad3      	subs	r3, r2, r3
 8017ea8:	3b01      	subs	r3, #1
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	db7e      	blt.n	8017fac <tcp_process+0x4a4>
 8017eae:	4b7b      	ldr	r3, [pc, #492]	@ (801809c <tcp_process+0x594>)
 8017eb0:	681a      	ldr	r2, [r3, #0]
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017eb6:	1ad3      	subs	r3, r2, r3
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	dc77      	bgt.n	8017fac <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	2204      	movs	r2, #4
 8017ec0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8017ec2:	687b      	ldr	r3, [r7, #4]
 8017ec4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017ec6:	2b00      	cmp	r3, #0
 8017ec8:	d102      	bne.n	8017ed0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8017eca:	23fa      	movs	r3, #250	@ 0xfa
 8017ecc:	76bb      	strb	r3, [r7, #26]
 8017ece:	e01d      	b.n	8017f0c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8017ed0:	687b      	ldr	r3, [r7, #4]
 8017ed2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017ed4:	699b      	ldr	r3, [r3, #24]
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	d106      	bne.n	8017ee8 <tcp_process+0x3e0>
 8017eda:	4b76      	ldr	r3, [pc, #472]	@ (80180b4 <tcp_process+0x5ac>)
 8017edc:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8017ee0:	4975      	ldr	r1, [pc, #468]	@ (80180b8 <tcp_process+0x5b0>)
 8017ee2:	4876      	ldr	r0, [pc, #472]	@ (80180bc <tcp_process+0x5b4>)
 8017ee4:	f006 f944 	bl	801e170 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017eec:	699b      	ldr	r3, [r3, #24]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d00a      	beq.n	8017f08 <tcp_process+0x400>
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017ef6:	699b      	ldr	r3, [r3, #24]
 8017ef8:	687a      	ldr	r2, [r7, #4]
 8017efa:	6910      	ldr	r0, [r2, #16]
 8017efc:	2200      	movs	r2, #0
 8017efe:	6879      	ldr	r1, [r7, #4]
 8017f00:	4798      	blx	r3
 8017f02:	4603      	mov	r3, r0
 8017f04:	76bb      	strb	r3, [r7, #26]
 8017f06:	e001      	b.n	8017f0c <tcp_process+0x404>
 8017f08:	23f0      	movs	r3, #240	@ 0xf0
 8017f0a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017f0c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017f10:	2b00      	cmp	r3, #0
 8017f12:	d00a      	beq.n	8017f2a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8017f14:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017f18:	f113 0f0d 	cmn.w	r3, #13
 8017f1c:	d002      	beq.n	8017f24 <tcp_process+0x41c>
              tcp_abort(pcb);
 8017f1e:	6878      	ldr	r0, [r7, #4]
 8017f20:	f7fd ff8c 	bl	8015e3c <tcp_abort>
            }
            return ERR_ABRT;
 8017f24:	f06f 030c 	mvn.w	r3, #12
 8017f28:	e1ce      	b.n	80182c8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017f2a:	6878      	ldr	r0, [r7, #4]
 8017f2c:	f000 fae0 	bl	80184f0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8017f30:	4b63      	ldr	r3, [pc, #396]	@ (80180c0 <tcp_process+0x5b8>)
 8017f32:	881b      	ldrh	r3, [r3, #0]
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d005      	beq.n	8017f44 <tcp_process+0x43c>
            recv_acked--;
 8017f38:	4b61      	ldr	r3, [pc, #388]	@ (80180c0 <tcp_process+0x5b8>)
 8017f3a:	881b      	ldrh	r3, [r3, #0]
 8017f3c:	3b01      	subs	r3, #1
 8017f3e:	b29a      	uxth	r2, r3
 8017f40:	4b5f      	ldr	r3, [pc, #380]	@ (80180c0 <tcp_process+0x5b8>)
 8017f42:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f48:	009a      	lsls	r2, r3, #2
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f4e:	005b      	lsls	r3, r3, #1
 8017f50:	f241 111c 	movw	r1, #4380	@ 0x111c
 8017f54:	428b      	cmp	r3, r1
 8017f56:	bf38      	it	cc
 8017f58:	460b      	movcc	r3, r1
 8017f5a:	429a      	cmp	r2, r3
 8017f5c:	d204      	bcs.n	8017f68 <tcp_process+0x460>
 8017f5e:	687b      	ldr	r3, [r7, #4]
 8017f60:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f62:	009b      	lsls	r3, r3, #2
 8017f64:	b29b      	uxth	r3, r3
 8017f66:	e00d      	b.n	8017f84 <tcp_process+0x47c>
 8017f68:	687b      	ldr	r3, [r7, #4]
 8017f6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f6c:	005b      	lsls	r3, r3, #1
 8017f6e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8017f72:	4293      	cmp	r3, r2
 8017f74:	d904      	bls.n	8017f80 <tcp_process+0x478>
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017f7a:	005b      	lsls	r3, r3, #1
 8017f7c:	b29b      	uxth	r3, r3
 8017f7e:	e001      	b.n	8017f84 <tcp_process+0x47c>
 8017f80:	f241 131c 	movw	r3, #4380	@ 0x111c
 8017f84:	687a      	ldr	r2, [r7, #4]
 8017f86:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8017f8a:	4b4e      	ldr	r3, [pc, #312]	@ (80180c4 <tcp_process+0x5bc>)
 8017f8c:	781b      	ldrb	r3, [r3, #0]
 8017f8e:	f003 0320 	and.w	r3, r3, #32
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d037      	beq.n	8018006 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8017f96:	687b      	ldr	r3, [r7, #4]
 8017f98:	8b5b      	ldrh	r3, [r3, #26]
 8017f9a:	f043 0302 	orr.w	r3, r3, #2
 8017f9e:	b29a      	uxth	r2, r3
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	2207      	movs	r2, #7
 8017fa8:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8017faa:	e02c      	b.n	8018006 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017fac:	4b3b      	ldr	r3, [pc, #236]	@ (801809c <tcp_process+0x594>)
 8017fae:	6819      	ldr	r1, [r3, #0]
 8017fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80180a0 <tcp_process+0x598>)
 8017fb2:	881b      	ldrh	r3, [r3, #0]
 8017fb4:	461a      	mov	r2, r3
 8017fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80180a4 <tcp_process+0x59c>)
 8017fb8:	681b      	ldr	r3, [r3, #0]
 8017fba:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017fbc:	4b3a      	ldr	r3, [pc, #232]	@ (80180a8 <tcp_process+0x5a0>)
 8017fbe:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017fc0:	885b      	ldrh	r3, [r3, #2]
 8017fc2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017fc4:	4a38      	ldr	r2, [pc, #224]	@ (80180a8 <tcp_process+0x5a0>)
 8017fc6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017fc8:	8812      	ldrh	r2, [r2, #0]
 8017fca:	b292      	uxth	r2, r2
 8017fcc:	9202      	str	r2, [sp, #8]
 8017fce:	9301      	str	r3, [sp, #4]
 8017fd0:	4b36      	ldr	r3, [pc, #216]	@ (80180ac <tcp_process+0x5a4>)
 8017fd2:	9300      	str	r3, [sp, #0]
 8017fd4:	4b36      	ldr	r3, [pc, #216]	@ (80180b0 <tcp_process+0x5a8>)
 8017fd6:	4602      	mov	r2, r0
 8017fd8:	6878      	ldr	r0, [r7, #4]
 8017fda:	f002 fbcb 	bl	801a774 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8017fde:	e167      	b.n	80182b0 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8017fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8018098 <tcp_process+0x590>)
 8017fe2:	781b      	ldrb	r3, [r3, #0]
 8017fe4:	f003 0302 	and.w	r3, r3, #2
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	f000 8161 	beq.w	80182b0 <tcp_process+0x7a8>
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017ff2:	1e5a      	subs	r2, r3, #1
 8017ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80180a4 <tcp_process+0x59c>)
 8017ff6:	681b      	ldr	r3, [r3, #0]
 8017ff8:	429a      	cmp	r2, r3
 8017ffa:	f040 8159 	bne.w	80182b0 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8017ffe:	6878      	ldr	r0, [r7, #4]
 8018000:	f002 f9b2 	bl	801a368 <tcp_rexmit>
      break;
 8018004:	e154      	b.n	80182b0 <tcp_process+0x7a8>
 8018006:	e153      	b.n	80182b0 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8018008:	6878      	ldr	r0, [r7, #4]
 801800a:	f000 fa71 	bl	80184f0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801800e:	4b2d      	ldr	r3, [pc, #180]	@ (80180c4 <tcp_process+0x5bc>)
 8018010:	781b      	ldrb	r3, [r3, #0]
 8018012:	f003 0320 	and.w	r3, r3, #32
 8018016:	2b00      	cmp	r3, #0
 8018018:	f000 814c 	beq.w	80182b4 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	8b5b      	ldrh	r3, [r3, #26]
 8018020:	f043 0302 	orr.w	r3, r3, #2
 8018024:	b29a      	uxth	r2, r3
 8018026:	687b      	ldr	r3, [r7, #4]
 8018028:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801802a:	687b      	ldr	r3, [r7, #4]
 801802c:	2207      	movs	r2, #7
 801802e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018030:	e140      	b.n	80182b4 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8018032:	6878      	ldr	r0, [r7, #4]
 8018034:	f000 fa5c 	bl	80184f0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018038:	4b22      	ldr	r3, [pc, #136]	@ (80180c4 <tcp_process+0x5bc>)
 801803a:	781b      	ldrb	r3, [r3, #0]
 801803c:	f003 0320 	and.w	r3, r3, #32
 8018040:	2b00      	cmp	r3, #0
 8018042:	d071      	beq.n	8018128 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018044:	4b14      	ldr	r3, [pc, #80]	@ (8018098 <tcp_process+0x590>)
 8018046:	781b      	ldrb	r3, [r3, #0]
 8018048:	f003 0310 	and.w	r3, r3, #16
 801804c:	2b00      	cmp	r3, #0
 801804e:	d060      	beq.n	8018112 <tcp_process+0x60a>
 8018050:	687b      	ldr	r3, [r7, #4]
 8018052:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018054:	4b11      	ldr	r3, [pc, #68]	@ (801809c <tcp_process+0x594>)
 8018056:	681b      	ldr	r3, [r3, #0]
 8018058:	429a      	cmp	r2, r3
 801805a:	d15a      	bne.n	8018112 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018060:	2b00      	cmp	r3, #0
 8018062:	d156      	bne.n	8018112 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8018064:	687b      	ldr	r3, [r7, #4]
 8018066:	8b5b      	ldrh	r3, [r3, #26]
 8018068:	f043 0302 	orr.w	r3, r3, #2
 801806c:	b29a      	uxth	r2, r3
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8018072:	6878      	ldr	r0, [r7, #4]
 8018074:	f7fe fdbc 	bl	8016bf0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8018078:	4b13      	ldr	r3, [pc, #76]	@ (80180c8 <tcp_process+0x5c0>)
 801807a:	681b      	ldr	r3, [r3, #0]
 801807c:	687a      	ldr	r2, [r7, #4]
 801807e:	429a      	cmp	r2, r3
 8018080:	d105      	bne.n	801808e <tcp_process+0x586>
 8018082:	4b11      	ldr	r3, [pc, #68]	@ (80180c8 <tcp_process+0x5c0>)
 8018084:	681b      	ldr	r3, [r3, #0]
 8018086:	68db      	ldr	r3, [r3, #12]
 8018088:	4a0f      	ldr	r2, [pc, #60]	@ (80180c8 <tcp_process+0x5c0>)
 801808a:	6013      	str	r3, [r2, #0]
 801808c:	e02e      	b.n	80180ec <tcp_process+0x5e4>
 801808e:	4b0e      	ldr	r3, [pc, #56]	@ (80180c8 <tcp_process+0x5c0>)
 8018090:	681b      	ldr	r3, [r3, #0]
 8018092:	617b      	str	r3, [r7, #20]
 8018094:	e027      	b.n	80180e6 <tcp_process+0x5de>
 8018096:	bf00      	nop
 8018098:	20012b50 	.word	0x20012b50
 801809c:	20012b48 	.word	0x20012b48
 80180a0:	20012b4e 	.word	0x20012b4e
 80180a4:	20012b44 	.word	0x20012b44
 80180a8:	20012b34 	.word	0x20012b34
 80180ac:	2000f3c8 	.word	0x2000f3c8
 80180b0:	2000f3cc 	.word	0x2000f3cc
 80180b4:	08020b08 	.word	0x08020b08
 80180b8:	08020da8 	.word	0x08020da8
 80180bc:	08020b54 	.word	0x08020b54
 80180c0:	20012b4c 	.word	0x20012b4c
 80180c4:	20012b51 	.word	0x20012b51
 80180c8:	20012b18 	.word	0x20012b18
 80180cc:	697b      	ldr	r3, [r7, #20]
 80180ce:	68db      	ldr	r3, [r3, #12]
 80180d0:	687a      	ldr	r2, [r7, #4]
 80180d2:	429a      	cmp	r2, r3
 80180d4:	d104      	bne.n	80180e0 <tcp_process+0x5d8>
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	68da      	ldr	r2, [r3, #12]
 80180da:	697b      	ldr	r3, [r7, #20]
 80180dc:	60da      	str	r2, [r3, #12]
 80180de:	e005      	b.n	80180ec <tcp_process+0x5e4>
 80180e0:	697b      	ldr	r3, [r7, #20]
 80180e2:	68db      	ldr	r3, [r3, #12]
 80180e4:	617b      	str	r3, [r7, #20]
 80180e6:	697b      	ldr	r3, [r7, #20]
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d1ef      	bne.n	80180cc <tcp_process+0x5c4>
 80180ec:	687b      	ldr	r3, [r7, #4]
 80180ee:	2200      	movs	r2, #0
 80180f0:	60da      	str	r2, [r3, #12]
 80180f2:	4b77      	ldr	r3, [pc, #476]	@ (80182d0 <tcp_process+0x7c8>)
 80180f4:	2201      	movs	r2, #1
 80180f6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	220a      	movs	r2, #10
 80180fc:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80180fe:	4b75      	ldr	r3, [pc, #468]	@ (80182d4 <tcp_process+0x7cc>)
 8018100:	681a      	ldr	r2, [r3, #0]
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	60da      	str	r2, [r3, #12]
 8018106:	4a73      	ldr	r2, [pc, #460]	@ (80182d4 <tcp_process+0x7cc>)
 8018108:	687b      	ldr	r3, [r7, #4]
 801810a:	6013      	str	r3, [r2, #0]
 801810c:	f002 fcf4 	bl	801aaf8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8018110:	e0d2      	b.n	80182b8 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8018112:	687b      	ldr	r3, [r7, #4]
 8018114:	8b5b      	ldrh	r3, [r3, #26]
 8018116:	f043 0302 	orr.w	r3, r3, #2
 801811a:	b29a      	uxth	r2, r3
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	2208      	movs	r2, #8
 8018124:	751a      	strb	r2, [r3, #20]
      break;
 8018126:	e0c7      	b.n	80182b8 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018128:	4b6b      	ldr	r3, [pc, #428]	@ (80182d8 <tcp_process+0x7d0>)
 801812a:	781b      	ldrb	r3, [r3, #0]
 801812c:	f003 0310 	and.w	r3, r3, #16
 8018130:	2b00      	cmp	r3, #0
 8018132:	f000 80c1 	beq.w	80182b8 <tcp_process+0x7b0>
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801813a:	4b68      	ldr	r3, [pc, #416]	@ (80182dc <tcp_process+0x7d4>)
 801813c:	681b      	ldr	r3, [r3, #0]
 801813e:	429a      	cmp	r2, r3
 8018140:	f040 80ba 	bne.w	80182b8 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8018144:	687b      	ldr	r3, [r7, #4]
 8018146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018148:	2b00      	cmp	r3, #0
 801814a:	f040 80b5 	bne.w	80182b8 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	2206      	movs	r2, #6
 8018152:	751a      	strb	r2, [r3, #20]
      break;
 8018154:	e0b0      	b.n	80182b8 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8018156:	6878      	ldr	r0, [r7, #4]
 8018158:	f000 f9ca 	bl	80184f0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801815c:	4b60      	ldr	r3, [pc, #384]	@ (80182e0 <tcp_process+0x7d8>)
 801815e:	781b      	ldrb	r3, [r3, #0]
 8018160:	f003 0320 	and.w	r3, r3, #32
 8018164:	2b00      	cmp	r3, #0
 8018166:	f000 80a9 	beq.w	80182bc <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801816a:	687b      	ldr	r3, [r7, #4]
 801816c:	8b5b      	ldrh	r3, [r3, #26]
 801816e:	f043 0302 	orr.w	r3, r3, #2
 8018172:	b29a      	uxth	r2, r3
 8018174:	687b      	ldr	r3, [r7, #4]
 8018176:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8018178:	6878      	ldr	r0, [r7, #4]
 801817a:	f7fe fd39 	bl	8016bf0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801817e:	4b59      	ldr	r3, [pc, #356]	@ (80182e4 <tcp_process+0x7dc>)
 8018180:	681b      	ldr	r3, [r3, #0]
 8018182:	687a      	ldr	r2, [r7, #4]
 8018184:	429a      	cmp	r2, r3
 8018186:	d105      	bne.n	8018194 <tcp_process+0x68c>
 8018188:	4b56      	ldr	r3, [pc, #344]	@ (80182e4 <tcp_process+0x7dc>)
 801818a:	681b      	ldr	r3, [r3, #0]
 801818c:	68db      	ldr	r3, [r3, #12]
 801818e:	4a55      	ldr	r2, [pc, #340]	@ (80182e4 <tcp_process+0x7dc>)
 8018190:	6013      	str	r3, [r2, #0]
 8018192:	e013      	b.n	80181bc <tcp_process+0x6b4>
 8018194:	4b53      	ldr	r3, [pc, #332]	@ (80182e4 <tcp_process+0x7dc>)
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	613b      	str	r3, [r7, #16]
 801819a:	e00c      	b.n	80181b6 <tcp_process+0x6ae>
 801819c:	693b      	ldr	r3, [r7, #16]
 801819e:	68db      	ldr	r3, [r3, #12]
 80181a0:	687a      	ldr	r2, [r7, #4]
 80181a2:	429a      	cmp	r2, r3
 80181a4:	d104      	bne.n	80181b0 <tcp_process+0x6a8>
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	68da      	ldr	r2, [r3, #12]
 80181aa:	693b      	ldr	r3, [r7, #16]
 80181ac:	60da      	str	r2, [r3, #12]
 80181ae:	e005      	b.n	80181bc <tcp_process+0x6b4>
 80181b0:	693b      	ldr	r3, [r7, #16]
 80181b2:	68db      	ldr	r3, [r3, #12]
 80181b4:	613b      	str	r3, [r7, #16]
 80181b6:	693b      	ldr	r3, [r7, #16]
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d1ef      	bne.n	801819c <tcp_process+0x694>
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	2200      	movs	r2, #0
 80181c0:	60da      	str	r2, [r3, #12]
 80181c2:	4b43      	ldr	r3, [pc, #268]	@ (80182d0 <tcp_process+0x7c8>)
 80181c4:	2201      	movs	r2, #1
 80181c6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	220a      	movs	r2, #10
 80181cc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80181ce:	4b41      	ldr	r3, [pc, #260]	@ (80182d4 <tcp_process+0x7cc>)
 80181d0:	681a      	ldr	r2, [r3, #0]
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	60da      	str	r2, [r3, #12]
 80181d6:	4a3f      	ldr	r2, [pc, #252]	@ (80182d4 <tcp_process+0x7cc>)
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	6013      	str	r3, [r2, #0]
 80181dc:	f002 fc8c 	bl	801aaf8 <tcp_timer_needed>
      }
      break;
 80181e0:	e06c      	b.n	80182bc <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80181e2:	6878      	ldr	r0, [r7, #4]
 80181e4:	f000 f984 	bl	80184f0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80181e8:	4b3b      	ldr	r3, [pc, #236]	@ (80182d8 <tcp_process+0x7d0>)
 80181ea:	781b      	ldrb	r3, [r3, #0]
 80181ec:	f003 0310 	and.w	r3, r3, #16
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	d065      	beq.n	80182c0 <tcp_process+0x7b8>
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80181f8:	4b38      	ldr	r3, [pc, #224]	@ (80182dc <tcp_process+0x7d4>)
 80181fa:	681b      	ldr	r3, [r3, #0]
 80181fc:	429a      	cmp	r2, r3
 80181fe:	d15f      	bne.n	80182c0 <tcp_process+0x7b8>
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018204:	2b00      	cmp	r3, #0
 8018206:	d15b      	bne.n	80182c0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8018208:	6878      	ldr	r0, [r7, #4]
 801820a:	f7fe fcf1 	bl	8016bf0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801820e:	4b35      	ldr	r3, [pc, #212]	@ (80182e4 <tcp_process+0x7dc>)
 8018210:	681b      	ldr	r3, [r3, #0]
 8018212:	687a      	ldr	r2, [r7, #4]
 8018214:	429a      	cmp	r2, r3
 8018216:	d105      	bne.n	8018224 <tcp_process+0x71c>
 8018218:	4b32      	ldr	r3, [pc, #200]	@ (80182e4 <tcp_process+0x7dc>)
 801821a:	681b      	ldr	r3, [r3, #0]
 801821c:	68db      	ldr	r3, [r3, #12]
 801821e:	4a31      	ldr	r2, [pc, #196]	@ (80182e4 <tcp_process+0x7dc>)
 8018220:	6013      	str	r3, [r2, #0]
 8018222:	e013      	b.n	801824c <tcp_process+0x744>
 8018224:	4b2f      	ldr	r3, [pc, #188]	@ (80182e4 <tcp_process+0x7dc>)
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	60fb      	str	r3, [r7, #12]
 801822a:	e00c      	b.n	8018246 <tcp_process+0x73e>
 801822c:	68fb      	ldr	r3, [r7, #12]
 801822e:	68db      	ldr	r3, [r3, #12]
 8018230:	687a      	ldr	r2, [r7, #4]
 8018232:	429a      	cmp	r2, r3
 8018234:	d104      	bne.n	8018240 <tcp_process+0x738>
 8018236:	687b      	ldr	r3, [r7, #4]
 8018238:	68da      	ldr	r2, [r3, #12]
 801823a:	68fb      	ldr	r3, [r7, #12]
 801823c:	60da      	str	r2, [r3, #12]
 801823e:	e005      	b.n	801824c <tcp_process+0x744>
 8018240:	68fb      	ldr	r3, [r7, #12]
 8018242:	68db      	ldr	r3, [r3, #12]
 8018244:	60fb      	str	r3, [r7, #12]
 8018246:	68fb      	ldr	r3, [r7, #12]
 8018248:	2b00      	cmp	r3, #0
 801824a:	d1ef      	bne.n	801822c <tcp_process+0x724>
 801824c:	687b      	ldr	r3, [r7, #4]
 801824e:	2200      	movs	r2, #0
 8018250:	60da      	str	r2, [r3, #12]
 8018252:	4b1f      	ldr	r3, [pc, #124]	@ (80182d0 <tcp_process+0x7c8>)
 8018254:	2201      	movs	r2, #1
 8018256:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	220a      	movs	r2, #10
 801825c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801825e:	4b1d      	ldr	r3, [pc, #116]	@ (80182d4 <tcp_process+0x7cc>)
 8018260:	681a      	ldr	r2, [r3, #0]
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	60da      	str	r2, [r3, #12]
 8018266:	4a1b      	ldr	r2, [pc, #108]	@ (80182d4 <tcp_process+0x7cc>)
 8018268:	687b      	ldr	r3, [r7, #4]
 801826a:	6013      	str	r3, [r2, #0]
 801826c:	f002 fc44 	bl	801aaf8 <tcp_timer_needed>
      }
      break;
 8018270:	e026      	b.n	80182c0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8018272:	6878      	ldr	r0, [r7, #4]
 8018274:	f000 f93c 	bl	80184f0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018278:	4b17      	ldr	r3, [pc, #92]	@ (80182d8 <tcp_process+0x7d0>)
 801827a:	781b      	ldrb	r3, [r3, #0]
 801827c:	f003 0310 	and.w	r3, r3, #16
 8018280:	2b00      	cmp	r3, #0
 8018282:	d01f      	beq.n	80182c4 <tcp_process+0x7bc>
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018288:	4b14      	ldr	r3, [pc, #80]	@ (80182dc <tcp_process+0x7d4>)
 801828a:	681b      	ldr	r3, [r3, #0]
 801828c:	429a      	cmp	r2, r3
 801828e:	d119      	bne.n	80182c4 <tcp_process+0x7bc>
 8018290:	687b      	ldr	r3, [r7, #4]
 8018292:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018294:	2b00      	cmp	r3, #0
 8018296:	d115      	bne.n	80182c4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8018298:	4b11      	ldr	r3, [pc, #68]	@ (80182e0 <tcp_process+0x7d8>)
 801829a:	781b      	ldrb	r3, [r3, #0]
 801829c:	f043 0310 	orr.w	r3, r3, #16
 80182a0:	b2da      	uxtb	r2, r3
 80182a2:	4b0f      	ldr	r3, [pc, #60]	@ (80182e0 <tcp_process+0x7d8>)
 80182a4:	701a      	strb	r2, [r3, #0]
      }
      break;
 80182a6:	e00d      	b.n	80182c4 <tcp_process+0x7bc>
    default:
      break;
 80182a8:	bf00      	nop
 80182aa:	e00c      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182ac:	bf00      	nop
 80182ae:	e00a      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182b0:	bf00      	nop
 80182b2:	e008      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182b4:	bf00      	nop
 80182b6:	e006      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182b8:	bf00      	nop
 80182ba:	e004      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182bc:	bf00      	nop
 80182be:	e002      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182c0:	bf00      	nop
 80182c2:	e000      	b.n	80182c6 <tcp_process+0x7be>
      break;
 80182c4:	bf00      	nop
  }
  return ERR_OK;
 80182c6:	2300      	movs	r3, #0
}
 80182c8:	4618      	mov	r0, r3
 80182ca:	3724      	adds	r7, #36	@ 0x24
 80182cc:	46bd      	mov	sp, r7
 80182ce:	bd90      	pop	{r4, r7, pc}
 80182d0:	20012b20 	.word	0x20012b20
 80182d4:	20012b1c 	.word	0x20012b1c
 80182d8:	20012b50 	.word	0x20012b50
 80182dc:	20012b48 	.word	0x20012b48
 80182e0:	20012b51 	.word	0x20012b51
 80182e4:	20012b18 	.word	0x20012b18

080182e8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80182e8:	b590      	push	{r4, r7, lr}
 80182ea:	b085      	sub	sp, #20
 80182ec:	af00      	add	r7, sp, #0
 80182ee:	6078      	str	r0, [r7, #4]
 80182f0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d106      	bne.n	8018306 <tcp_oos_insert_segment+0x1e>
 80182f8:	4b3b      	ldr	r3, [pc, #236]	@ (80183e8 <tcp_oos_insert_segment+0x100>)
 80182fa:	f240 421f 	movw	r2, #1055	@ 0x41f
 80182fe:	493b      	ldr	r1, [pc, #236]	@ (80183ec <tcp_oos_insert_segment+0x104>)
 8018300:	483b      	ldr	r0, [pc, #236]	@ (80183f0 <tcp_oos_insert_segment+0x108>)
 8018302:	f005 ff35 	bl	801e170 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018306:	687b      	ldr	r3, [r7, #4]
 8018308:	68db      	ldr	r3, [r3, #12]
 801830a:	899b      	ldrh	r3, [r3, #12]
 801830c:	b29b      	uxth	r3, r3
 801830e:	4618      	mov	r0, r3
 8018310:	f7fb fb6c 	bl	80139ec <lwip_htons>
 8018314:	4603      	mov	r3, r0
 8018316:	b2db      	uxtb	r3, r3
 8018318:	f003 0301 	and.w	r3, r3, #1
 801831c:	2b00      	cmp	r3, #0
 801831e:	d028      	beq.n	8018372 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8018320:	6838      	ldr	r0, [r7, #0]
 8018322:	f7fe fa63 	bl	80167ec <tcp_segs_free>
    next = NULL;
 8018326:	2300      	movs	r3, #0
 8018328:	603b      	str	r3, [r7, #0]
 801832a:	e056      	b.n	80183da <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801832c:	683b      	ldr	r3, [r7, #0]
 801832e:	68db      	ldr	r3, [r3, #12]
 8018330:	899b      	ldrh	r3, [r3, #12]
 8018332:	b29b      	uxth	r3, r3
 8018334:	4618      	mov	r0, r3
 8018336:	f7fb fb59 	bl	80139ec <lwip_htons>
 801833a:	4603      	mov	r3, r0
 801833c:	b2db      	uxtb	r3, r3
 801833e:	f003 0301 	and.w	r3, r3, #1
 8018342:	2b00      	cmp	r3, #0
 8018344:	d00d      	beq.n	8018362 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8018346:	687b      	ldr	r3, [r7, #4]
 8018348:	68db      	ldr	r3, [r3, #12]
 801834a:	899b      	ldrh	r3, [r3, #12]
 801834c:	b29c      	uxth	r4, r3
 801834e:	2001      	movs	r0, #1
 8018350:	f7fb fb4c 	bl	80139ec <lwip_htons>
 8018354:	4603      	mov	r3, r0
 8018356:	461a      	mov	r2, r3
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	68db      	ldr	r3, [r3, #12]
 801835c:	4322      	orrs	r2, r4
 801835e:	b292      	uxth	r2, r2
 8018360:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8018362:	683b      	ldr	r3, [r7, #0]
 8018364:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8018366:	683b      	ldr	r3, [r7, #0]
 8018368:	681b      	ldr	r3, [r3, #0]
 801836a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801836c:	68f8      	ldr	r0, [r7, #12]
 801836e:	f7fe fa52 	bl	8016816 <tcp_seg_free>
    while (next &&
 8018372:	683b      	ldr	r3, [r7, #0]
 8018374:	2b00      	cmp	r3, #0
 8018376:	d00e      	beq.n	8018396 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	891b      	ldrh	r3, [r3, #8]
 801837c:	461a      	mov	r2, r3
 801837e:	4b1d      	ldr	r3, [pc, #116]	@ (80183f4 <tcp_oos_insert_segment+0x10c>)
 8018380:	681b      	ldr	r3, [r3, #0]
 8018382:	441a      	add	r2, r3
 8018384:	683b      	ldr	r3, [r7, #0]
 8018386:	68db      	ldr	r3, [r3, #12]
 8018388:	685b      	ldr	r3, [r3, #4]
 801838a:	6839      	ldr	r1, [r7, #0]
 801838c:	8909      	ldrh	r1, [r1, #8]
 801838e:	440b      	add	r3, r1
 8018390:	1ad3      	subs	r3, r2, r3
    while (next &&
 8018392:	2b00      	cmp	r3, #0
 8018394:	daca      	bge.n	801832c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8018396:	683b      	ldr	r3, [r7, #0]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d01e      	beq.n	80183da <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	891b      	ldrh	r3, [r3, #8]
 80183a0:	461a      	mov	r2, r3
 80183a2:	4b14      	ldr	r3, [pc, #80]	@ (80183f4 <tcp_oos_insert_segment+0x10c>)
 80183a4:	681b      	ldr	r3, [r3, #0]
 80183a6:	441a      	add	r2, r3
 80183a8:	683b      	ldr	r3, [r7, #0]
 80183aa:	68db      	ldr	r3, [r3, #12]
 80183ac:	685b      	ldr	r3, [r3, #4]
 80183ae:	1ad3      	subs	r3, r2, r3
    if (next &&
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	dd12      	ble.n	80183da <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80183b4:	683b      	ldr	r3, [r7, #0]
 80183b6:	68db      	ldr	r3, [r3, #12]
 80183b8:	685b      	ldr	r3, [r3, #4]
 80183ba:	b29a      	uxth	r2, r3
 80183bc:	4b0d      	ldr	r3, [pc, #52]	@ (80183f4 <tcp_oos_insert_segment+0x10c>)
 80183be:	681b      	ldr	r3, [r3, #0]
 80183c0:	b29b      	uxth	r3, r3
 80183c2:	1ad3      	subs	r3, r2, r3
 80183c4:	b29a      	uxth	r2, r3
 80183c6:	687b      	ldr	r3, [r7, #4]
 80183c8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80183ca:	687b      	ldr	r3, [r7, #4]
 80183cc:	685a      	ldr	r2, [r3, #4]
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	891b      	ldrh	r3, [r3, #8]
 80183d2:	4619      	mov	r1, r3
 80183d4:	4610      	mov	r0, r2
 80183d6:	f7fc fd75 	bl	8014ec4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	683a      	ldr	r2, [r7, #0]
 80183de:	601a      	str	r2, [r3, #0]
}
 80183e0:	bf00      	nop
 80183e2:	3714      	adds	r7, #20
 80183e4:	46bd      	mov	sp, r7
 80183e6:	bd90      	pop	{r4, r7, pc}
 80183e8:	08020b08 	.word	0x08020b08
 80183ec:	08020dc8 	.word	0x08020dc8
 80183f0:	08020b54 	.word	0x08020b54
 80183f4:	20012b44 	.word	0x20012b44

080183f8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80183f8:	b5b0      	push	{r4, r5, r7, lr}
 80183fa:	b086      	sub	sp, #24
 80183fc:	af00      	add	r7, sp, #0
 80183fe:	60f8      	str	r0, [r7, #12]
 8018400:	60b9      	str	r1, [r7, #8]
 8018402:	607a      	str	r2, [r7, #4]
 8018404:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8018406:	e03e      	b.n	8018486 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8018408:	68bb      	ldr	r3, [r7, #8]
 801840a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801840c:	68bb      	ldr	r3, [r7, #8]
 801840e:	681b      	ldr	r3, [r3, #0]
 8018410:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8018412:	697b      	ldr	r3, [r7, #20]
 8018414:	685b      	ldr	r3, [r3, #4]
 8018416:	4618      	mov	r0, r3
 8018418:	f7fc ff68 	bl	80152ec <pbuf_clen>
 801841c:	4603      	mov	r3, r0
 801841e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018426:	8a7a      	ldrh	r2, [r7, #18]
 8018428:	429a      	cmp	r2, r3
 801842a:	d906      	bls.n	801843a <tcp_free_acked_segments+0x42>
 801842c:	4b2a      	ldr	r3, [pc, #168]	@ (80184d8 <tcp_free_acked_segments+0xe0>)
 801842e:	f240 4257 	movw	r2, #1111	@ 0x457
 8018432:	492a      	ldr	r1, [pc, #168]	@ (80184dc <tcp_free_acked_segments+0xe4>)
 8018434:	482a      	ldr	r0, [pc, #168]	@ (80184e0 <tcp_free_acked_segments+0xe8>)
 8018436:	f005 fe9b 	bl	801e170 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801843a:	68fb      	ldr	r3, [r7, #12]
 801843c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8018440:	8a7b      	ldrh	r3, [r7, #18]
 8018442:	1ad3      	subs	r3, r2, r3
 8018444:	b29a      	uxth	r2, r3
 8018446:	68fb      	ldr	r3, [r7, #12]
 8018448:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801844c:	697b      	ldr	r3, [r7, #20]
 801844e:	891a      	ldrh	r2, [r3, #8]
 8018450:	4b24      	ldr	r3, [pc, #144]	@ (80184e4 <tcp_free_acked_segments+0xec>)
 8018452:	881b      	ldrh	r3, [r3, #0]
 8018454:	4413      	add	r3, r2
 8018456:	b29a      	uxth	r2, r3
 8018458:	4b22      	ldr	r3, [pc, #136]	@ (80184e4 <tcp_free_acked_segments+0xec>)
 801845a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801845c:	6978      	ldr	r0, [r7, #20]
 801845e:	f7fe f9da 	bl	8016816 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8018462:	68fb      	ldr	r3, [r7, #12]
 8018464:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018468:	2b00      	cmp	r3, #0
 801846a:	d00c      	beq.n	8018486 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801846c:	68bb      	ldr	r3, [r7, #8]
 801846e:	2b00      	cmp	r3, #0
 8018470:	d109      	bne.n	8018486 <tcp_free_acked_segments+0x8e>
 8018472:	683b      	ldr	r3, [r7, #0]
 8018474:	2b00      	cmp	r3, #0
 8018476:	d106      	bne.n	8018486 <tcp_free_acked_segments+0x8e>
 8018478:	4b17      	ldr	r3, [pc, #92]	@ (80184d8 <tcp_free_acked_segments+0xe0>)
 801847a:	f240 4261 	movw	r2, #1121	@ 0x461
 801847e:	491a      	ldr	r1, [pc, #104]	@ (80184e8 <tcp_free_acked_segments+0xf0>)
 8018480:	4817      	ldr	r0, [pc, #92]	@ (80184e0 <tcp_free_acked_segments+0xe8>)
 8018482:	f005 fe75 	bl	801e170 <iprintf>
  while (seg_list != NULL &&
 8018486:	68bb      	ldr	r3, [r7, #8]
 8018488:	2b00      	cmp	r3, #0
 801848a:	d020      	beq.n	80184ce <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801848c:	68bb      	ldr	r3, [r7, #8]
 801848e:	68db      	ldr	r3, [r3, #12]
 8018490:	685b      	ldr	r3, [r3, #4]
 8018492:	4618      	mov	r0, r3
 8018494:	f7fb fac0 	bl	8013a18 <lwip_htonl>
 8018498:	4604      	mov	r4, r0
 801849a:	68bb      	ldr	r3, [r7, #8]
 801849c:	891b      	ldrh	r3, [r3, #8]
 801849e:	461d      	mov	r5, r3
 80184a0:	68bb      	ldr	r3, [r7, #8]
 80184a2:	68db      	ldr	r3, [r3, #12]
 80184a4:	899b      	ldrh	r3, [r3, #12]
 80184a6:	b29b      	uxth	r3, r3
 80184a8:	4618      	mov	r0, r3
 80184aa:	f7fb fa9f 	bl	80139ec <lwip_htons>
 80184ae:	4603      	mov	r3, r0
 80184b0:	b2db      	uxtb	r3, r3
 80184b2:	f003 0303 	and.w	r3, r3, #3
 80184b6:	2b00      	cmp	r3, #0
 80184b8:	d001      	beq.n	80184be <tcp_free_acked_segments+0xc6>
 80184ba:	2301      	movs	r3, #1
 80184bc:	e000      	b.n	80184c0 <tcp_free_acked_segments+0xc8>
 80184be:	2300      	movs	r3, #0
 80184c0:	442b      	add	r3, r5
 80184c2:	18e2      	adds	r2, r4, r3
 80184c4:	4b09      	ldr	r3, [pc, #36]	@ (80184ec <tcp_free_acked_segments+0xf4>)
 80184c6:	681b      	ldr	r3, [r3, #0]
 80184c8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80184ca:	2b00      	cmp	r3, #0
 80184cc:	dd9c      	ble.n	8018408 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80184ce:	68bb      	ldr	r3, [r7, #8]
}
 80184d0:	4618      	mov	r0, r3
 80184d2:	3718      	adds	r7, #24
 80184d4:	46bd      	mov	sp, r7
 80184d6:	bdb0      	pop	{r4, r5, r7, pc}
 80184d8:	08020b08 	.word	0x08020b08
 80184dc:	08020df0 	.word	0x08020df0
 80184e0:	08020b54 	.word	0x08020b54
 80184e4:	20012b4c 	.word	0x20012b4c
 80184e8:	08020e18 	.word	0x08020e18
 80184ec:	20012b48 	.word	0x20012b48

080184f0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80184f0:	b5b0      	push	{r4, r5, r7, lr}
 80184f2:	b094      	sub	sp, #80	@ 0x50
 80184f4:	af00      	add	r7, sp, #0
 80184f6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80184f8:	2300      	movs	r3, #0
 80184fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	2b00      	cmp	r3, #0
 8018500:	d106      	bne.n	8018510 <tcp_receive+0x20>
 8018502:	4b91      	ldr	r3, [pc, #580]	@ (8018748 <tcp_receive+0x258>)
 8018504:	f240 427b 	movw	r2, #1147	@ 0x47b
 8018508:	4990      	ldr	r1, [pc, #576]	@ (801874c <tcp_receive+0x25c>)
 801850a:	4891      	ldr	r0, [pc, #580]	@ (8018750 <tcp_receive+0x260>)
 801850c:	f005 fe30 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	7d1b      	ldrb	r3, [r3, #20]
 8018514:	2b03      	cmp	r3, #3
 8018516:	d806      	bhi.n	8018526 <tcp_receive+0x36>
 8018518:	4b8b      	ldr	r3, [pc, #556]	@ (8018748 <tcp_receive+0x258>)
 801851a:	f240 427c 	movw	r2, #1148	@ 0x47c
 801851e:	498d      	ldr	r1, [pc, #564]	@ (8018754 <tcp_receive+0x264>)
 8018520:	488b      	ldr	r0, [pc, #556]	@ (8018750 <tcp_receive+0x260>)
 8018522:	f005 fe25 	bl	801e170 <iprintf>

  if (flags & TCP_ACK) {
 8018526:	4b8c      	ldr	r3, [pc, #560]	@ (8018758 <tcp_receive+0x268>)
 8018528:	781b      	ldrb	r3, [r3, #0]
 801852a:	f003 0310 	and.w	r3, r3, #16
 801852e:	2b00      	cmp	r3, #0
 8018530:	f000 8264 	beq.w	80189fc <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801853a:	461a      	mov	r2, r3
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018540:	4413      	add	r3, r2
 8018542:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018548:	4b84      	ldr	r3, [pc, #528]	@ (801875c <tcp_receive+0x26c>)
 801854a:	681b      	ldr	r3, [r3, #0]
 801854c:	1ad3      	subs	r3, r2, r3
 801854e:	2b00      	cmp	r3, #0
 8018550:	db1b      	blt.n	801858a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018556:	4b81      	ldr	r3, [pc, #516]	@ (801875c <tcp_receive+0x26c>)
 8018558:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801855a:	429a      	cmp	r2, r3
 801855c:	d106      	bne.n	801856c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018562:	4b7f      	ldr	r3, [pc, #508]	@ (8018760 <tcp_receive+0x270>)
 8018564:	681b      	ldr	r3, [r3, #0]
 8018566:	1ad3      	subs	r3, r2, r3
 8018568:	2b00      	cmp	r3, #0
 801856a:	db0e      	blt.n	801858a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801856c:	687b      	ldr	r3, [r7, #4]
 801856e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018570:	4b7b      	ldr	r3, [pc, #492]	@ (8018760 <tcp_receive+0x270>)
 8018572:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018574:	429a      	cmp	r2, r3
 8018576:	d125      	bne.n	80185c4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018578:	4b7a      	ldr	r3, [pc, #488]	@ (8018764 <tcp_receive+0x274>)
 801857a:	681b      	ldr	r3, [r3, #0]
 801857c:	89db      	ldrh	r3, [r3, #14]
 801857e:	b29a      	uxth	r2, r3
 8018580:	687b      	ldr	r3, [r7, #4]
 8018582:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018586:	429a      	cmp	r2, r3
 8018588:	d91c      	bls.n	80185c4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801858a:	4b76      	ldr	r3, [pc, #472]	@ (8018764 <tcp_receive+0x274>)
 801858c:	681b      	ldr	r3, [r3, #0]
 801858e:	89db      	ldrh	r3, [r3, #14]
 8018590:	b29a      	uxth	r2, r3
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8018598:	687b      	ldr	r3, [r7, #4]
 801859a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801859e:	687b      	ldr	r3, [r7, #4]
 80185a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80185a4:	429a      	cmp	r2, r3
 80185a6:	d205      	bcs.n	80185b4 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80185ae:	687b      	ldr	r3, [r7, #4]
 80185b0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80185b4:	4b69      	ldr	r3, [pc, #420]	@ (801875c <tcp_receive+0x26c>)
 80185b6:	681a      	ldr	r2, [r3, #0]
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80185bc:	4b68      	ldr	r3, [pc, #416]	@ (8018760 <tcp_receive+0x270>)
 80185be:	681a      	ldr	r2, [r3, #0]
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80185c4:	4b66      	ldr	r3, [pc, #408]	@ (8018760 <tcp_receive+0x270>)
 80185c6:	681a      	ldr	r2, [r3, #0]
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80185cc:	1ad3      	subs	r3, r2, r3
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	dc58      	bgt.n	8018684 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80185d2:	4b65      	ldr	r3, [pc, #404]	@ (8018768 <tcp_receive+0x278>)
 80185d4:	881b      	ldrh	r3, [r3, #0]
 80185d6:	2b00      	cmp	r3, #0
 80185d8:	d14b      	bne.n	8018672 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80185de:	687a      	ldr	r2, [r7, #4]
 80185e0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80185e4:	4413      	add	r3, r2
 80185e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80185e8:	429a      	cmp	r2, r3
 80185ea:	d142      	bne.n	8018672 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80185ec:	687b      	ldr	r3, [r7, #4]
 80185ee:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	db3d      	blt.n	8018672 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80185f6:	687b      	ldr	r3, [r7, #4]
 80185f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80185fa:	4b59      	ldr	r3, [pc, #356]	@ (8018760 <tcp_receive+0x270>)
 80185fc:	681b      	ldr	r3, [r3, #0]
 80185fe:	429a      	cmp	r2, r3
 8018600:	d137      	bne.n	8018672 <tcp_receive+0x182>
              found_dupack = 1;
 8018602:	2301      	movs	r3, #1
 8018604:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801860c:	2bff      	cmp	r3, #255	@ 0xff
 801860e:	d007      	beq.n	8018620 <tcp_receive+0x130>
                ++pcb->dupacks;
 8018610:	687b      	ldr	r3, [r7, #4]
 8018612:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018616:	3301      	adds	r3, #1
 8018618:	b2da      	uxtb	r2, r3
 801861a:	687b      	ldr	r3, [r7, #4]
 801861c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018626:	2b03      	cmp	r3, #3
 8018628:	d91b      	bls.n	8018662 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018634:	4413      	add	r3, r2
 8018636:	b29a      	uxth	r2, r3
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801863e:	429a      	cmp	r2, r3
 8018640:	d30a      	bcc.n	8018658 <tcp_receive+0x168>
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801864c:	4413      	add	r3, r2
 801864e:	b29a      	uxth	r2, r3
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8018656:	e004      	b.n	8018662 <tcp_receive+0x172>
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801865e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8018662:	687b      	ldr	r3, [r7, #4]
 8018664:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018668:	2b02      	cmp	r3, #2
 801866a:	d902      	bls.n	8018672 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801866c:	6878      	ldr	r0, [r7, #4]
 801866e:	f001 fee7 	bl	801a440 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8018672:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018674:	2b00      	cmp	r3, #0
 8018676:	f040 8161 	bne.w	801893c <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801867a:	687b      	ldr	r3, [r7, #4]
 801867c:	2200      	movs	r2, #0
 801867e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8018682:	e15b      	b.n	801893c <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018684:	4b36      	ldr	r3, [pc, #216]	@ (8018760 <tcp_receive+0x270>)
 8018686:	681a      	ldr	r2, [r3, #0]
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801868c:	1ad3      	subs	r3, r2, r3
 801868e:	3b01      	subs	r3, #1
 8018690:	2b00      	cmp	r3, #0
 8018692:	f2c0 814e 	blt.w	8018932 <tcp_receive+0x442>
 8018696:	4b32      	ldr	r3, [pc, #200]	@ (8018760 <tcp_receive+0x270>)
 8018698:	681a      	ldr	r2, [r3, #0]
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801869e:	1ad3      	subs	r3, r2, r3
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	f300 8146 	bgt.w	8018932 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	8b5b      	ldrh	r3, [r3, #26]
 80186aa:	f003 0304 	and.w	r3, r3, #4
 80186ae:	2b00      	cmp	r3, #0
 80186b0:	d010      	beq.n	80186d4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80186b2:	687b      	ldr	r3, [r7, #4]
 80186b4:	8b5b      	ldrh	r3, [r3, #26]
 80186b6:	f023 0304 	bic.w	r3, r3, #4
 80186ba:	b29a      	uxth	r2, r3
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80186c6:	687b      	ldr	r3, [r7, #4]
 80186c8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80186cc:	687b      	ldr	r3, [r7, #4]
 80186ce:	2200      	movs	r2, #0
 80186d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	2200      	movs	r2, #0
 80186d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80186dc:	687b      	ldr	r3, [r7, #4]
 80186de:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80186e2:	10db      	asrs	r3, r3, #3
 80186e4:	b21b      	sxth	r3, r3
 80186e6:	b29a      	uxth	r2, r3
 80186e8:	687b      	ldr	r3, [r7, #4]
 80186ea:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80186ee:	b29b      	uxth	r3, r3
 80186f0:	4413      	add	r3, r2
 80186f2:	b29b      	uxth	r3, r3
 80186f4:	b21a      	sxth	r2, r3
 80186f6:	687b      	ldr	r3, [r7, #4]
 80186f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80186fc:	4b18      	ldr	r3, [pc, #96]	@ (8018760 <tcp_receive+0x270>)
 80186fe:	681b      	ldr	r3, [r3, #0]
 8018700:	b29a      	uxth	r2, r3
 8018702:	687b      	ldr	r3, [r7, #4]
 8018704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018706:	b29b      	uxth	r3, r3
 8018708:	1ad3      	subs	r3, r2, r3
 801870a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801870c:	687b      	ldr	r3, [r7, #4]
 801870e:	2200      	movs	r2, #0
 8018710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8018714:	4b12      	ldr	r3, [pc, #72]	@ (8018760 <tcp_receive+0x270>)
 8018716:	681a      	ldr	r2, [r3, #0]
 8018718:	687b      	ldr	r3, [r7, #4]
 801871a:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801871c:	687b      	ldr	r3, [r7, #4]
 801871e:	7d1b      	ldrb	r3, [r3, #20]
 8018720:	2b03      	cmp	r3, #3
 8018722:	f240 8097 	bls.w	8018854 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8018726:	687b      	ldr	r3, [r7, #4]
 8018728:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8018732:	429a      	cmp	r2, r3
 8018734:	d245      	bcs.n	80187c2 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	8b5b      	ldrh	r3, [r3, #26]
 801873a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801873e:	2b00      	cmp	r3, #0
 8018740:	d014      	beq.n	801876c <tcp_receive+0x27c>
 8018742:	2301      	movs	r3, #1
 8018744:	e013      	b.n	801876e <tcp_receive+0x27e>
 8018746:	bf00      	nop
 8018748:	08020b08 	.word	0x08020b08
 801874c:	08020e38 	.word	0x08020e38
 8018750:	08020b54 	.word	0x08020b54
 8018754:	08020e54 	.word	0x08020e54
 8018758:	20012b50 	.word	0x20012b50
 801875c:	20012b44 	.word	0x20012b44
 8018760:	20012b48 	.word	0x20012b48
 8018764:	20012b34 	.word	0x20012b34
 8018768:	20012b4e 	.word	0x20012b4e
 801876c:	2302      	movs	r3, #2
 801876e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8018772:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8018776:	b29a      	uxth	r2, r3
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801877c:	fb12 f303 	smulbb	r3, r2, r3
 8018780:	b29b      	uxth	r3, r3
 8018782:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8018784:	4293      	cmp	r3, r2
 8018786:	bf28      	it	cs
 8018788:	4613      	movcs	r3, r2
 801878a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801878c:	687b      	ldr	r3, [r7, #4]
 801878e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018792:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8018794:	4413      	add	r3, r2
 8018796:	b29a      	uxth	r2, r3
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801879e:	429a      	cmp	r2, r3
 80187a0:	d309      	bcc.n	80187b6 <tcp_receive+0x2c6>
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80187a8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80187aa:	4413      	add	r3, r2
 80187ac:	b29a      	uxth	r2, r3
 80187ae:	687b      	ldr	r3, [r7, #4]
 80187b0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80187b4:	e04e      	b.n	8018854 <tcp_receive+0x364>
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80187bc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80187c0:	e048      	b.n	8018854 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80187c2:	687b      	ldr	r3, [r7, #4]
 80187c4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80187c8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80187ca:	4413      	add	r3, r2
 80187cc:	b29a      	uxth	r2, r3
 80187ce:	687b      	ldr	r3, [r7, #4]
 80187d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80187d4:	429a      	cmp	r2, r3
 80187d6:	d309      	bcc.n	80187ec <tcp_receive+0x2fc>
 80187d8:	687b      	ldr	r3, [r7, #4]
 80187da:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80187de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80187e0:	4413      	add	r3, r2
 80187e2:	b29a      	uxth	r2, r3
 80187e4:	687b      	ldr	r3, [r7, #4]
 80187e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80187ea:	e004      	b.n	80187f6 <tcp_receive+0x306>
 80187ec:	687b      	ldr	r3, [r7, #4]
 80187ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80187f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80187f6:	687b      	ldr	r3, [r7, #4]
 80187f8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018802:	429a      	cmp	r2, r3
 8018804:	d326      	bcc.n	8018854 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801880c:	687b      	ldr	r3, [r7, #4]
 801880e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018812:	1ad3      	subs	r3, r2, r3
 8018814:	b29a      	uxth	r2, r3
 8018816:	687b      	ldr	r3, [r7, #4]
 8018818:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801881c:	687b      	ldr	r3, [r7, #4]
 801881e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018826:	4413      	add	r3, r2
 8018828:	b29a      	uxth	r2, r3
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018830:	429a      	cmp	r2, r3
 8018832:	d30a      	bcc.n	801884a <tcp_receive+0x35a>
 8018834:	687b      	ldr	r3, [r7, #4]
 8018836:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801883e:	4413      	add	r3, r2
 8018840:	b29a      	uxth	r2, r3
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8018848:	e004      	b.n	8018854 <tcp_receive+0x364>
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018850:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801885c:	4a98      	ldr	r2, [pc, #608]	@ (8018ac0 <tcp_receive+0x5d0>)
 801885e:	6878      	ldr	r0, [r7, #4]
 8018860:	f7ff fdca 	bl	80183f8 <tcp_free_acked_segments>
 8018864:	4602      	mov	r2, r0
 8018866:	687b      	ldr	r3, [r7, #4]
 8018868:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018872:	4a94      	ldr	r2, [pc, #592]	@ (8018ac4 <tcp_receive+0x5d4>)
 8018874:	6878      	ldr	r0, [r7, #4]
 8018876:	f7ff fdbf 	bl	80183f8 <tcp_free_acked_segments>
 801887a:	4602      	mov	r2, r0
 801887c:	687b      	ldr	r3, [r7, #4]
 801887e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018884:	2b00      	cmp	r3, #0
 8018886:	d104      	bne.n	8018892 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8018888:	687b      	ldr	r3, [r7, #4]
 801888a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801888e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8018890:	e002      	b.n	8018898 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8018892:	687b      	ldr	r3, [r7, #4]
 8018894:	2200      	movs	r2, #0
 8018896:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	2200      	movs	r2, #0
 801889c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d103      	bne.n	80188ae <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80188a6:	687b      	ldr	r3, [r7, #4]
 80188a8:	2200      	movs	r2, #0
 80188aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80188b4:	4b84      	ldr	r3, [pc, #528]	@ (8018ac8 <tcp_receive+0x5d8>)
 80188b6:	881b      	ldrh	r3, [r3, #0]
 80188b8:	4413      	add	r3, r2
 80188ba:	b29a      	uxth	r2, r3
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	8b5b      	ldrh	r3, [r3, #26]
 80188c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d035      	beq.n	801893a <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80188ce:	687b      	ldr	r3, [r7, #4]
 80188d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80188d2:	2b00      	cmp	r3, #0
 80188d4:	d118      	bne.n	8018908 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188da:	2b00      	cmp	r3, #0
 80188dc:	d00c      	beq.n	80188f8 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80188e2:	687b      	ldr	r3, [r7, #4]
 80188e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188e6:	68db      	ldr	r3, [r3, #12]
 80188e8:	685b      	ldr	r3, [r3, #4]
 80188ea:	4618      	mov	r0, r3
 80188ec:	f7fb f894 	bl	8013a18 <lwip_htonl>
 80188f0:	4603      	mov	r3, r0
 80188f2:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80188f4:	2b00      	cmp	r3, #0
 80188f6:	dc20      	bgt.n	801893a <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80188f8:	687b      	ldr	r3, [r7, #4]
 80188fa:	8b5b      	ldrh	r3, [r3, #26]
 80188fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8018900:	b29a      	uxth	r2, r3
 8018902:	687b      	ldr	r3, [r7, #4]
 8018904:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018906:	e018      	b.n	801893a <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018910:	68db      	ldr	r3, [r3, #12]
 8018912:	685b      	ldr	r3, [r3, #4]
 8018914:	4618      	mov	r0, r3
 8018916:	f7fb f87f 	bl	8013a18 <lwip_htonl>
 801891a:	4603      	mov	r3, r0
 801891c:	1ae3      	subs	r3, r4, r3
 801891e:	2b00      	cmp	r3, #0
 8018920:	dc0b      	bgt.n	801893a <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	8b5b      	ldrh	r3, [r3, #26]
 8018926:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801892a:	b29a      	uxth	r2, r3
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018930:	e003      	b.n	801893a <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8018932:	6878      	ldr	r0, [r7, #4]
 8018934:	f001 ff70 	bl	801a818 <tcp_send_empty_ack>
 8018938:	e000      	b.n	801893c <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801893a:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018940:	2b00      	cmp	r3, #0
 8018942:	d05b      	beq.n	80189fc <tcp_receive+0x50c>
 8018944:	687b      	ldr	r3, [r7, #4]
 8018946:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8018948:	4b60      	ldr	r3, [pc, #384]	@ (8018acc <tcp_receive+0x5dc>)
 801894a:	681b      	ldr	r3, [r3, #0]
 801894c:	1ad3      	subs	r3, r2, r3
 801894e:	2b00      	cmp	r3, #0
 8018950:	da54      	bge.n	80189fc <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8018952:	4b5f      	ldr	r3, [pc, #380]	@ (8018ad0 <tcp_receive+0x5e0>)
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	b29a      	uxth	r2, r3
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801895c:	b29b      	uxth	r3, r3
 801895e:	1ad3      	subs	r3, r2, r3
 8018960:	b29b      	uxth	r3, r3
 8018962:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8018966:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018970:	10db      	asrs	r3, r3, #3
 8018972:	b21b      	sxth	r3, r3
 8018974:	b29b      	uxth	r3, r3
 8018976:	1ad3      	subs	r3, r2, r3
 8018978:	b29b      	uxth	r3, r3
 801897a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801897e:	687b      	ldr	r3, [r7, #4]
 8018980:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018984:	b29a      	uxth	r2, r3
 8018986:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801898a:	4413      	add	r3, r2
 801898c:	b29b      	uxth	r3, r3
 801898e:	b21a      	sxth	r2, r3
 8018990:	687b      	ldr	r3, [r7, #4]
 8018992:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8018994:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8018998:	2b00      	cmp	r3, #0
 801899a:	da05      	bge.n	80189a8 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801899c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80189a0:	425b      	negs	r3, r3
 80189a2:	b29b      	uxth	r3, r3
 80189a4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80189a8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80189b2:	109b      	asrs	r3, r3, #2
 80189b4:	b21b      	sxth	r3, r3
 80189b6:	b29b      	uxth	r3, r3
 80189b8:	1ad3      	subs	r3, r2, r3
 80189ba:	b29b      	uxth	r3, r3
 80189bc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80189c0:	687b      	ldr	r3, [r7, #4]
 80189c2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80189c6:	b29a      	uxth	r2, r3
 80189c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80189cc:	4413      	add	r3, r2
 80189ce:	b29b      	uxth	r3, r3
 80189d0:	b21a      	sxth	r2, r3
 80189d2:	687b      	ldr	r3, [r7, #4]
 80189d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80189dc:	10db      	asrs	r3, r3, #3
 80189de:	b21b      	sxth	r3, r3
 80189e0:	b29a      	uxth	r2, r3
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80189e8:	b29b      	uxth	r3, r3
 80189ea:	4413      	add	r3, r2
 80189ec:	b29b      	uxth	r3, r3
 80189ee:	b21a      	sxth	r2, r3
 80189f0:	687b      	ldr	r3, [r7, #4]
 80189f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	2200      	movs	r2, #0
 80189fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80189fc:	4b35      	ldr	r3, [pc, #212]	@ (8018ad4 <tcp_receive+0x5e4>)
 80189fe:	881b      	ldrh	r3, [r3, #0]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	f000 84df 	beq.w	80193c4 <tcp_receive+0xed4>
 8018a06:	687b      	ldr	r3, [r7, #4]
 8018a08:	7d1b      	ldrb	r3, [r3, #20]
 8018a0a:	2b06      	cmp	r3, #6
 8018a0c:	f200 84da 	bhi.w	80193c4 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018a14:	4b30      	ldr	r3, [pc, #192]	@ (8018ad8 <tcp_receive+0x5e8>)
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	1ad3      	subs	r3, r2, r3
 8018a1a:	3b01      	subs	r3, #1
 8018a1c:	2b00      	cmp	r3, #0
 8018a1e:	f2c0 808f 	blt.w	8018b40 <tcp_receive+0x650>
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018a26:	4b2b      	ldr	r3, [pc, #172]	@ (8018ad4 <tcp_receive+0x5e4>)
 8018a28:	881b      	ldrh	r3, [r3, #0]
 8018a2a:	4619      	mov	r1, r3
 8018a2c:	4b2a      	ldr	r3, [pc, #168]	@ (8018ad8 <tcp_receive+0x5e8>)
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	440b      	add	r3, r1
 8018a32:	1ad3      	subs	r3, r2, r3
 8018a34:	3301      	adds	r3, #1
 8018a36:	2b00      	cmp	r3, #0
 8018a38:	f300 8082 	bgt.w	8018b40 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8018a3c:	4b27      	ldr	r3, [pc, #156]	@ (8018adc <tcp_receive+0x5ec>)
 8018a3e:	685b      	ldr	r3, [r3, #4]
 8018a40:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018a46:	4b24      	ldr	r3, [pc, #144]	@ (8018ad8 <tcp_receive+0x5e8>)
 8018a48:	681b      	ldr	r3, [r3, #0]
 8018a4a:	1ad3      	subs	r3, r2, r3
 8018a4c:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018a4e:	4b23      	ldr	r3, [pc, #140]	@ (8018adc <tcp_receive+0x5ec>)
 8018a50:	685b      	ldr	r3, [r3, #4]
 8018a52:	2b00      	cmp	r3, #0
 8018a54:	d106      	bne.n	8018a64 <tcp_receive+0x574>
 8018a56:	4b22      	ldr	r3, [pc, #136]	@ (8018ae0 <tcp_receive+0x5f0>)
 8018a58:	f240 5294 	movw	r2, #1428	@ 0x594
 8018a5c:	4921      	ldr	r1, [pc, #132]	@ (8018ae4 <tcp_receive+0x5f4>)
 8018a5e:	4822      	ldr	r0, [pc, #136]	@ (8018ae8 <tcp_receive+0x5f8>)
 8018a60:	f005 fb86 	bl	801e170 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a66:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8018a6a:	4293      	cmp	r3, r2
 8018a6c:	d906      	bls.n	8018a7c <tcp_receive+0x58c>
 8018a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8018ae0 <tcp_receive+0x5f0>)
 8018a70:	f240 5295 	movw	r2, #1429	@ 0x595
 8018a74:	491d      	ldr	r1, [pc, #116]	@ (8018aec <tcp_receive+0x5fc>)
 8018a76:	481c      	ldr	r0, [pc, #112]	@ (8018ae8 <tcp_receive+0x5f8>)
 8018a78:	f005 fb7a 	bl	801e170 <iprintf>
      off = (u16_t)off32;
 8018a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a7e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018a82:	4b16      	ldr	r3, [pc, #88]	@ (8018adc <tcp_receive+0x5ec>)
 8018a84:	685b      	ldr	r3, [r3, #4]
 8018a86:	891b      	ldrh	r3, [r3, #8]
 8018a88:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018a8c:	429a      	cmp	r2, r3
 8018a8e:	d906      	bls.n	8018a9e <tcp_receive+0x5ae>
 8018a90:	4b13      	ldr	r3, [pc, #76]	@ (8018ae0 <tcp_receive+0x5f0>)
 8018a92:	f240 5297 	movw	r2, #1431	@ 0x597
 8018a96:	4916      	ldr	r1, [pc, #88]	@ (8018af0 <tcp_receive+0x600>)
 8018a98:	4813      	ldr	r0, [pc, #76]	@ (8018ae8 <tcp_receive+0x5f8>)
 8018a9a:	f005 fb69 	bl	801e170 <iprintf>
      inseg.len -= off;
 8018a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8018adc <tcp_receive+0x5ec>)
 8018aa0:	891a      	ldrh	r2, [r3, #8]
 8018aa2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018aa6:	1ad3      	subs	r3, r2, r3
 8018aa8:	b29a      	uxth	r2, r3
 8018aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8018adc <tcp_receive+0x5ec>)
 8018aac:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018aae:	4b0b      	ldr	r3, [pc, #44]	@ (8018adc <tcp_receive+0x5ec>)
 8018ab0:	685b      	ldr	r3, [r3, #4]
 8018ab2:	891a      	ldrh	r2, [r3, #8]
 8018ab4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018ab8:	1ad3      	subs	r3, r2, r3
 8018aba:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8018abc:	e02a      	b.n	8018b14 <tcp_receive+0x624>
 8018abe:	bf00      	nop
 8018ac0:	08020e70 	.word	0x08020e70
 8018ac4:	08020e78 	.word	0x08020e78
 8018ac8:	20012b4c 	.word	0x20012b4c
 8018acc:	20012b48 	.word	0x20012b48
 8018ad0:	20012b0c 	.word	0x20012b0c
 8018ad4:	20012b4e 	.word	0x20012b4e
 8018ad8:	20012b44 	.word	0x20012b44
 8018adc:	20012b24 	.word	0x20012b24
 8018ae0:	08020b08 	.word	0x08020b08
 8018ae4:	08020e80 	.word	0x08020e80
 8018ae8:	08020b54 	.word	0x08020b54
 8018aec:	08020e90 	.word	0x08020e90
 8018af0:	08020ea0 	.word	0x08020ea0
        off -= p->len;
 8018af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018af6:	895b      	ldrh	r3, [r3, #10]
 8018af8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018afc:	1ad3      	subs	r3, r2, r3
 8018afe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8018b02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018b04:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8018b06:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018b0a:	2200      	movs	r2, #0
 8018b0c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8018b0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8018b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018b16:	895b      	ldrh	r3, [r3, #10]
 8018b18:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018b1c:	429a      	cmp	r2, r3
 8018b1e:	d8e9      	bhi.n	8018af4 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8018b20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018b24:	4619      	mov	r1, r3
 8018b26:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018b28:	f7fc facc 	bl	80150c4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018b30:	4a90      	ldr	r2, [pc, #576]	@ (8018d74 <tcp_receive+0x884>)
 8018b32:	6013      	str	r3, [r2, #0]
 8018b34:	4b90      	ldr	r3, [pc, #576]	@ (8018d78 <tcp_receive+0x888>)
 8018b36:	68db      	ldr	r3, [r3, #12]
 8018b38:	4a8e      	ldr	r2, [pc, #568]	@ (8018d74 <tcp_receive+0x884>)
 8018b3a:	6812      	ldr	r2, [r2, #0]
 8018b3c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018b3e:	e00d      	b.n	8018b5c <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018b40:	4b8c      	ldr	r3, [pc, #560]	@ (8018d74 <tcp_receive+0x884>)
 8018b42:	681a      	ldr	r2, [r3, #0]
 8018b44:	687b      	ldr	r3, [r7, #4]
 8018b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018b48:	1ad3      	subs	r3, r2, r3
 8018b4a:	2b00      	cmp	r3, #0
 8018b4c:	da06      	bge.n	8018b5c <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8018b4e:	687b      	ldr	r3, [r7, #4]
 8018b50:	8b5b      	ldrh	r3, [r3, #26]
 8018b52:	f043 0302 	orr.w	r3, r3, #2
 8018b56:	b29a      	uxth	r2, r3
 8018b58:	687b      	ldr	r3, [r7, #4]
 8018b5a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018b5c:	4b85      	ldr	r3, [pc, #532]	@ (8018d74 <tcp_receive+0x884>)
 8018b5e:	681a      	ldr	r2, [r3, #0]
 8018b60:	687b      	ldr	r3, [r7, #4]
 8018b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018b64:	1ad3      	subs	r3, r2, r3
 8018b66:	2b00      	cmp	r3, #0
 8018b68:	f2c0 8427 	blt.w	80193ba <tcp_receive+0xeca>
 8018b6c:	4b81      	ldr	r3, [pc, #516]	@ (8018d74 <tcp_receive+0x884>)
 8018b6e:	681a      	ldr	r2, [r3, #0]
 8018b70:	687b      	ldr	r3, [r7, #4]
 8018b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018b74:	6879      	ldr	r1, [r7, #4]
 8018b76:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018b78:	440b      	add	r3, r1
 8018b7a:	1ad3      	subs	r3, r2, r3
 8018b7c:	3301      	adds	r3, #1
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	f300 841b 	bgt.w	80193ba <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018b88:	4b7a      	ldr	r3, [pc, #488]	@ (8018d74 <tcp_receive+0x884>)
 8018b8a:	681b      	ldr	r3, [r3, #0]
 8018b8c:	429a      	cmp	r2, r3
 8018b8e:	f040 8298 	bne.w	80190c2 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8018b92:	4b79      	ldr	r3, [pc, #484]	@ (8018d78 <tcp_receive+0x888>)
 8018b94:	891c      	ldrh	r4, [r3, #8]
 8018b96:	4b78      	ldr	r3, [pc, #480]	@ (8018d78 <tcp_receive+0x888>)
 8018b98:	68db      	ldr	r3, [r3, #12]
 8018b9a:	899b      	ldrh	r3, [r3, #12]
 8018b9c:	b29b      	uxth	r3, r3
 8018b9e:	4618      	mov	r0, r3
 8018ba0:	f7fa ff24 	bl	80139ec <lwip_htons>
 8018ba4:	4603      	mov	r3, r0
 8018ba6:	b2db      	uxtb	r3, r3
 8018ba8:	f003 0303 	and.w	r3, r3, #3
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	d001      	beq.n	8018bb4 <tcp_receive+0x6c4>
 8018bb0:	2301      	movs	r3, #1
 8018bb2:	e000      	b.n	8018bb6 <tcp_receive+0x6c6>
 8018bb4:	2300      	movs	r3, #0
 8018bb6:	4423      	add	r3, r4
 8018bb8:	b29a      	uxth	r2, r3
 8018bba:	4b70      	ldr	r3, [pc, #448]	@ (8018d7c <tcp_receive+0x88c>)
 8018bbc:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8018bbe:	687b      	ldr	r3, [r7, #4]
 8018bc0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018bc2:	4b6e      	ldr	r3, [pc, #440]	@ (8018d7c <tcp_receive+0x88c>)
 8018bc4:	881b      	ldrh	r3, [r3, #0]
 8018bc6:	429a      	cmp	r2, r3
 8018bc8:	d274      	bcs.n	8018cb4 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018bca:	4b6b      	ldr	r3, [pc, #428]	@ (8018d78 <tcp_receive+0x888>)
 8018bcc:	68db      	ldr	r3, [r3, #12]
 8018bce:	899b      	ldrh	r3, [r3, #12]
 8018bd0:	b29b      	uxth	r3, r3
 8018bd2:	4618      	mov	r0, r3
 8018bd4:	f7fa ff0a 	bl	80139ec <lwip_htons>
 8018bd8:	4603      	mov	r3, r0
 8018bda:	b2db      	uxtb	r3, r3
 8018bdc:	f003 0301 	and.w	r3, r3, #1
 8018be0:	2b00      	cmp	r3, #0
 8018be2:	d01e      	beq.n	8018c22 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018be4:	4b64      	ldr	r3, [pc, #400]	@ (8018d78 <tcp_receive+0x888>)
 8018be6:	68db      	ldr	r3, [r3, #12]
 8018be8:	899b      	ldrh	r3, [r3, #12]
 8018bea:	b29b      	uxth	r3, r3
 8018bec:	b21b      	sxth	r3, r3
 8018bee:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8018bf2:	b21c      	sxth	r4, r3
 8018bf4:	4b60      	ldr	r3, [pc, #384]	@ (8018d78 <tcp_receive+0x888>)
 8018bf6:	68db      	ldr	r3, [r3, #12]
 8018bf8:	899b      	ldrh	r3, [r3, #12]
 8018bfa:	b29b      	uxth	r3, r3
 8018bfc:	4618      	mov	r0, r3
 8018bfe:	f7fa fef5 	bl	80139ec <lwip_htons>
 8018c02:	4603      	mov	r3, r0
 8018c04:	b2db      	uxtb	r3, r3
 8018c06:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8018c0a:	b29b      	uxth	r3, r3
 8018c0c:	4618      	mov	r0, r3
 8018c0e:	f7fa feed 	bl	80139ec <lwip_htons>
 8018c12:	4603      	mov	r3, r0
 8018c14:	b21b      	sxth	r3, r3
 8018c16:	4323      	orrs	r3, r4
 8018c18:	b21a      	sxth	r2, r3
 8018c1a:	4b57      	ldr	r3, [pc, #348]	@ (8018d78 <tcp_receive+0x888>)
 8018c1c:	68db      	ldr	r3, [r3, #12]
 8018c1e:	b292      	uxth	r2, r2
 8018c20:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018c26:	4b54      	ldr	r3, [pc, #336]	@ (8018d78 <tcp_receive+0x888>)
 8018c28:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018c2a:	4b53      	ldr	r3, [pc, #332]	@ (8018d78 <tcp_receive+0x888>)
 8018c2c:	68db      	ldr	r3, [r3, #12]
 8018c2e:	899b      	ldrh	r3, [r3, #12]
 8018c30:	b29b      	uxth	r3, r3
 8018c32:	4618      	mov	r0, r3
 8018c34:	f7fa feda 	bl	80139ec <lwip_htons>
 8018c38:	4603      	mov	r3, r0
 8018c3a:	b2db      	uxtb	r3, r3
 8018c3c:	f003 0302 	and.w	r3, r3, #2
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	d005      	beq.n	8018c50 <tcp_receive+0x760>
            inseg.len -= 1;
 8018c44:	4b4c      	ldr	r3, [pc, #304]	@ (8018d78 <tcp_receive+0x888>)
 8018c46:	891b      	ldrh	r3, [r3, #8]
 8018c48:	3b01      	subs	r3, #1
 8018c4a:	b29a      	uxth	r2, r3
 8018c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8018d78 <tcp_receive+0x888>)
 8018c4e:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8018c50:	4b49      	ldr	r3, [pc, #292]	@ (8018d78 <tcp_receive+0x888>)
 8018c52:	685b      	ldr	r3, [r3, #4]
 8018c54:	4a48      	ldr	r2, [pc, #288]	@ (8018d78 <tcp_receive+0x888>)
 8018c56:	8912      	ldrh	r2, [r2, #8]
 8018c58:	4611      	mov	r1, r2
 8018c5a:	4618      	mov	r0, r3
 8018c5c:	f7fc f932 	bl	8014ec4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018c60:	4b45      	ldr	r3, [pc, #276]	@ (8018d78 <tcp_receive+0x888>)
 8018c62:	891c      	ldrh	r4, [r3, #8]
 8018c64:	4b44      	ldr	r3, [pc, #272]	@ (8018d78 <tcp_receive+0x888>)
 8018c66:	68db      	ldr	r3, [r3, #12]
 8018c68:	899b      	ldrh	r3, [r3, #12]
 8018c6a:	b29b      	uxth	r3, r3
 8018c6c:	4618      	mov	r0, r3
 8018c6e:	f7fa febd 	bl	80139ec <lwip_htons>
 8018c72:	4603      	mov	r3, r0
 8018c74:	b2db      	uxtb	r3, r3
 8018c76:	f003 0303 	and.w	r3, r3, #3
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d001      	beq.n	8018c82 <tcp_receive+0x792>
 8018c7e:	2301      	movs	r3, #1
 8018c80:	e000      	b.n	8018c84 <tcp_receive+0x794>
 8018c82:	2300      	movs	r3, #0
 8018c84:	4423      	add	r3, r4
 8018c86:	b29a      	uxth	r2, r3
 8018c88:	4b3c      	ldr	r3, [pc, #240]	@ (8018d7c <tcp_receive+0x88c>)
 8018c8a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8018d7c <tcp_receive+0x88c>)
 8018c8e:	881b      	ldrh	r3, [r3, #0]
 8018c90:	461a      	mov	r2, r3
 8018c92:	4b38      	ldr	r3, [pc, #224]	@ (8018d74 <tcp_receive+0x884>)
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	441a      	add	r2, r3
 8018c98:	687b      	ldr	r3, [r7, #4]
 8018c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c9c:	6879      	ldr	r1, [r7, #4]
 8018c9e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018ca0:	440b      	add	r3, r1
 8018ca2:	429a      	cmp	r2, r3
 8018ca4:	d006      	beq.n	8018cb4 <tcp_receive+0x7c4>
 8018ca6:	4b36      	ldr	r3, [pc, #216]	@ (8018d80 <tcp_receive+0x890>)
 8018ca8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8018cac:	4935      	ldr	r1, [pc, #212]	@ (8018d84 <tcp_receive+0x894>)
 8018cae:	4836      	ldr	r0, [pc, #216]	@ (8018d88 <tcp_receive+0x898>)
 8018cb0:	f005 fa5e 	bl	801e170 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8018cb4:	687b      	ldr	r3, [r7, #4]
 8018cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018cb8:	2b00      	cmp	r3, #0
 8018cba:	f000 80e6 	beq.w	8018e8a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8018d78 <tcp_receive+0x888>)
 8018cc0:	68db      	ldr	r3, [r3, #12]
 8018cc2:	899b      	ldrh	r3, [r3, #12]
 8018cc4:	b29b      	uxth	r3, r3
 8018cc6:	4618      	mov	r0, r3
 8018cc8:	f7fa fe90 	bl	80139ec <lwip_htons>
 8018ccc:	4603      	mov	r3, r0
 8018cce:	b2db      	uxtb	r3, r3
 8018cd0:	f003 0301 	and.w	r3, r3, #1
 8018cd4:	2b00      	cmp	r3, #0
 8018cd6:	d010      	beq.n	8018cfa <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8018cd8:	e00a      	b.n	8018cf0 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8018cda:	687b      	ldr	r3, [r7, #4]
 8018cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018cde:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8018ce0:	687b      	ldr	r3, [r7, #4]
 8018ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018ce4:	681a      	ldr	r2, [r3, #0]
 8018ce6:	687b      	ldr	r3, [r7, #4]
 8018ce8:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8018cea:	68f8      	ldr	r0, [r7, #12]
 8018cec:	f7fd fd93 	bl	8016816 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018cf4:	2b00      	cmp	r3, #0
 8018cf6:	d1f0      	bne.n	8018cda <tcp_receive+0x7ea>
 8018cf8:	e0c7      	b.n	8018e8a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8018d00:	e051      	b.n	8018da6 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018d04:	68db      	ldr	r3, [r3, #12]
 8018d06:	899b      	ldrh	r3, [r3, #12]
 8018d08:	b29b      	uxth	r3, r3
 8018d0a:	4618      	mov	r0, r3
 8018d0c:	f7fa fe6e 	bl	80139ec <lwip_htons>
 8018d10:	4603      	mov	r3, r0
 8018d12:	b2db      	uxtb	r3, r3
 8018d14:	f003 0301 	and.w	r3, r3, #1
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	d03c      	beq.n	8018d96 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018d1c:	4b16      	ldr	r3, [pc, #88]	@ (8018d78 <tcp_receive+0x888>)
 8018d1e:	68db      	ldr	r3, [r3, #12]
 8018d20:	899b      	ldrh	r3, [r3, #12]
 8018d22:	b29b      	uxth	r3, r3
 8018d24:	4618      	mov	r0, r3
 8018d26:	f7fa fe61 	bl	80139ec <lwip_htons>
 8018d2a:	4603      	mov	r3, r0
 8018d2c:	b2db      	uxtb	r3, r3
 8018d2e:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018d32:	2b00      	cmp	r3, #0
 8018d34:	d12f      	bne.n	8018d96 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018d36:	4b10      	ldr	r3, [pc, #64]	@ (8018d78 <tcp_receive+0x888>)
 8018d38:	68db      	ldr	r3, [r3, #12]
 8018d3a:	899b      	ldrh	r3, [r3, #12]
 8018d3c:	b29c      	uxth	r4, r3
 8018d3e:	2001      	movs	r0, #1
 8018d40:	f7fa fe54 	bl	80139ec <lwip_htons>
 8018d44:	4603      	mov	r3, r0
 8018d46:	461a      	mov	r2, r3
 8018d48:	4b0b      	ldr	r3, [pc, #44]	@ (8018d78 <tcp_receive+0x888>)
 8018d4a:	68db      	ldr	r3, [r3, #12]
 8018d4c:	4322      	orrs	r2, r4
 8018d4e:	b292      	uxth	r2, r2
 8018d50:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8018d52:	4b09      	ldr	r3, [pc, #36]	@ (8018d78 <tcp_receive+0x888>)
 8018d54:	891c      	ldrh	r4, [r3, #8]
 8018d56:	4b08      	ldr	r3, [pc, #32]	@ (8018d78 <tcp_receive+0x888>)
 8018d58:	68db      	ldr	r3, [r3, #12]
 8018d5a:	899b      	ldrh	r3, [r3, #12]
 8018d5c:	b29b      	uxth	r3, r3
 8018d5e:	4618      	mov	r0, r3
 8018d60:	f7fa fe44 	bl	80139ec <lwip_htons>
 8018d64:	4603      	mov	r3, r0
 8018d66:	b2db      	uxtb	r3, r3
 8018d68:	f003 0303 	and.w	r3, r3, #3
 8018d6c:	2b00      	cmp	r3, #0
 8018d6e:	d00d      	beq.n	8018d8c <tcp_receive+0x89c>
 8018d70:	2301      	movs	r3, #1
 8018d72:	e00c      	b.n	8018d8e <tcp_receive+0x89e>
 8018d74:	20012b44 	.word	0x20012b44
 8018d78:	20012b24 	.word	0x20012b24
 8018d7c:	20012b4e 	.word	0x20012b4e
 8018d80:	08020b08 	.word	0x08020b08
 8018d84:	08020eb0 	.word	0x08020eb0
 8018d88:	08020b54 	.word	0x08020b54
 8018d8c:	2300      	movs	r3, #0
 8018d8e:	4423      	add	r3, r4
 8018d90:	b29a      	uxth	r2, r3
 8018d92:	4b98      	ldr	r3, [pc, #608]	@ (8018ff4 <tcp_receive+0xb04>)
 8018d94:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8018d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018d98:	613b      	str	r3, [r7, #16]
              next = next->next;
 8018d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018d9c:	681b      	ldr	r3, [r3, #0]
 8018d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8018da0:	6938      	ldr	r0, [r7, #16]
 8018da2:	f7fd fd38 	bl	8016816 <tcp_seg_free>
            while (next &&
 8018da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018da8:	2b00      	cmp	r3, #0
 8018daa:	d00e      	beq.n	8018dca <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018dac:	4b91      	ldr	r3, [pc, #580]	@ (8018ff4 <tcp_receive+0xb04>)
 8018dae:	881b      	ldrh	r3, [r3, #0]
 8018db0:	461a      	mov	r2, r3
 8018db2:	4b91      	ldr	r3, [pc, #580]	@ (8018ff8 <tcp_receive+0xb08>)
 8018db4:	681b      	ldr	r3, [r3, #0]
 8018db6:	441a      	add	r2, r3
 8018db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dba:	68db      	ldr	r3, [r3, #12]
 8018dbc:	685b      	ldr	r3, [r3, #4]
 8018dbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8018dc0:	8909      	ldrh	r1, [r1, #8]
 8018dc2:	440b      	add	r3, r1
 8018dc4:	1ad3      	subs	r3, r2, r3
            while (next &&
 8018dc6:	2b00      	cmp	r3, #0
 8018dc8:	da9b      	bge.n	8018d02 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8018dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d059      	beq.n	8018e84 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8018dd0:	4b88      	ldr	r3, [pc, #544]	@ (8018ff4 <tcp_receive+0xb04>)
 8018dd2:	881b      	ldrh	r3, [r3, #0]
 8018dd4:	461a      	mov	r2, r3
 8018dd6:	4b88      	ldr	r3, [pc, #544]	@ (8018ff8 <tcp_receive+0xb08>)
 8018dd8:	681b      	ldr	r3, [r3, #0]
 8018dda:	441a      	add	r2, r3
 8018ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dde:	68db      	ldr	r3, [r3, #12]
 8018de0:	685b      	ldr	r3, [r3, #4]
 8018de2:	1ad3      	subs	r3, r2, r3
            if (next &&
 8018de4:	2b00      	cmp	r3, #0
 8018de6:	dd4d      	ble.n	8018e84 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dea:	68db      	ldr	r3, [r3, #12]
 8018dec:	685b      	ldr	r3, [r3, #4]
 8018dee:	b29a      	uxth	r2, r3
 8018df0:	4b81      	ldr	r3, [pc, #516]	@ (8018ff8 <tcp_receive+0xb08>)
 8018df2:	681b      	ldr	r3, [r3, #0]
 8018df4:	b29b      	uxth	r3, r3
 8018df6:	1ad3      	subs	r3, r2, r3
 8018df8:	b29a      	uxth	r2, r3
 8018dfa:	4b80      	ldr	r3, [pc, #512]	@ (8018ffc <tcp_receive+0xb0c>)
 8018dfc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018dfe:	4b7f      	ldr	r3, [pc, #508]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e00:	68db      	ldr	r3, [r3, #12]
 8018e02:	899b      	ldrh	r3, [r3, #12]
 8018e04:	b29b      	uxth	r3, r3
 8018e06:	4618      	mov	r0, r3
 8018e08:	f7fa fdf0 	bl	80139ec <lwip_htons>
 8018e0c:	4603      	mov	r3, r0
 8018e0e:	b2db      	uxtb	r3, r3
 8018e10:	f003 0302 	and.w	r3, r3, #2
 8018e14:	2b00      	cmp	r3, #0
 8018e16:	d005      	beq.n	8018e24 <tcp_receive+0x934>
                inseg.len -= 1;
 8018e18:	4b78      	ldr	r3, [pc, #480]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e1a:	891b      	ldrh	r3, [r3, #8]
 8018e1c:	3b01      	subs	r3, #1
 8018e1e:	b29a      	uxth	r2, r3
 8018e20:	4b76      	ldr	r3, [pc, #472]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e22:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8018e24:	4b75      	ldr	r3, [pc, #468]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e26:	685b      	ldr	r3, [r3, #4]
 8018e28:	4a74      	ldr	r2, [pc, #464]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e2a:	8912      	ldrh	r2, [r2, #8]
 8018e2c:	4611      	mov	r1, r2
 8018e2e:	4618      	mov	r0, r3
 8018e30:	f7fc f848 	bl	8014ec4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8018e34:	4b71      	ldr	r3, [pc, #452]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e36:	891c      	ldrh	r4, [r3, #8]
 8018e38:	4b70      	ldr	r3, [pc, #448]	@ (8018ffc <tcp_receive+0xb0c>)
 8018e3a:	68db      	ldr	r3, [r3, #12]
 8018e3c:	899b      	ldrh	r3, [r3, #12]
 8018e3e:	b29b      	uxth	r3, r3
 8018e40:	4618      	mov	r0, r3
 8018e42:	f7fa fdd3 	bl	80139ec <lwip_htons>
 8018e46:	4603      	mov	r3, r0
 8018e48:	b2db      	uxtb	r3, r3
 8018e4a:	f003 0303 	and.w	r3, r3, #3
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	d001      	beq.n	8018e56 <tcp_receive+0x966>
 8018e52:	2301      	movs	r3, #1
 8018e54:	e000      	b.n	8018e58 <tcp_receive+0x968>
 8018e56:	2300      	movs	r3, #0
 8018e58:	4423      	add	r3, r4
 8018e5a:	b29a      	uxth	r2, r3
 8018e5c:	4b65      	ldr	r3, [pc, #404]	@ (8018ff4 <tcp_receive+0xb04>)
 8018e5e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018e60:	4b64      	ldr	r3, [pc, #400]	@ (8018ff4 <tcp_receive+0xb04>)
 8018e62:	881b      	ldrh	r3, [r3, #0]
 8018e64:	461a      	mov	r2, r3
 8018e66:	4b64      	ldr	r3, [pc, #400]	@ (8018ff8 <tcp_receive+0xb08>)
 8018e68:	681b      	ldr	r3, [r3, #0]
 8018e6a:	441a      	add	r2, r3
 8018e6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018e6e:	68db      	ldr	r3, [r3, #12]
 8018e70:	685b      	ldr	r3, [r3, #4]
 8018e72:	429a      	cmp	r2, r3
 8018e74:	d006      	beq.n	8018e84 <tcp_receive+0x994>
 8018e76:	4b62      	ldr	r3, [pc, #392]	@ (8019000 <tcp_receive+0xb10>)
 8018e78:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8018e7c:	4961      	ldr	r1, [pc, #388]	@ (8019004 <tcp_receive+0xb14>)
 8018e7e:	4862      	ldr	r0, [pc, #392]	@ (8019008 <tcp_receive+0xb18>)
 8018e80:	f005 f976 	bl	801e170 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018e88:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018e8a:	4b5a      	ldr	r3, [pc, #360]	@ (8018ff4 <tcp_receive+0xb04>)
 8018e8c:	881b      	ldrh	r3, [r3, #0]
 8018e8e:	461a      	mov	r2, r3
 8018e90:	4b59      	ldr	r3, [pc, #356]	@ (8018ff8 <tcp_receive+0xb08>)
 8018e92:	681b      	ldr	r3, [r3, #0]
 8018e94:	441a      	add	r2, r3
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018e9a:	687b      	ldr	r3, [r7, #4]
 8018e9c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018e9e:	4b55      	ldr	r3, [pc, #340]	@ (8018ff4 <tcp_receive+0xb04>)
 8018ea0:	881b      	ldrh	r3, [r3, #0]
 8018ea2:	429a      	cmp	r2, r3
 8018ea4:	d206      	bcs.n	8018eb4 <tcp_receive+0x9c4>
 8018ea6:	4b56      	ldr	r3, [pc, #344]	@ (8019000 <tcp_receive+0xb10>)
 8018ea8:	f240 6207 	movw	r2, #1543	@ 0x607
 8018eac:	4957      	ldr	r1, [pc, #348]	@ (801900c <tcp_receive+0xb1c>)
 8018eae:	4856      	ldr	r0, [pc, #344]	@ (8019008 <tcp_receive+0xb18>)
 8018eb0:	f005 f95e 	bl	801e170 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8018eb4:	687b      	ldr	r3, [r7, #4]
 8018eb6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018eb8:	4b4e      	ldr	r3, [pc, #312]	@ (8018ff4 <tcp_receive+0xb04>)
 8018eba:	881b      	ldrh	r3, [r3, #0]
 8018ebc:	1ad3      	subs	r3, r2, r3
 8018ebe:	b29a      	uxth	r2, r3
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8018ec4:	6878      	ldr	r0, [r7, #4]
 8018ec6:	f7fc ffc5 	bl	8015e54 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8018eca:	4b4c      	ldr	r3, [pc, #304]	@ (8018ffc <tcp_receive+0xb0c>)
 8018ecc:	685b      	ldr	r3, [r3, #4]
 8018ece:	891b      	ldrh	r3, [r3, #8]
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d006      	beq.n	8018ee2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8018ed4:	4b49      	ldr	r3, [pc, #292]	@ (8018ffc <tcp_receive+0xb0c>)
 8018ed6:	685b      	ldr	r3, [r3, #4]
 8018ed8:	4a4d      	ldr	r2, [pc, #308]	@ (8019010 <tcp_receive+0xb20>)
 8018eda:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8018edc:	4b47      	ldr	r3, [pc, #284]	@ (8018ffc <tcp_receive+0xb0c>)
 8018ede:	2200      	movs	r2, #0
 8018ee0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018ee2:	4b46      	ldr	r3, [pc, #280]	@ (8018ffc <tcp_receive+0xb0c>)
 8018ee4:	68db      	ldr	r3, [r3, #12]
 8018ee6:	899b      	ldrh	r3, [r3, #12]
 8018ee8:	b29b      	uxth	r3, r3
 8018eea:	4618      	mov	r0, r3
 8018eec:	f7fa fd7e 	bl	80139ec <lwip_htons>
 8018ef0:	4603      	mov	r3, r0
 8018ef2:	b2db      	uxtb	r3, r3
 8018ef4:	f003 0301 	and.w	r3, r3, #1
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	f000 80b8 	beq.w	801906e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8018efe:	4b45      	ldr	r3, [pc, #276]	@ (8019014 <tcp_receive+0xb24>)
 8018f00:	781b      	ldrb	r3, [r3, #0]
 8018f02:	f043 0320 	orr.w	r3, r3, #32
 8018f06:	b2da      	uxtb	r2, r3
 8018f08:	4b42      	ldr	r3, [pc, #264]	@ (8019014 <tcp_receive+0xb24>)
 8018f0a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018f0c:	e0af      	b.n	801906e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018f12:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018f18:	68db      	ldr	r3, [r3, #12]
 8018f1a:	685b      	ldr	r3, [r3, #4]
 8018f1c:	4a36      	ldr	r2, [pc, #216]	@ (8018ff8 <tcp_receive+0xb08>)
 8018f1e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018f20:	68bb      	ldr	r3, [r7, #8]
 8018f22:	891b      	ldrh	r3, [r3, #8]
 8018f24:	461c      	mov	r4, r3
 8018f26:	68bb      	ldr	r3, [r7, #8]
 8018f28:	68db      	ldr	r3, [r3, #12]
 8018f2a:	899b      	ldrh	r3, [r3, #12]
 8018f2c:	b29b      	uxth	r3, r3
 8018f2e:	4618      	mov	r0, r3
 8018f30:	f7fa fd5c 	bl	80139ec <lwip_htons>
 8018f34:	4603      	mov	r3, r0
 8018f36:	b2db      	uxtb	r3, r3
 8018f38:	f003 0303 	and.w	r3, r3, #3
 8018f3c:	2b00      	cmp	r3, #0
 8018f3e:	d001      	beq.n	8018f44 <tcp_receive+0xa54>
 8018f40:	2301      	movs	r3, #1
 8018f42:	e000      	b.n	8018f46 <tcp_receive+0xa56>
 8018f44:	2300      	movs	r3, #0
 8018f46:	191a      	adds	r2, r3, r4
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018f4c:	441a      	add	r2, r3
 8018f4e:	687b      	ldr	r3, [r7, #4]
 8018f50:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018f52:	687b      	ldr	r3, [r7, #4]
 8018f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018f56:	461c      	mov	r4, r3
 8018f58:	68bb      	ldr	r3, [r7, #8]
 8018f5a:	891b      	ldrh	r3, [r3, #8]
 8018f5c:	461d      	mov	r5, r3
 8018f5e:	68bb      	ldr	r3, [r7, #8]
 8018f60:	68db      	ldr	r3, [r3, #12]
 8018f62:	899b      	ldrh	r3, [r3, #12]
 8018f64:	b29b      	uxth	r3, r3
 8018f66:	4618      	mov	r0, r3
 8018f68:	f7fa fd40 	bl	80139ec <lwip_htons>
 8018f6c:	4603      	mov	r3, r0
 8018f6e:	b2db      	uxtb	r3, r3
 8018f70:	f003 0303 	and.w	r3, r3, #3
 8018f74:	2b00      	cmp	r3, #0
 8018f76:	d001      	beq.n	8018f7c <tcp_receive+0xa8c>
 8018f78:	2301      	movs	r3, #1
 8018f7a:	e000      	b.n	8018f7e <tcp_receive+0xa8e>
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	442b      	add	r3, r5
 8018f80:	429c      	cmp	r4, r3
 8018f82:	d206      	bcs.n	8018f92 <tcp_receive+0xaa2>
 8018f84:	4b1e      	ldr	r3, [pc, #120]	@ (8019000 <tcp_receive+0xb10>)
 8018f86:	f240 622b 	movw	r2, #1579	@ 0x62b
 8018f8a:	4923      	ldr	r1, [pc, #140]	@ (8019018 <tcp_receive+0xb28>)
 8018f8c:	481e      	ldr	r0, [pc, #120]	@ (8019008 <tcp_receive+0xb18>)
 8018f8e:	f005 f8ef 	bl	801e170 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018f92:	68bb      	ldr	r3, [r7, #8]
 8018f94:	891b      	ldrh	r3, [r3, #8]
 8018f96:	461c      	mov	r4, r3
 8018f98:	68bb      	ldr	r3, [r7, #8]
 8018f9a:	68db      	ldr	r3, [r3, #12]
 8018f9c:	899b      	ldrh	r3, [r3, #12]
 8018f9e:	b29b      	uxth	r3, r3
 8018fa0:	4618      	mov	r0, r3
 8018fa2:	f7fa fd23 	bl	80139ec <lwip_htons>
 8018fa6:	4603      	mov	r3, r0
 8018fa8:	b2db      	uxtb	r3, r3
 8018faa:	f003 0303 	and.w	r3, r3, #3
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d001      	beq.n	8018fb6 <tcp_receive+0xac6>
 8018fb2:	2301      	movs	r3, #1
 8018fb4:	e000      	b.n	8018fb8 <tcp_receive+0xac8>
 8018fb6:	2300      	movs	r3, #0
 8018fb8:	1919      	adds	r1, r3, r4
 8018fba:	687b      	ldr	r3, [r7, #4]
 8018fbc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018fbe:	b28b      	uxth	r3, r1
 8018fc0:	1ad3      	subs	r3, r2, r3
 8018fc2:	b29a      	uxth	r2, r3
 8018fc4:	687b      	ldr	r3, [r7, #4]
 8018fc6:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8018fc8:	6878      	ldr	r0, [r7, #4]
 8018fca:	f7fc ff43 	bl	8015e54 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8018fce:	68bb      	ldr	r3, [r7, #8]
 8018fd0:	685b      	ldr	r3, [r3, #4]
 8018fd2:	891b      	ldrh	r3, [r3, #8]
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d028      	beq.n	801902a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8018fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8019010 <tcp_receive+0xb20>)
 8018fda:	681b      	ldr	r3, [r3, #0]
 8018fdc:	2b00      	cmp	r3, #0
 8018fde:	d01d      	beq.n	801901c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8018fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8019010 <tcp_receive+0xb20>)
 8018fe2:	681a      	ldr	r2, [r3, #0]
 8018fe4:	68bb      	ldr	r3, [r7, #8]
 8018fe6:	685b      	ldr	r3, [r3, #4]
 8018fe8:	4619      	mov	r1, r3
 8018fea:	4610      	mov	r0, r2
 8018fec:	f7fc f9be 	bl	801536c <pbuf_cat>
 8018ff0:	e018      	b.n	8019024 <tcp_receive+0xb34>
 8018ff2:	bf00      	nop
 8018ff4:	20012b4e 	.word	0x20012b4e
 8018ff8:	20012b44 	.word	0x20012b44
 8018ffc:	20012b24 	.word	0x20012b24
 8019000:	08020b08 	.word	0x08020b08
 8019004:	08020ee8 	.word	0x08020ee8
 8019008:	08020b54 	.word	0x08020b54
 801900c:	08020f24 	.word	0x08020f24
 8019010:	20012b54 	.word	0x20012b54
 8019014:	20012b51 	.word	0x20012b51
 8019018:	08020f44 	.word	0x08020f44
            } else {
              recv_data = cseg->p;
 801901c:	68bb      	ldr	r3, [r7, #8]
 801901e:	685b      	ldr	r3, [r3, #4]
 8019020:	4a70      	ldr	r2, [pc, #448]	@ (80191e4 <tcp_receive+0xcf4>)
 8019022:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8019024:	68bb      	ldr	r3, [r7, #8]
 8019026:	2200      	movs	r2, #0
 8019028:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801902a:	68bb      	ldr	r3, [r7, #8]
 801902c:	68db      	ldr	r3, [r3, #12]
 801902e:	899b      	ldrh	r3, [r3, #12]
 8019030:	b29b      	uxth	r3, r3
 8019032:	4618      	mov	r0, r3
 8019034:	f7fa fcda 	bl	80139ec <lwip_htons>
 8019038:	4603      	mov	r3, r0
 801903a:	b2db      	uxtb	r3, r3
 801903c:	f003 0301 	and.w	r3, r3, #1
 8019040:	2b00      	cmp	r3, #0
 8019042:	d00d      	beq.n	8019060 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8019044:	4b68      	ldr	r3, [pc, #416]	@ (80191e8 <tcp_receive+0xcf8>)
 8019046:	781b      	ldrb	r3, [r3, #0]
 8019048:	f043 0320 	orr.w	r3, r3, #32
 801904c:	b2da      	uxtb	r2, r3
 801904e:	4b66      	ldr	r3, [pc, #408]	@ (80191e8 <tcp_receive+0xcf8>)
 8019050:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8019052:	687b      	ldr	r3, [r7, #4]
 8019054:	7d1b      	ldrb	r3, [r3, #20]
 8019056:	2b04      	cmp	r3, #4
 8019058:	d102      	bne.n	8019060 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801905a:	687b      	ldr	r3, [r7, #4]
 801905c:	2207      	movs	r2, #7
 801905e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8019060:	68bb      	ldr	r3, [r7, #8]
 8019062:	681a      	ldr	r2, [r3, #0]
 8019064:	687b      	ldr	r3, [r7, #4]
 8019066:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8019068:	68b8      	ldr	r0, [r7, #8]
 801906a:	f7fd fbd4 	bl	8016816 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019072:	2b00      	cmp	r3, #0
 8019074:	d008      	beq.n	8019088 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8019076:	687b      	ldr	r3, [r7, #4]
 8019078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801907a:	68db      	ldr	r3, [r3, #12]
 801907c:	685a      	ldr	r2, [r3, #4]
 801907e:	687b      	ldr	r3, [r7, #4]
 8019080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8019082:	429a      	cmp	r2, r3
 8019084:	f43f af43 	beq.w	8018f0e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8019088:	687b      	ldr	r3, [r7, #4]
 801908a:	8b5b      	ldrh	r3, [r3, #26]
 801908c:	f003 0301 	and.w	r3, r3, #1
 8019090:	2b00      	cmp	r3, #0
 8019092:	d00e      	beq.n	80190b2 <tcp_receive+0xbc2>
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	8b5b      	ldrh	r3, [r3, #26]
 8019098:	f023 0301 	bic.w	r3, r3, #1
 801909c:	b29a      	uxth	r2, r3
 801909e:	687b      	ldr	r3, [r7, #4]
 80190a0:	835a      	strh	r2, [r3, #26]
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	8b5b      	ldrh	r3, [r3, #26]
 80190a6:	f043 0302 	orr.w	r3, r3, #2
 80190aa:	b29a      	uxth	r2, r3
 80190ac:	687b      	ldr	r3, [r7, #4]
 80190ae:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80190b0:	e187      	b.n	80193c2 <tcp_receive+0xed2>
        tcp_ack(pcb);
 80190b2:	687b      	ldr	r3, [r7, #4]
 80190b4:	8b5b      	ldrh	r3, [r3, #26]
 80190b6:	f043 0301 	orr.w	r3, r3, #1
 80190ba:	b29a      	uxth	r2, r3
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80190c0:	e17f      	b.n	80193c2 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d106      	bne.n	80190d8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80190ca:	4848      	ldr	r0, [pc, #288]	@ (80191ec <tcp_receive+0xcfc>)
 80190cc:	f7fd fbbc 	bl	8016848 <tcp_seg_copy>
 80190d0:	4602      	mov	r2, r0
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	675a      	str	r2, [r3, #116]	@ 0x74
 80190d6:	e16c      	b.n	80193b2 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80190d8:	2300      	movs	r3, #0
 80190da:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80190e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80190e2:	e156      	b.n	8019392 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80190e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80190e6:	68db      	ldr	r3, [r3, #12]
 80190e8:	685a      	ldr	r2, [r3, #4]
 80190ea:	4b41      	ldr	r3, [pc, #260]	@ (80191f0 <tcp_receive+0xd00>)
 80190ec:	681b      	ldr	r3, [r3, #0]
 80190ee:	429a      	cmp	r2, r3
 80190f0:	d11d      	bne.n	801912e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80190f2:	4b3e      	ldr	r3, [pc, #248]	@ (80191ec <tcp_receive+0xcfc>)
 80190f4:	891a      	ldrh	r2, [r3, #8]
 80190f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80190f8:	891b      	ldrh	r3, [r3, #8]
 80190fa:	429a      	cmp	r2, r3
 80190fc:	f240 814e 	bls.w	801939c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019100:	483a      	ldr	r0, [pc, #232]	@ (80191ec <tcp_receive+0xcfc>)
 8019102:	f7fd fba1 	bl	8016848 <tcp_seg_copy>
 8019106:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8019108:	697b      	ldr	r3, [r7, #20]
 801910a:	2b00      	cmp	r3, #0
 801910c:	f000 8148 	beq.w	80193a0 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8019110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019112:	2b00      	cmp	r3, #0
 8019114:	d003      	beq.n	801911e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8019116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019118:	697a      	ldr	r2, [r7, #20]
 801911a:	601a      	str	r2, [r3, #0]
 801911c:	e002      	b.n	8019124 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	697a      	ldr	r2, [r7, #20]
 8019122:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8019124:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019126:	6978      	ldr	r0, [r7, #20]
 8019128:	f7ff f8de 	bl	80182e8 <tcp_oos_insert_segment>
                }
                break;
 801912c:	e138      	b.n	80193a0 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801912e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019130:	2b00      	cmp	r3, #0
 8019132:	d117      	bne.n	8019164 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8019134:	4b2e      	ldr	r3, [pc, #184]	@ (80191f0 <tcp_receive+0xd00>)
 8019136:	681a      	ldr	r2, [r3, #0]
 8019138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801913a:	68db      	ldr	r3, [r3, #12]
 801913c:	685b      	ldr	r3, [r3, #4]
 801913e:	1ad3      	subs	r3, r2, r3
 8019140:	2b00      	cmp	r3, #0
 8019142:	da57      	bge.n	80191f4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019144:	4829      	ldr	r0, [pc, #164]	@ (80191ec <tcp_receive+0xcfc>)
 8019146:	f7fd fb7f 	bl	8016848 <tcp_seg_copy>
 801914a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801914c:	69bb      	ldr	r3, [r7, #24]
 801914e:	2b00      	cmp	r3, #0
 8019150:	f000 8128 	beq.w	80193a4 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	69ba      	ldr	r2, [r7, #24]
 8019158:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801915a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801915c:	69b8      	ldr	r0, [r7, #24]
 801915e:	f7ff f8c3 	bl	80182e8 <tcp_oos_insert_segment>
                  }
                  break;
 8019162:	e11f      	b.n	80193a4 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8019164:	4b22      	ldr	r3, [pc, #136]	@ (80191f0 <tcp_receive+0xd00>)
 8019166:	681a      	ldr	r2, [r3, #0]
 8019168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801916a:	68db      	ldr	r3, [r3, #12]
 801916c:	685b      	ldr	r3, [r3, #4]
 801916e:	1ad3      	subs	r3, r2, r3
 8019170:	3b01      	subs	r3, #1
 8019172:	2b00      	cmp	r3, #0
 8019174:	db3e      	blt.n	80191f4 <tcp_receive+0xd04>
 8019176:	4b1e      	ldr	r3, [pc, #120]	@ (80191f0 <tcp_receive+0xd00>)
 8019178:	681a      	ldr	r2, [r3, #0]
 801917a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801917c:	68db      	ldr	r3, [r3, #12]
 801917e:	685b      	ldr	r3, [r3, #4]
 8019180:	1ad3      	subs	r3, r2, r3
 8019182:	3301      	adds	r3, #1
 8019184:	2b00      	cmp	r3, #0
 8019186:	dc35      	bgt.n	80191f4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019188:	4818      	ldr	r0, [pc, #96]	@ (80191ec <tcp_receive+0xcfc>)
 801918a:	f7fd fb5d 	bl	8016848 <tcp_seg_copy>
 801918e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8019190:	69fb      	ldr	r3, [r7, #28]
 8019192:	2b00      	cmp	r3, #0
 8019194:	f000 8108 	beq.w	80193a8 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8019198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801919a:	68db      	ldr	r3, [r3, #12]
 801919c:	685b      	ldr	r3, [r3, #4]
 801919e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80191a0:	8912      	ldrh	r2, [r2, #8]
 80191a2:	441a      	add	r2, r3
 80191a4:	4b12      	ldr	r3, [pc, #72]	@ (80191f0 <tcp_receive+0xd00>)
 80191a6:	681b      	ldr	r3, [r3, #0]
 80191a8:	1ad3      	subs	r3, r2, r3
 80191aa:	2b00      	cmp	r3, #0
 80191ac:	dd12      	ble.n	80191d4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80191ae:	4b10      	ldr	r3, [pc, #64]	@ (80191f0 <tcp_receive+0xd00>)
 80191b0:	681b      	ldr	r3, [r3, #0]
 80191b2:	b29a      	uxth	r2, r3
 80191b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191b6:	68db      	ldr	r3, [r3, #12]
 80191b8:	685b      	ldr	r3, [r3, #4]
 80191ba:	b29b      	uxth	r3, r3
 80191bc:	1ad3      	subs	r3, r2, r3
 80191be:	b29a      	uxth	r2, r3
 80191c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191c2:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80191c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191c6:	685a      	ldr	r2, [r3, #4]
 80191c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191ca:	891b      	ldrh	r3, [r3, #8]
 80191cc:	4619      	mov	r1, r3
 80191ce:	4610      	mov	r0, r2
 80191d0:	f7fb fe78 	bl	8014ec4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80191d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191d6:	69fa      	ldr	r2, [r7, #28]
 80191d8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80191da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80191dc:	69f8      	ldr	r0, [r7, #28]
 80191de:	f7ff f883 	bl	80182e8 <tcp_oos_insert_segment>
                  }
                  break;
 80191e2:	e0e1      	b.n	80193a8 <tcp_receive+0xeb8>
 80191e4:	20012b54 	.word	0x20012b54
 80191e8:	20012b51 	.word	0x20012b51
 80191ec:	20012b24 	.word	0x20012b24
 80191f0:	20012b44 	.word	0x20012b44
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80191f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80191f6:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80191f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80191fa:	681b      	ldr	r3, [r3, #0]
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	f040 80c5 	bne.w	801938c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8019202:	4b7f      	ldr	r3, [pc, #508]	@ (8019400 <tcp_receive+0xf10>)
 8019204:	681a      	ldr	r2, [r3, #0]
 8019206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019208:	68db      	ldr	r3, [r3, #12]
 801920a:	685b      	ldr	r3, [r3, #4]
 801920c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801920e:	2b00      	cmp	r3, #0
 8019210:	f340 80bc 	ble.w	801938c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019216:	68db      	ldr	r3, [r3, #12]
 8019218:	899b      	ldrh	r3, [r3, #12]
 801921a:	b29b      	uxth	r3, r3
 801921c:	4618      	mov	r0, r3
 801921e:	f7fa fbe5 	bl	80139ec <lwip_htons>
 8019222:	4603      	mov	r3, r0
 8019224:	b2db      	uxtb	r3, r3
 8019226:	f003 0301 	and.w	r3, r3, #1
 801922a:	2b00      	cmp	r3, #0
 801922c:	f040 80be 	bne.w	80193ac <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8019230:	4874      	ldr	r0, [pc, #464]	@ (8019404 <tcp_receive+0xf14>)
 8019232:	f7fd fb09 	bl	8016848 <tcp_seg_copy>
 8019236:	4602      	mov	r2, r0
 8019238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801923a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801923c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801923e:	681b      	ldr	r3, [r3, #0]
 8019240:	2b00      	cmp	r3, #0
 8019242:	f000 80b5 	beq.w	80193b0 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8019246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019248:	68db      	ldr	r3, [r3, #12]
 801924a:	685b      	ldr	r3, [r3, #4]
 801924c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801924e:	8912      	ldrh	r2, [r2, #8]
 8019250:	441a      	add	r2, r3
 8019252:	4b6b      	ldr	r3, [pc, #428]	@ (8019400 <tcp_receive+0xf10>)
 8019254:	681b      	ldr	r3, [r3, #0]
 8019256:	1ad3      	subs	r3, r2, r3
 8019258:	2b00      	cmp	r3, #0
 801925a:	dd12      	ble.n	8019282 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801925c:	4b68      	ldr	r3, [pc, #416]	@ (8019400 <tcp_receive+0xf10>)
 801925e:	681b      	ldr	r3, [r3, #0]
 8019260:	b29a      	uxth	r2, r3
 8019262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019264:	68db      	ldr	r3, [r3, #12]
 8019266:	685b      	ldr	r3, [r3, #4]
 8019268:	b29b      	uxth	r3, r3
 801926a:	1ad3      	subs	r3, r2, r3
 801926c:	b29a      	uxth	r2, r3
 801926e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019270:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8019272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019274:	685a      	ldr	r2, [r3, #4]
 8019276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019278:	891b      	ldrh	r3, [r3, #8]
 801927a:	4619      	mov	r1, r3
 801927c:	4610      	mov	r0, r2
 801927e:	f7fb fe21 	bl	8014ec4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8019282:	4b61      	ldr	r3, [pc, #388]	@ (8019408 <tcp_receive+0xf18>)
 8019284:	881b      	ldrh	r3, [r3, #0]
 8019286:	461a      	mov	r2, r3
 8019288:	4b5d      	ldr	r3, [pc, #372]	@ (8019400 <tcp_receive+0xf10>)
 801928a:	681b      	ldr	r3, [r3, #0]
 801928c:	441a      	add	r2, r3
 801928e:	687b      	ldr	r3, [r7, #4]
 8019290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019292:	6879      	ldr	r1, [r7, #4]
 8019294:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019296:	440b      	add	r3, r1
 8019298:	1ad3      	subs	r3, r2, r3
 801929a:	2b00      	cmp	r3, #0
 801929c:	f340 8088 	ble.w	80193b0 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80192a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192a2:	681b      	ldr	r3, [r3, #0]
 80192a4:	68db      	ldr	r3, [r3, #12]
 80192a6:	899b      	ldrh	r3, [r3, #12]
 80192a8:	b29b      	uxth	r3, r3
 80192aa:	4618      	mov	r0, r3
 80192ac:	f7fa fb9e 	bl	80139ec <lwip_htons>
 80192b0:	4603      	mov	r3, r0
 80192b2:	b2db      	uxtb	r3, r3
 80192b4:	f003 0301 	and.w	r3, r3, #1
 80192b8:	2b00      	cmp	r3, #0
 80192ba:	d021      	beq.n	8019300 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80192bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192be:	681b      	ldr	r3, [r3, #0]
 80192c0:	68db      	ldr	r3, [r3, #12]
 80192c2:	899b      	ldrh	r3, [r3, #12]
 80192c4:	b29b      	uxth	r3, r3
 80192c6:	b21b      	sxth	r3, r3
 80192c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80192cc:	b21c      	sxth	r4, r3
 80192ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192d0:	681b      	ldr	r3, [r3, #0]
 80192d2:	68db      	ldr	r3, [r3, #12]
 80192d4:	899b      	ldrh	r3, [r3, #12]
 80192d6:	b29b      	uxth	r3, r3
 80192d8:	4618      	mov	r0, r3
 80192da:	f7fa fb87 	bl	80139ec <lwip_htons>
 80192de:	4603      	mov	r3, r0
 80192e0:	b2db      	uxtb	r3, r3
 80192e2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80192e6:	b29b      	uxth	r3, r3
 80192e8:	4618      	mov	r0, r3
 80192ea:	f7fa fb7f 	bl	80139ec <lwip_htons>
 80192ee:	4603      	mov	r3, r0
 80192f0:	b21b      	sxth	r3, r3
 80192f2:	4323      	orrs	r3, r4
 80192f4:	b21a      	sxth	r2, r3
 80192f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	68db      	ldr	r3, [r3, #12]
 80192fc:	b292      	uxth	r2, r2
 80192fe:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8019300:	687b      	ldr	r3, [r7, #4]
 8019302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019304:	b29a      	uxth	r2, r3
 8019306:	687b      	ldr	r3, [r7, #4]
 8019308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801930a:	4413      	add	r3, r2
 801930c:	b299      	uxth	r1, r3
 801930e:	4b3c      	ldr	r3, [pc, #240]	@ (8019400 <tcp_receive+0xf10>)
 8019310:	681b      	ldr	r3, [r3, #0]
 8019312:	b29a      	uxth	r2, r3
 8019314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019316:	681b      	ldr	r3, [r3, #0]
 8019318:	1a8a      	subs	r2, r1, r2
 801931a:	b292      	uxth	r2, r2
 801931c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801931e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019320:	681b      	ldr	r3, [r3, #0]
 8019322:	685a      	ldr	r2, [r3, #4]
 8019324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019326:	681b      	ldr	r3, [r3, #0]
 8019328:	891b      	ldrh	r3, [r3, #8]
 801932a:	4619      	mov	r1, r3
 801932c:	4610      	mov	r0, r2
 801932e:	f7fb fdc9 	bl	8014ec4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8019332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019334:	681b      	ldr	r3, [r3, #0]
 8019336:	891c      	ldrh	r4, [r3, #8]
 8019338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801933a:	681b      	ldr	r3, [r3, #0]
 801933c:	68db      	ldr	r3, [r3, #12]
 801933e:	899b      	ldrh	r3, [r3, #12]
 8019340:	b29b      	uxth	r3, r3
 8019342:	4618      	mov	r0, r3
 8019344:	f7fa fb52 	bl	80139ec <lwip_htons>
 8019348:	4603      	mov	r3, r0
 801934a:	b2db      	uxtb	r3, r3
 801934c:	f003 0303 	and.w	r3, r3, #3
 8019350:	2b00      	cmp	r3, #0
 8019352:	d001      	beq.n	8019358 <tcp_receive+0xe68>
 8019354:	2301      	movs	r3, #1
 8019356:	e000      	b.n	801935a <tcp_receive+0xe6a>
 8019358:	2300      	movs	r3, #0
 801935a:	4423      	add	r3, r4
 801935c:	b29a      	uxth	r2, r3
 801935e:	4b2a      	ldr	r3, [pc, #168]	@ (8019408 <tcp_receive+0xf18>)
 8019360:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019362:	4b29      	ldr	r3, [pc, #164]	@ (8019408 <tcp_receive+0xf18>)
 8019364:	881b      	ldrh	r3, [r3, #0]
 8019366:	461a      	mov	r2, r3
 8019368:	4b25      	ldr	r3, [pc, #148]	@ (8019400 <tcp_receive+0xf10>)
 801936a:	681b      	ldr	r3, [r3, #0]
 801936c:	441a      	add	r2, r3
 801936e:	687b      	ldr	r3, [r7, #4]
 8019370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019372:	6879      	ldr	r1, [r7, #4]
 8019374:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019376:	440b      	add	r3, r1
 8019378:	429a      	cmp	r2, r3
 801937a:	d019      	beq.n	80193b0 <tcp_receive+0xec0>
 801937c:	4b23      	ldr	r3, [pc, #140]	@ (801940c <tcp_receive+0xf1c>)
 801937e:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8019382:	4923      	ldr	r1, [pc, #140]	@ (8019410 <tcp_receive+0xf20>)
 8019384:	4823      	ldr	r0, [pc, #140]	@ (8019414 <tcp_receive+0xf24>)
 8019386:	f004 fef3 	bl	801e170 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801938a:	e011      	b.n	80193b0 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801938c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801938e:	681b      	ldr	r3, [r3, #0]
 8019390:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019394:	2b00      	cmp	r3, #0
 8019396:	f47f aea5 	bne.w	80190e4 <tcp_receive+0xbf4>
 801939a:	e00a      	b.n	80193b2 <tcp_receive+0xec2>
                break;
 801939c:	bf00      	nop
 801939e:	e008      	b.n	80193b2 <tcp_receive+0xec2>
                break;
 80193a0:	bf00      	nop
 80193a2:	e006      	b.n	80193b2 <tcp_receive+0xec2>
                  break;
 80193a4:	bf00      	nop
 80193a6:	e004      	b.n	80193b2 <tcp_receive+0xec2>
                  break;
 80193a8:	bf00      	nop
 80193aa:	e002      	b.n	80193b2 <tcp_receive+0xec2>
                  break;
 80193ac:	bf00      	nop
 80193ae:	e000      	b.n	80193b2 <tcp_receive+0xec2>
                break;
 80193b0:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80193b2:	6878      	ldr	r0, [r7, #4]
 80193b4:	f001 fa30 	bl	801a818 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80193b8:	e003      	b.n	80193c2 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80193ba:	6878      	ldr	r0, [r7, #4]
 80193bc:	f001 fa2c 	bl	801a818 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80193c0:	e01a      	b.n	80193f8 <tcp_receive+0xf08>
 80193c2:	e019      	b.n	80193f8 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80193c4:	4b0e      	ldr	r3, [pc, #56]	@ (8019400 <tcp_receive+0xf10>)
 80193c6:	681a      	ldr	r2, [r3, #0]
 80193c8:	687b      	ldr	r3, [r7, #4]
 80193ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80193cc:	1ad3      	subs	r3, r2, r3
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	db0a      	blt.n	80193e8 <tcp_receive+0xef8>
 80193d2:	4b0b      	ldr	r3, [pc, #44]	@ (8019400 <tcp_receive+0xf10>)
 80193d4:	681a      	ldr	r2, [r3, #0]
 80193d6:	687b      	ldr	r3, [r7, #4]
 80193d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80193da:	6879      	ldr	r1, [r7, #4]
 80193dc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80193de:	440b      	add	r3, r1
 80193e0:	1ad3      	subs	r3, r2, r3
 80193e2:	3301      	adds	r3, #1
 80193e4:	2b00      	cmp	r3, #0
 80193e6:	dd07      	ble.n	80193f8 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80193e8:	687b      	ldr	r3, [r7, #4]
 80193ea:	8b5b      	ldrh	r3, [r3, #26]
 80193ec:	f043 0302 	orr.w	r3, r3, #2
 80193f0:	b29a      	uxth	r2, r3
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80193f6:	e7ff      	b.n	80193f8 <tcp_receive+0xf08>
 80193f8:	bf00      	nop
 80193fa:	3750      	adds	r7, #80	@ 0x50
 80193fc:	46bd      	mov	sp, r7
 80193fe:	bdb0      	pop	{r4, r5, r7, pc}
 8019400:	20012b44 	.word	0x20012b44
 8019404:	20012b24 	.word	0x20012b24
 8019408:	20012b4e 	.word	0x20012b4e
 801940c:	08020b08 	.word	0x08020b08
 8019410:	08020eb0 	.word	0x08020eb0
 8019414:	08020b54 	.word	0x08020b54

08019418 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8019418:	b480      	push	{r7}
 801941a:	b083      	sub	sp, #12
 801941c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801941e:	4b15      	ldr	r3, [pc, #84]	@ (8019474 <tcp_get_next_optbyte+0x5c>)
 8019420:	881b      	ldrh	r3, [r3, #0]
 8019422:	1c5a      	adds	r2, r3, #1
 8019424:	b291      	uxth	r1, r2
 8019426:	4a13      	ldr	r2, [pc, #76]	@ (8019474 <tcp_get_next_optbyte+0x5c>)
 8019428:	8011      	strh	r1, [r2, #0]
 801942a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801942c:	4b12      	ldr	r3, [pc, #72]	@ (8019478 <tcp_get_next_optbyte+0x60>)
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	2b00      	cmp	r3, #0
 8019432:	d004      	beq.n	801943e <tcp_get_next_optbyte+0x26>
 8019434:	4b11      	ldr	r3, [pc, #68]	@ (801947c <tcp_get_next_optbyte+0x64>)
 8019436:	881b      	ldrh	r3, [r3, #0]
 8019438:	88fa      	ldrh	r2, [r7, #6]
 801943a:	429a      	cmp	r2, r3
 801943c:	d208      	bcs.n	8019450 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801943e:	4b10      	ldr	r3, [pc, #64]	@ (8019480 <tcp_get_next_optbyte+0x68>)
 8019440:	681b      	ldr	r3, [r3, #0]
 8019442:	3314      	adds	r3, #20
 8019444:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8019446:	88fb      	ldrh	r3, [r7, #6]
 8019448:	683a      	ldr	r2, [r7, #0]
 801944a:	4413      	add	r3, r2
 801944c:	781b      	ldrb	r3, [r3, #0]
 801944e:	e00b      	b.n	8019468 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8019450:	88fb      	ldrh	r3, [r7, #6]
 8019452:	b2da      	uxtb	r2, r3
 8019454:	4b09      	ldr	r3, [pc, #36]	@ (801947c <tcp_get_next_optbyte+0x64>)
 8019456:	881b      	ldrh	r3, [r3, #0]
 8019458:	b2db      	uxtb	r3, r3
 801945a:	1ad3      	subs	r3, r2, r3
 801945c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801945e:	4b06      	ldr	r3, [pc, #24]	@ (8019478 <tcp_get_next_optbyte+0x60>)
 8019460:	681a      	ldr	r2, [r3, #0]
 8019462:	797b      	ldrb	r3, [r7, #5]
 8019464:	4413      	add	r3, r2
 8019466:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019468:	4618      	mov	r0, r3
 801946a:	370c      	adds	r7, #12
 801946c:	46bd      	mov	sp, r7
 801946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019472:	4770      	bx	lr
 8019474:	20012b40 	.word	0x20012b40
 8019478:	20012b3c 	.word	0x20012b3c
 801947c:	20012b3a 	.word	0x20012b3a
 8019480:	20012b34 	.word	0x20012b34

08019484 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8019484:	b580      	push	{r7, lr}
 8019486:	b084      	sub	sp, #16
 8019488:	af00      	add	r7, sp, #0
 801948a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801948c:	687b      	ldr	r3, [r7, #4]
 801948e:	2b00      	cmp	r3, #0
 8019490:	d106      	bne.n	80194a0 <tcp_parseopt+0x1c>
 8019492:	4b32      	ldr	r3, [pc, #200]	@ (801955c <tcp_parseopt+0xd8>)
 8019494:	f240 727d 	movw	r2, #1917	@ 0x77d
 8019498:	4931      	ldr	r1, [pc, #196]	@ (8019560 <tcp_parseopt+0xdc>)
 801949a:	4832      	ldr	r0, [pc, #200]	@ (8019564 <tcp_parseopt+0xe0>)
 801949c:	f004 fe68 	bl	801e170 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80194a0:	4b31      	ldr	r3, [pc, #196]	@ (8019568 <tcp_parseopt+0xe4>)
 80194a2:	881b      	ldrh	r3, [r3, #0]
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d056      	beq.n	8019556 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80194a8:	4b30      	ldr	r3, [pc, #192]	@ (801956c <tcp_parseopt+0xe8>)
 80194aa:	2200      	movs	r2, #0
 80194ac:	801a      	strh	r2, [r3, #0]
 80194ae:	e046      	b.n	801953e <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80194b0:	f7ff ffb2 	bl	8019418 <tcp_get_next_optbyte>
 80194b4:	4603      	mov	r3, r0
 80194b6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80194b8:	7bfb      	ldrb	r3, [r7, #15]
 80194ba:	2b02      	cmp	r3, #2
 80194bc:	d006      	beq.n	80194cc <tcp_parseopt+0x48>
 80194be:	2b02      	cmp	r3, #2
 80194c0:	dc2a      	bgt.n	8019518 <tcp_parseopt+0x94>
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d042      	beq.n	801954c <tcp_parseopt+0xc8>
 80194c6:	2b01      	cmp	r3, #1
 80194c8:	d038      	beq.n	801953c <tcp_parseopt+0xb8>
 80194ca:	e025      	b.n	8019518 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80194cc:	f7ff ffa4 	bl	8019418 <tcp_get_next_optbyte>
 80194d0:	4603      	mov	r3, r0
 80194d2:	2b04      	cmp	r3, #4
 80194d4:	d13c      	bne.n	8019550 <tcp_parseopt+0xcc>
 80194d6:	4b25      	ldr	r3, [pc, #148]	@ (801956c <tcp_parseopt+0xe8>)
 80194d8:	881b      	ldrh	r3, [r3, #0]
 80194da:	3301      	adds	r3, #1
 80194dc:	4a22      	ldr	r2, [pc, #136]	@ (8019568 <tcp_parseopt+0xe4>)
 80194de:	8812      	ldrh	r2, [r2, #0]
 80194e0:	4293      	cmp	r3, r2
 80194e2:	da35      	bge.n	8019550 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80194e4:	f7ff ff98 	bl	8019418 <tcp_get_next_optbyte>
 80194e8:	4603      	mov	r3, r0
 80194ea:	021b      	lsls	r3, r3, #8
 80194ec:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80194ee:	f7ff ff93 	bl	8019418 <tcp_get_next_optbyte>
 80194f2:	4603      	mov	r3, r0
 80194f4:	461a      	mov	r2, r3
 80194f6:	89bb      	ldrh	r3, [r7, #12]
 80194f8:	4313      	orrs	r3, r2
 80194fa:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80194fc:	89bb      	ldrh	r3, [r7, #12]
 80194fe:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8019502:	d804      	bhi.n	801950e <tcp_parseopt+0x8a>
 8019504:	89bb      	ldrh	r3, [r7, #12]
 8019506:	2b00      	cmp	r3, #0
 8019508:	d001      	beq.n	801950e <tcp_parseopt+0x8a>
 801950a:	89ba      	ldrh	r2, [r7, #12]
 801950c:	e001      	b.n	8019512 <tcp_parseopt+0x8e>
 801950e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8019512:	687b      	ldr	r3, [r7, #4]
 8019514:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8019516:	e012      	b.n	801953e <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8019518:	f7ff ff7e 	bl	8019418 <tcp_get_next_optbyte>
 801951c:	4603      	mov	r3, r0
 801951e:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8019520:	7afb      	ldrb	r3, [r7, #11]
 8019522:	2b01      	cmp	r3, #1
 8019524:	d916      	bls.n	8019554 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8019526:	7afb      	ldrb	r3, [r7, #11]
 8019528:	b29a      	uxth	r2, r3
 801952a:	4b10      	ldr	r3, [pc, #64]	@ (801956c <tcp_parseopt+0xe8>)
 801952c:	881b      	ldrh	r3, [r3, #0]
 801952e:	4413      	add	r3, r2
 8019530:	b29b      	uxth	r3, r3
 8019532:	3b02      	subs	r3, #2
 8019534:	b29a      	uxth	r2, r3
 8019536:	4b0d      	ldr	r3, [pc, #52]	@ (801956c <tcp_parseopt+0xe8>)
 8019538:	801a      	strh	r2, [r3, #0]
 801953a:	e000      	b.n	801953e <tcp_parseopt+0xba>
          break;
 801953c:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801953e:	4b0b      	ldr	r3, [pc, #44]	@ (801956c <tcp_parseopt+0xe8>)
 8019540:	881a      	ldrh	r2, [r3, #0]
 8019542:	4b09      	ldr	r3, [pc, #36]	@ (8019568 <tcp_parseopt+0xe4>)
 8019544:	881b      	ldrh	r3, [r3, #0]
 8019546:	429a      	cmp	r2, r3
 8019548:	d3b2      	bcc.n	80194b0 <tcp_parseopt+0x2c>
 801954a:	e004      	b.n	8019556 <tcp_parseopt+0xd2>
          return;
 801954c:	bf00      	nop
 801954e:	e002      	b.n	8019556 <tcp_parseopt+0xd2>
            return;
 8019550:	bf00      	nop
 8019552:	e000      	b.n	8019556 <tcp_parseopt+0xd2>
            return;
 8019554:	bf00      	nop
      }
    }
  }
}
 8019556:	3710      	adds	r7, #16
 8019558:	46bd      	mov	sp, r7
 801955a:	bd80      	pop	{r7, pc}
 801955c:	08020b08 	.word	0x08020b08
 8019560:	08020f6c 	.word	0x08020f6c
 8019564:	08020b54 	.word	0x08020b54
 8019568:	20012b38 	.word	0x20012b38
 801956c:	20012b40 	.word	0x20012b40

08019570 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8019570:	b480      	push	{r7}
 8019572:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8019574:	4b05      	ldr	r3, [pc, #20]	@ (801958c <tcp_trigger_input_pcb_close+0x1c>)
 8019576:	781b      	ldrb	r3, [r3, #0]
 8019578:	f043 0310 	orr.w	r3, r3, #16
 801957c:	b2da      	uxtb	r2, r3
 801957e:	4b03      	ldr	r3, [pc, #12]	@ (801958c <tcp_trigger_input_pcb_close+0x1c>)
 8019580:	701a      	strb	r2, [r3, #0]
}
 8019582:	bf00      	nop
 8019584:	46bd      	mov	sp, r7
 8019586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801958a:	4770      	bx	lr
 801958c:	20012b51 	.word	0x20012b51

08019590 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8019590:	b580      	push	{r7, lr}
 8019592:	b084      	sub	sp, #16
 8019594:	af00      	add	r7, sp, #0
 8019596:	60f8      	str	r0, [r7, #12]
 8019598:	60b9      	str	r1, [r7, #8]
 801959a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801959c:	68fb      	ldr	r3, [r7, #12]
 801959e:	2b00      	cmp	r3, #0
 80195a0:	d00a      	beq.n	80195b8 <tcp_route+0x28>
 80195a2:	68fb      	ldr	r3, [r7, #12]
 80195a4:	7a1b      	ldrb	r3, [r3, #8]
 80195a6:	2b00      	cmp	r3, #0
 80195a8:	d006      	beq.n	80195b8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80195aa:	68fb      	ldr	r3, [r7, #12]
 80195ac:	7a1b      	ldrb	r3, [r3, #8]
 80195ae:	4618      	mov	r0, r3
 80195b0:	f7fb fa80 	bl	8014ab4 <netif_get_by_index>
 80195b4:	4603      	mov	r3, r0
 80195b6:	e003      	b.n	80195c0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80195b8:	6878      	ldr	r0, [r7, #4]
 80195ba:	f003 f9fb 	bl	801c9b4 <ip4_route>
 80195be:	4603      	mov	r3, r0
  }
}
 80195c0:	4618      	mov	r0, r3
 80195c2:	3710      	adds	r7, #16
 80195c4:	46bd      	mov	sp, r7
 80195c6:	bd80      	pop	{r7, pc}

080195c8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80195c8:	b590      	push	{r4, r7, lr}
 80195ca:	b087      	sub	sp, #28
 80195cc:	af00      	add	r7, sp, #0
 80195ce:	60f8      	str	r0, [r7, #12]
 80195d0:	60b9      	str	r1, [r7, #8]
 80195d2:	603b      	str	r3, [r7, #0]
 80195d4:	4613      	mov	r3, r2
 80195d6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80195d8:	68fb      	ldr	r3, [r7, #12]
 80195da:	2b00      	cmp	r3, #0
 80195dc:	d105      	bne.n	80195ea <tcp_create_segment+0x22>
 80195de:	4b43      	ldr	r3, [pc, #268]	@ (80196ec <tcp_create_segment+0x124>)
 80195e0:	22a3      	movs	r2, #163	@ 0xa3
 80195e2:	4943      	ldr	r1, [pc, #268]	@ (80196f0 <tcp_create_segment+0x128>)
 80195e4:	4843      	ldr	r0, [pc, #268]	@ (80196f4 <tcp_create_segment+0x12c>)
 80195e6:	f004 fdc3 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80195ea:	68bb      	ldr	r3, [r7, #8]
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d105      	bne.n	80195fc <tcp_create_segment+0x34>
 80195f0:	4b3e      	ldr	r3, [pc, #248]	@ (80196ec <tcp_create_segment+0x124>)
 80195f2:	22a4      	movs	r2, #164	@ 0xa4
 80195f4:	4940      	ldr	r1, [pc, #256]	@ (80196f8 <tcp_create_segment+0x130>)
 80195f6:	483f      	ldr	r0, [pc, #252]	@ (80196f4 <tcp_create_segment+0x12c>)
 80195f8:	f004 fdba 	bl	801e170 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80195fc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019600:	009b      	lsls	r3, r3, #2
 8019602:	b2db      	uxtb	r3, r3
 8019604:	f003 0304 	and.w	r3, r3, #4
 8019608:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801960a:	2003      	movs	r0, #3
 801960c:	f7fa fec6 	bl	801439c <memp_malloc>
 8019610:	6138      	str	r0, [r7, #16]
 8019612:	693b      	ldr	r3, [r7, #16]
 8019614:	2b00      	cmp	r3, #0
 8019616:	d104      	bne.n	8019622 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8019618:	68b8      	ldr	r0, [r7, #8]
 801961a:	f7fb fdd9 	bl	80151d0 <pbuf_free>
    return NULL;
 801961e:	2300      	movs	r3, #0
 8019620:	e060      	b.n	80196e4 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8019622:	693b      	ldr	r3, [r7, #16]
 8019624:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8019628:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801962a:	693b      	ldr	r3, [r7, #16]
 801962c:	2200      	movs	r2, #0
 801962e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8019630:	693b      	ldr	r3, [r7, #16]
 8019632:	68ba      	ldr	r2, [r7, #8]
 8019634:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019636:	68bb      	ldr	r3, [r7, #8]
 8019638:	891a      	ldrh	r2, [r3, #8]
 801963a:	7dfb      	ldrb	r3, [r7, #23]
 801963c:	b29b      	uxth	r3, r3
 801963e:	429a      	cmp	r2, r3
 8019640:	d205      	bcs.n	801964e <tcp_create_segment+0x86>
 8019642:	4b2a      	ldr	r3, [pc, #168]	@ (80196ec <tcp_create_segment+0x124>)
 8019644:	22b0      	movs	r2, #176	@ 0xb0
 8019646:	492d      	ldr	r1, [pc, #180]	@ (80196fc <tcp_create_segment+0x134>)
 8019648:	482a      	ldr	r0, [pc, #168]	@ (80196f4 <tcp_create_segment+0x12c>)
 801964a:	f004 fd91 	bl	801e170 <iprintf>
  seg->len = p->tot_len - optlen;
 801964e:	68bb      	ldr	r3, [r7, #8]
 8019650:	891a      	ldrh	r2, [r3, #8]
 8019652:	7dfb      	ldrb	r3, [r7, #23]
 8019654:	b29b      	uxth	r3, r3
 8019656:	1ad3      	subs	r3, r2, r3
 8019658:	b29a      	uxth	r2, r3
 801965a:	693b      	ldr	r3, [r7, #16]
 801965c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801965e:	2114      	movs	r1, #20
 8019660:	68b8      	ldr	r0, [r7, #8]
 8019662:	f7fb fd1f 	bl	80150a4 <pbuf_add_header>
 8019666:	4603      	mov	r3, r0
 8019668:	2b00      	cmp	r3, #0
 801966a:	d004      	beq.n	8019676 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801966c:	6938      	ldr	r0, [r7, #16]
 801966e:	f7fd f8d2 	bl	8016816 <tcp_seg_free>
    return NULL;
 8019672:	2300      	movs	r3, #0
 8019674:	e036      	b.n	80196e4 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019676:	693b      	ldr	r3, [r7, #16]
 8019678:	685b      	ldr	r3, [r3, #4]
 801967a:	685a      	ldr	r2, [r3, #4]
 801967c:	693b      	ldr	r3, [r7, #16]
 801967e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019680:	68fb      	ldr	r3, [r7, #12]
 8019682:	8ada      	ldrh	r2, [r3, #22]
 8019684:	693b      	ldr	r3, [r7, #16]
 8019686:	68dc      	ldr	r4, [r3, #12]
 8019688:	4610      	mov	r0, r2
 801968a:	f7fa f9af 	bl	80139ec <lwip_htons>
 801968e:	4603      	mov	r3, r0
 8019690:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019692:	68fb      	ldr	r3, [r7, #12]
 8019694:	8b1a      	ldrh	r2, [r3, #24]
 8019696:	693b      	ldr	r3, [r7, #16]
 8019698:	68dc      	ldr	r4, [r3, #12]
 801969a:	4610      	mov	r0, r2
 801969c:	f7fa f9a6 	bl	80139ec <lwip_htons>
 80196a0:	4603      	mov	r3, r0
 80196a2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80196a4:	693b      	ldr	r3, [r7, #16]
 80196a6:	68dc      	ldr	r4, [r3, #12]
 80196a8:	6838      	ldr	r0, [r7, #0]
 80196aa:	f7fa f9b5 	bl	8013a18 <lwip_htonl>
 80196ae:	4603      	mov	r3, r0
 80196b0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80196b2:	7dfb      	ldrb	r3, [r7, #23]
 80196b4:	089b      	lsrs	r3, r3, #2
 80196b6:	b2db      	uxtb	r3, r3
 80196b8:	3305      	adds	r3, #5
 80196ba:	b29b      	uxth	r3, r3
 80196bc:	031b      	lsls	r3, r3, #12
 80196be:	b29a      	uxth	r2, r3
 80196c0:	79fb      	ldrb	r3, [r7, #7]
 80196c2:	b29b      	uxth	r3, r3
 80196c4:	4313      	orrs	r3, r2
 80196c6:	b29a      	uxth	r2, r3
 80196c8:	693b      	ldr	r3, [r7, #16]
 80196ca:	68dc      	ldr	r4, [r3, #12]
 80196cc:	4610      	mov	r0, r2
 80196ce:	f7fa f98d 	bl	80139ec <lwip_htons>
 80196d2:	4603      	mov	r3, r0
 80196d4:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80196d6:	693b      	ldr	r3, [r7, #16]
 80196d8:	68db      	ldr	r3, [r3, #12]
 80196da:	2200      	movs	r2, #0
 80196dc:	749a      	strb	r2, [r3, #18]
 80196de:	2200      	movs	r2, #0
 80196e0:	74da      	strb	r2, [r3, #19]
  return seg;
 80196e2:	693b      	ldr	r3, [r7, #16]
}
 80196e4:	4618      	mov	r0, r3
 80196e6:	371c      	adds	r7, #28
 80196e8:	46bd      	mov	sp, r7
 80196ea:	bd90      	pop	{r4, r7, pc}
 80196ec:	08020f88 	.word	0x08020f88
 80196f0:	08020fbc 	.word	0x08020fbc
 80196f4:	08020fdc 	.word	0x08020fdc
 80196f8:	08021004 	.word	0x08021004
 80196fc:	08021028 	.word	0x08021028

08019700 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8019700:	b590      	push	{r4, r7, lr}
 8019702:	b08b      	sub	sp, #44	@ 0x2c
 8019704:	af02      	add	r7, sp, #8
 8019706:	6078      	str	r0, [r7, #4]
 8019708:	460b      	mov	r3, r1
 801970a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801970c:	2300      	movs	r3, #0
 801970e:	61fb      	str	r3, [r7, #28]
 8019710:	2300      	movs	r3, #0
 8019712:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8019714:	2300      	movs	r3, #0
 8019716:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8019718:	687b      	ldr	r3, [r7, #4]
 801971a:	2b00      	cmp	r3, #0
 801971c:	d106      	bne.n	801972c <tcp_split_unsent_seg+0x2c>
 801971e:	4b95      	ldr	r3, [pc, #596]	@ (8019974 <tcp_split_unsent_seg+0x274>)
 8019720:	f240 324b 	movw	r2, #843	@ 0x34b
 8019724:	4994      	ldr	r1, [pc, #592]	@ (8019978 <tcp_split_unsent_seg+0x278>)
 8019726:	4895      	ldr	r0, [pc, #596]	@ (801997c <tcp_split_unsent_seg+0x27c>)
 8019728:	f004 fd22 	bl	801e170 <iprintf>

  useg = pcb->unsent;
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019730:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8019732:	697b      	ldr	r3, [r7, #20]
 8019734:	2b00      	cmp	r3, #0
 8019736:	d102      	bne.n	801973e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8019738:	f04f 33ff 	mov.w	r3, #4294967295
 801973c:	e116      	b.n	801996c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801973e:	887b      	ldrh	r3, [r7, #2]
 8019740:	2b00      	cmp	r3, #0
 8019742:	d109      	bne.n	8019758 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8019744:	4b8b      	ldr	r3, [pc, #556]	@ (8019974 <tcp_split_unsent_seg+0x274>)
 8019746:	f240 3253 	movw	r2, #851	@ 0x353
 801974a:	498d      	ldr	r1, [pc, #564]	@ (8019980 <tcp_split_unsent_seg+0x280>)
 801974c:	488b      	ldr	r0, [pc, #556]	@ (801997c <tcp_split_unsent_seg+0x27c>)
 801974e:	f004 fd0f 	bl	801e170 <iprintf>
    return ERR_VAL;
 8019752:	f06f 0305 	mvn.w	r3, #5
 8019756:	e109      	b.n	801996c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8019758:	697b      	ldr	r3, [r7, #20]
 801975a:	891b      	ldrh	r3, [r3, #8]
 801975c:	887a      	ldrh	r2, [r7, #2]
 801975e:	429a      	cmp	r2, r3
 8019760:	d301      	bcc.n	8019766 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8019762:	2300      	movs	r3, #0
 8019764:	e102      	b.n	801996c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019766:	687b      	ldr	r3, [r7, #4]
 8019768:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801976a:	887a      	ldrh	r2, [r7, #2]
 801976c:	429a      	cmp	r2, r3
 801976e:	d906      	bls.n	801977e <tcp_split_unsent_seg+0x7e>
 8019770:	4b80      	ldr	r3, [pc, #512]	@ (8019974 <tcp_split_unsent_seg+0x274>)
 8019772:	f240 325b 	movw	r2, #859	@ 0x35b
 8019776:	4983      	ldr	r1, [pc, #524]	@ (8019984 <tcp_split_unsent_seg+0x284>)
 8019778:	4880      	ldr	r0, [pc, #512]	@ (801997c <tcp_split_unsent_seg+0x27c>)
 801977a:	f004 fcf9 	bl	801e170 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801977e:	697b      	ldr	r3, [r7, #20]
 8019780:	891b      	ldrh	r3, [r3, #8]
 8019782:	2b00      	cmp	r3, #0
 8019784:	d106      	bne.n	8019794 <tcp_split_unsent_seg+0x94>
 8019786:	4b7b      	ldr	r3, [pc, #492]	@ (8019974 <tcp_split_unsent_seg+0x274>)
 8019788:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801978c:	497e      	ldr	r1, [pc, #504]	@ (8019988 <tcp_split_unsent_seg+0x288>)
 801978e:	487b      	ldr	r0, [pc, #492]	@ (801997c <tcp_split_unsent_seg+0x27c>)
 8019790:	f004 fcee 	bl	801e170 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8019794:	697b      	ldr	r3, [r7, #20]
 8019796:	7a9b      	ldrb	r3, [r3, #10]
 8019798:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801979a:	7bfb      	ldrb	r3, [r7, #15]
 801979c:	009b      	lsls	r3, r3, #2
 801979e:	b2db      	uxtb	r3, r3
 80197a0:	f003 0304 	and.w	r3, r3, #4
 80197a4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80197a6:	697b      	ldr	r3, [r7, #20]
 80197a8:	891a      	ldrh	r2, [r3, #8]
 80197aa:	887b      	ldrh	r3, [r7, #2]
 80197ac:	1ad3      	subs	r3, r2, r3
 80197ae:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80197b0:	7bbb      	ldrb	r3, [r7, #14]
 80197b2:	b29a      	uxth	r2, r3
 80197b4:	89bb      	ldrh	r3, [r7, #12]
 80197b6:	4413      	add	r3, r2
 80197b8:	b29b      	uxth	r3, r3
 80197ba:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80197be:	4619      	mov	r1, r3
 80197c0:	2036      	movs	r0, #54	@ 0x36
 80197c2:	f7fb fa21 	bl	8014c08 <pbuf_alloc>
 80197c6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80197c8:	693b      	ldr	r3, [r7, #16]
 80197ca:	2b00      	cmp	r3, #0
 80197cc:	f000 80b7 	beq.w	801993e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80197d0:	697b      	ldr	r3, [r7, #20]
 80197d2:	685b      	ldr	r3, [r3, #4]
 80197d4:	891a      	ldrh	r2, [r3, #8]
 80197d6:	697b      	ldr	r3, [r7, #20]
 80197d8:	891b      	ldrh	r3, [r3, #8]
 80197da:	1ad3      	subs	r3, r2, r3
 80197dc:	b29a      	uxth	r2, r3
 80197de:	887b      	ldrh	r3, [r7, #2]
 80197e0:	4413      	add	r3, r2
 80197e2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80197e4:	697b      	ldr	r3, [r7, #20]
 80197e6:	6858      	ldr	r0, [r3, #4]
 80197e8:	693b      	ldr	r3, [r7, #16]
 80197ea:	685a      	ldr	r2, [r3, #4]
 80197ec:	7bbb      	ldrb	r3, [r7, #14]
 80197ee:	18d1      	adds	r1, r2, r3
 80197f0:	897b      	ldrh	r3, [r7, #10]
 80197f2:	89ba      	ldrh	r2, [r7, #12]
 80197f4:	f7fb fef2 	bl	80155dc <pbuf_copy_partial>
 80197f8:	4603      	mov	r3, r0
 80197fa:	461a      	mov	r2, r3
 80197fc:	89bb      	ldrh	r3, [r7, #12]
 80197fe:	4293      	cmp	r3, r2
 8019800:	f040 809f 	bne.w	8019942 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8019804:	697b      	ldr	r3, [r7, #20]
 8019806:	68db      	ldr	r3, [r3, #12]
 8019808:	899b      	ldrh	r3, [r3, #12]
 801980a:	b29b      	uxth	r3, r3
 801980c:	4618      	mov	r0, r3
 801980e:	f7fa f8ed 	bl	80139ec <lwip_htons>
 8019812:	4603      	mov	r3, r0
 8019814:	b2db      	uxtb	r3, r3
 8019816:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801981a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801981c:	2300      	movs	r3, #0
 801981e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8019820:	7efb      	ldrb	r3, [r7, #27]
 8019822:	f003 0308 	and.w	r3, r3, #8
 8019826:	2b00      	cmp	r3, #0
 8019828:	d007      	beq.n	801983a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801982a:	7efb      	ldrb	r3, [r7, #27]
 801982c:	f023 0308 	bic.w	r3, r3, #8
 8019830:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8019832:	7ebb      	ldrb	r3, [r7, #26]
 8019834:	f043 0308 	orr.w	r3, r3, #8
 8019838:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801983a:	7efb      	ldrb	r3, [r7, #27]
 801983c:	f003 0301 	and.w	r3, r3, #1
 8019840:	2b00      	cmp	r3, #0
 8019842:	d007      	beq.n	8019854 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8019844:	7efb      	ldrb	r3, [r7, #27]
 8019846:	f023 0301 	bic.w	r3, r3, #1
 801984a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801984c:	7ebb      	ldrb	r3, [r7, #26]
 801984e:	f043 0301 	orr.w	r3, r3, #1
 8019852:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8019854:	697b      	ldr	r3, [r7, #20]
 8019856:	68db      	ldr	r3, [r3, #12]
 8019858:	685b      	ldr	r3, [r3, #4]
 801985a:	4618      	mov	r0, r3
 801985c:	f7fa f8dc 	bl	8013a18 <lwip_htonl>
 8019860:	4602      	mov	r2, r0
 8019862:	887b      	ldrh	r3, [r7, #2]
 8019864:	18d1      	adds	r1, r2, r3
 8019866:	7eba      	ldrb	r2, [r7, #26]
 8019868:	7bfb      	ldrb	r3, [r7, #15]
 801986a:	9300      	str	r3, [sp, #0]
 801986c:	460b      	mov	r3, r1
 801986e:	6939      	ldr	r1, [r7, #16]
 8019870:	6878      	ldr	r0, [r7, #4]
 8019872:	f7ff fea9 	bl	80195c8 <tcp_create_segment>
 8019876:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8019878:	69fb      	ldr	r3, [r7, #28]
 801987a:	2b00      	cmp	r3, #0
 801987c:	d063      	beq.n	8019946 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801987e:	697b      	ldr	r3, [r7, #20]
 8019880:	685b      	ldr	r3, [r3, #4]
 8019882:	4618      	mov	r0, r3
 8019884:	f7fb fd32 	bl	80152ec <pbuf_clen>
 8019888:	4603      	mov	r3, r0
 801988a:	461a      	mov	r2, r3
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019892:	1a9b      	subs	r3, r3, r2
 8019894:	b29a      	uxth	r2, r3
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801989c:	697b      	ldr	r3, [r7, #20]
 801989e:	6858      	ldr	r0, [r3, #4]
 80198a0:	697b      	ldr	r3, [r7, #20]
 80198a2:	685b      	ldr	r3, [r3, #4]
 80198a4:	891a      	ldrh	r2, [r3, #8]
 80198a6:	89bb      	ldrh	r3, [r7, #12]
 80198a8:	1ad3      	subs	r3, r2, r3
 80198aa:	b29b      	uxth	r3, r3
 80198ac:	4619      	mov	r1, r3
 80198ae:	f7fb fb09 	bl	8014ec4 <pbuf_realloc>
  useg->len -= remainder;
 80198b2:	697b      	ldr	r3, [r7, #20]
 80198b4:	891a      	ldrh	r2, [r3, #8]
 80198b6:	89bb      	ldrh	r3, [r7, #12]
 80198b8:	1ad3      	subs	r3, r2, r3
 80198ba:	b29a      	uxth	r2, r3
 80198bc:	697b      	ldr	r3, [r7, #20]
 80198be:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80198c0:	697b      	ldr	r3, [r7, #20]
 80198c2:	68db      	ldr	r3, [r3, #12]
 80198c4:	899b      	ldrh	r3, [r3, #12]
 80198c6:	b29c      	uxth	r4, r3
 80198c8:	7efb      	ldrb	r3, [r7, #27]
 80198ca:	b29b      	uxth	r3, r3
 80198cc:	4618      	mov	r0, r3
 80198ce:	f7fa f88d 	bl	80139ec <lwip_htons>
 80198d2:	4603      	mov	r3, r0
 80198d4:	461a      	mov	r2, r3
 80198d6:	697b      	ldr	r3, [r7, #20]
 80198d8:	68db      	ldr	r3, [r3, #12]
 80198da:	4322      	orrs	r2, r4
 80198dc:	b292      	uxth	r2, r2
 80198de:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80198e0:	697b      	ldr	r3, [r7, #20]
 80198e2:	685b      	ldr	r3, [r3, #4]
 80198e4:	4618      	mov	r0, r3
 80198e6:	f7fb fd01 	bl	80152ec <pbuf_clen>
 80198ea:	4603      	mov	r3, r0
 80198ec:	461a      	mov	r2, r3
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80198f4:	4413      	add	r3, r2
 80198f6:	b29a      	uxth	r2, r3
 80198f8:	687b      	ldr	r3, [r7, #4]
 80198fa:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80198fe:	69fb      	ldr	r3, [r7, #28]
 8019900:	685b      	ldr	r3, [r3, #4]
 8019902:	4618      	mov	r0, r3
 8019904:	f7fb fcf2 	bl	80152ec <pbuf_clen>
 8019908:	4603      	mov	r3, r0
 801990a:	461a      	mov	r2, r3
 801990c:	687b      	ldr	r3, [r7, #4]
 801990e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019912:	4413      	add	r3, r2
 8019914:	b29a      	uxth	r2, r3
 8019916:	687b      	ldr	r3, [r7, #4]
 8019918:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801991c:	697b      	ldr	r3, [r7, #20]
 801991e:	681a      	ldr	r2, [r3, #0]
 8019920:	69fb      	ldr	r3, [r7, #28]
 8019922:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8019924:	697b      	ldr	r3, [r7, #20]
 8019926:	69fa      	ldr	r2, [r7, #28]
 8019928:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801992a:	69fb      	ldr	r3, [r7, #28]
 801992c:	681b      	ldr	r3, [r3, #0]
 801992e:	2b00      	cmp	r3, #0
 8019930:	d103      	bne.n	801993a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	2200      	movs	r2, #0
 8019936:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801993a:	2300      	movs	r3, #0
 801993c:	e016      	b.n	801996c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801993e:	bf00      	nop
 8019940:	e002      	b.n	8019948 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8019942:	bf00      	nop
 8019944:	e000      	b.n	8019948 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8019946:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8019948:	69fb      	ldr	r3, [r7, #28]
 801994a:	2b00      	cmp	r3, #0
 801994c:	d006      	beq.n	801995c <tcp_split_unsent_seg+0x25c>
 801994e:	4b09      	ldr	r3, [pc, #36]	@ (8019974 <tcp_split_unsent_seg+0x274>)
 8019950:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8019954:	490d      	ldr	r1, [pc, #52]	@ (801998c <tcp_split_unsent_seg+0x28c>)
 8019956:	4809      	ldr	r0, [pc, #36]	@ (801997c <tcp_split_unsent_seg+0x27c>)
 8019958:	f004 fc0a 	bl	801e170 <iprintf>
  if (p != NULL) {
 801995c:	693b      	ldr	r3, [r7, #16]
 801995e:	2b00      	cmp	r3, #0
 8019960:	d002      	beq.n	8019968 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8019962:	6938      	ldr	r0, [r7, #16]
 8019964:	f7fb fc34 	bl	80151d0 <pbuf_free>
  }

  return ERR_MEM;
 8019968:	f04f 33ff 	mov.w	r3, #4294967295
}
 801996c:	4618      	mov	r0, r3
 801996e:	3724      	adds	r7, #36	@ 0x24
 8019970:	46bd      	mov	sp, r7
 8019972:	bd90      	pop	{r4, r7, pc}
 8019974:	08020f88 	.word	0x08020f88
 8019978:	0802131c 	.word	0x0802131c
 801997c:	08020fdc 	.word	0x08020fdc
 8019980:	08021340 	.word	0x08021340
 8019984:	08021364 	.word	0x08021364
 8019988:	08021374 	.word	0x08021374
 801998c:	08021384 	.word	0x08021384

08019990 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8019990:	b590      	push	{r4, r7, lr}
 8019992:	b085      	sub	sp, #20
 8019994:	af00      	add	r7, sp, #0
 8019996:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019998:	687b      	ldr	r3, [r7, #4]
 801999a:	2b00      	cmp	r3, #0
 801999c:	d106      	bne.n	80199ac <tcp_send_fin+0x1c>
 801999e:	4b21      	ldr	r3, [pc, #132]	@ (8019a24 <tcp_send_fin+0x94>)
 80199a0:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 80199a4:	4920      	ldr	r1, [pc, #128]	@ (8019a28 <tcp_send_fin+0x98>)
 80199a6:	4821      	ldr	r0, [pc, #132]	@ (8019a2c <tcp_send_fin+0x9c>)
 80199a8:	f004 fbe2 	bl	801e170 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80199ac:	687b      	ldr	r3, [r7, #4]
 80199ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80199b0:	2b00      	cmp	r3, #0
 80199b2:	d02e      	beq.n	8019a12 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80199b8:	60fb      	str	r3, [r7, #12]
 80199ba:	e002      	b.n	80199c2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80199bc:	68fb      	ldr	r3, [r7, #12]
 80199be:	681b      	ldr	r3, [r3, #0]
 80199c0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80199c2:	68fb      	ldr	r3, [r7, #12]
 80199c4:	681b      	ldr	r3, [r3, #0]
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d1f8      	bne.n	80199bc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80199ca:	68fb      	ldr	r3, [r7, #12]
 80199cc:	68db      	ldr	r3, [r3, #12]
 80199ce:	899b      	ldrh	r3, [r3, #12]
 80199d0:	b29b      	uxth	r3, r3
 80199d2:	4618      	mov	r0, r3
 80199d4:	f7fa f80a 	bl	80139ec <lwip_htons>
 80199d8:	4603      	mov	r3, r0
 80199da:	b2db      	uxtb	r3, r3
 80199dc:	f003 0307 	and.w	r3, r3, #7
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	d116      	bne.n	8019a12 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80199e4:	68fb      	ldr	r3, [r7, #12]
 80199e6:	68db      	ldr	r3, [r3, #12]
 80199e8:	899b      	ldrh	r3, [r3, #12]
 80199ea:	b29c      	uxth	r4, r3
 80199ec:	2001      	movs	r0, #1
 80199ee:	f7f9 fffd 	bl	80139ec <lwip_htons>
 80199f2:	4603      	mov	r3, r0
 80199f4:	461a      	mov	r2, r3
 80199f6:	68fb      	ldr	r3, [r7, #12]
 80199f8:	68db      	ldr	r3, [r3, #12]
 80199fa:	4322      	orrs	r2, r4
 80199fc:	b292      	uxth	r2, r2
 80199fe:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8019a00:	687b      	ldr	r3, [r7, #4]
 8019a02:	8b5b      	ldrh	r3, [r3, #26]
 8019a04:	f043 0320 	orr.w	r3, r3, #32
 8019a08:	b29a      	uxth	r2, r3
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8019a0e:	2300      	movs	r3, #0
 8019a10:	e004      	b.n	8019a1c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8019a12:	2101      	movs	r1, #1
 8019a14:	6878      	ldr	r0, [r7, #4]
 8019a16:	f000 f80b 	bl	8019a30 <tcp_enqueue_flags>
 8019a1a:	4603      	mov	r3, r0
}
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	3714      	adds	r7, #20
 8019a20:	46bd      	mov	sp, r7
 8019a22:	bd90      	pop	{r4, r7, pc}
 8019a24:	08020f88 	.word	0x08020f88
 8019a28:	08021390 	.word	0x08021390
 8019a2c:	08020fdc 	.word	0x08020fdc

08019a30 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8019a30:	b580      	push	{r7, lr}
 8019a32:	b08a      	sub	sp, #40	@ 0x28
 8019a34:	af02      	add	r7, sp, #8
 8019a36:	6078      	str	r0, [r7, #4]
 8019a38:	460b      	mov	r3, r1
 8019a3a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8019a3c:	2300      	movs	r3, #0
 8019a3e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8019a40:	2300      	movs	r3, #0
 8019a42:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8019a44:	78fb      	ldrb	r3, [r7, #3]
 8019a46:	f003 0303 	and.w	r3, r3, #3
 8019a4a:	2b00      	cmp	r3, #0
 8019a4c:	d106      	bne.n	8019a5c <tcp_enqueue_flags+0x2c>
 8019a4e:	4b67      	ldr	r3, [pc, #412]	@ (8019bec <tcp_enqueue_flags+0x1bc>)
 8019a50:	f240 4211 	movw	r2, #1041	@ 0x411
 8019a54:	4966      	ldr	r1, [pc, #408]	@ (8019bf0 <tcp_enqueue_flags+0x1c0>)
 8019a56:	4867      	ldr	r0, [pc, #412]	@ (8019bf4 <tcp_enqueue_flags+0x1c4>)
 8019a58:	f004 fb8a 	bl	801e170 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019a5c:	687b      	ldr	r3, [r7, #4]
 8019a5e:	2b00      	cmp	r3, #0
 8019a60:	d106      	bne.n	8019a70 <tcp_enqueue_flags+0x40>
 8019a62:	4b62      	ldr	r3, [pc, #392]	@ (8019bec <tcp_enqueue_flags+0x1bc>)
 8019a64:	f240 4213 	movw	r2, #1043	@ 0x413
 8019a68:	4963      	ldr	r1, [pc, #396]	@ (8019bf8 <tcp_enqueue_flags+0x1c8>)
 8019a6a:	4862      	ldr	r0, [pc, #392]	@ (8019bf4 <tcp_enqueue_flags+0x1c4>)
 8019a6c:	f004 fb80 	bl	801e170 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8019a70:	78fb      	ldrb	r3, [r7, #3]
 8019a72:	f003 0302 	and.w	r3, r3, #2
 8019a76:	2b00      	cmp	r3, #0
 8019a78:	d001      	beq.n	8019a7e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8019a7a:	2301      	movs	r3, #1
 8019a7c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019a7e:	7ffb      	ldrb	r3, [r7, #31]
 8019a80:	009b      	lsls	r3, r3, #2
 8019a82:	b2db      	uxtb	r3, r3
 8019a84:	f003 0304 	and.w	r3, r3, #4
 8019a88:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019a8a:	7dfb      	ldrb	r3, [r7, #23]
 8019a8c:	b29b      	uxth	r3, r3
 8019a8e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019a92:	4619      	mov	r1, r3
 8019a94:	2036      	movs	r0, #54	@ 0x36
 8019a96:	f7fb f8b7 	bl	8014c08 <pbuf_alloc>
 8019a9a:	6138      	str	r0, [r7, #16]
 8019a9c:	693b      	ldr	r3, [r7, #16]
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d109      	bne.n	8019ab6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	8b5b      	ldrh	r3, [r3, #26]
 8019aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019aaa:	b29a      	uxth	r2, r3
 8019aac:	687b      	ldr	r3, [r7, #4]
 8019aae:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8019ab4:	e095      	b.n	8019be2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8019ab6:	693b      	ldr	r3, [r7, #16]
 8019ab8:	895a      	ldrh	r2, [r3, #10]
 8019aba:	7dfb      	ldrb	r3, [r7, #23]
 8019abc:	b29b      	uxth	r3, r3
 8019abe:	429a      	cmp	r2, r3
 8019ac0:	d206      	bcs.n	8019ad0 <tcp_enqueue_flags+0xa0>
 8019ac2:	4b4a      	ldr	r3, [pc, #296]	@ (8019bec <tcp_enqueue_flags+0x1bc>)
 8019ac4:	f240 4239 	movw	r2, #1081	@ 0x439
 8019ac8:	494c      	ldr	r1, [pc, #304]	@ (8019bfc <tcp_enqueue_flags+0x1cc>)
 8019aca:	484a      	ldr	r0, [pc, #296]	@ (8019bf4 <tcp_enqueue_flags+0x1c4>)
 8019acc:	f004 fb50 	bl	801e170 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8019ad4:	78fa      	ldrb	r2, [r7, #3]
 8019ad6:	7ffb      	ldrb	r3, [r7, #31]
 8019ad8:	9300      	str	r3, [sp, #0]
 8019ada:	460b      	mov	r3, r1
 8019adc:	6939      	ldr	r1, [r7, #16]
 8019ade:	6878      	ldr	r0, [r7, #4]
 8019ae0:	f7ff fd72 	bl	80195c8 <tcp_create_segment>
 8019ae4:	60f8      	str	r0, [r7, #12]
 8019ae6:	68fb      	ldr	r3, [r7, #12]
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	d109      	bne.n	8019b00 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	8b5b      	ldrh	r3, [r3, #26]
 8019af0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019af4:	b29a      	uxth	r2, r3
 8019af6:	687b      	ldr	r3, [r7, #4]
 8019af8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019afa:	f04f 33ff 	mov.w	r3, #4294967295
 8019afe:	e070      	b.n	8019be2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019b00:	68fb      	ldr	r3, [r7, #12]
 8019b02:	68db      	ldr	r3, [r3, #12]
 8019b04:	f003 0303 	and.w	r3, r3, #3
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	d006      	beq.n	8019b1a <tcp_enqueue_flags+0xea>
 8019b0c:	4b37      	ldr	r3, [pc, #220]	@ (8019bec <tcp_enqueue_flags+0x1bc>)
 8019b0e:	f240 4242 	movw	r2, #1090	@ 0x442
 8019b12:	493b      	ldr	r1, [pc, #236]	@ (8019c00 <tcp_enqueue_flags+0x1d0>)
 8019b14:	4837      	ldr	r0, [pc, #220]	@ (8019bf4 <tcp_enqueue_flags+0x1c4>)
 8019b16:	f004 fb2b 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019b1a:	68fb      	ldr	r3, [r7, #12]
 8019b1c:	891b      	ldrh	r3, [r3, #8]
 8019b1e:	2b00      	cmp	r3, #0
 8019b20:	d006      	beq.n	8019b30 <tcp_enqueue_flags+0x100>
 8019b22:	4b32      	ldr	r3, [pc, #200]	@ (8019bec <tcp_enqueue_flags+0x1bc>)
 8019b24:	f240 4243 	movw	r2, #1091	@ 0x443
 8019b28:	4936      	ldr	r1, [pc, #216]	@ (8019c04 <tcp_enqueue_flags+0x1d4>)
 8019b2a:	4832      	ldr	r0, [pc, #200]	@ (8019bf4 <tcp_enqueue_flags+0x1c4>)
 8019b2c:	f004 fb20 	bl	801e170 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019b30:	687b      	ldr	r3, [r7, #4]
 8019b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019b34:	2b00      	cmp	r3, #0
 8019b36:	d103      	bne.n	8019b40 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8019b38:	687b      	ldr	r3, [r7, #4]
 8019b3a:	68fa      	ldr	r2, [r7, #12]
 8019b3c:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019b3e:	e00d      	b.n	8019b5c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019b40:	687b      	ldr	r3, [r7, #4]
 8019b42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019b44:	61bb      	str	r3, [r7, #24]
 8019b46:	e002      	b.n	8019b4e <tcp_enqueue_flags+0x11e>
 8019b48:	69bb      	ldr	r3, [r7, #24]
 8019b4a:	681b      	ldr	r3, [r3, #0]
 8019b4c:	61bb      	str	r3, [r7, #24]
 8019b4e:	69bb      	ldr	r3, [r7, #24]
 8019b50:	681b      	ldr	r3, [r3, #0]
 8019b52:	2b00      	cmp	r3, #0
 8019b54:	d1f8      	bne.n	8019b48 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8019b56:	69bb      	ldr	r3, [r7, #24]
 8019b58:	68fa      	ldr	r2, [r7, #12]
 8019b5a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019b5c:	687b      	ldr	r3, [r7, #4]
 8019b5e:	2200      	movs	r2, #0
 8019b60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8019b64:	78fb      	ldrb	r3, [r7, #3]
 8019b66:	f003 0302 	and.w	r3, r3, #2
 8019b6a:	2b00      	cmp	r3, #0
 8019b6c:	d104      	bne.n	8019b78 <tcp_enqueue_flags+0x148>
 8019b6e:	78fb      	ldrb	r3, [r7, #3]
 8019b70:	f003 0301 	and.w	r3, r3, #1
 8019b74:	2b00      	cmp	r3, #0
 8019b76:	d004      	beq.n	8019b82 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8019b78:	687b      	ldr	r3, [r7, #4]
 8019b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019b7c:	1c5a      	adds	r2, r3, #1
 8019b7e:	687b      	ldr	r3, [r7, #4]
 8019b80:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8019b82:	78fb      	ldrb	r3, [r7, #3]
 8019b84:	f003 0301 	and.w	r3, r3, #1
 8019b88:	2b00      	cmp	r3, #0
 8019b8a:	d006      	beq.n	8019b9a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	8b5b      	ldrh	r3, [r3, #26]
 8019b90:	f043 0320 	orr.w	r3, r3, #32
 8019b94:	b29a      	uxth	r2, r3
 8019b96:	687b      	ldr	r3, [r7, #4]
 8019b98:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019b9a:	68fb      	ldr	r3, [r7, #12]
 8019b9c:	685b      	ldr	r3, [r3, #4]
 8019b9e:	4618      	mov	r0, r3
 8019ba0:	f7fb fba4 	bl	80152ec <pbuf_clen>
 8019ba4:	4603      	mov	r3, r0
 8019ba6:	461a      	mov	r2, r3
 8019ba8:	687b      	ldr	r3, [r7, #4]
 8019baa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019bae:	4413      	add	r3, r2
 8019bb0:	b29a      	uxth	r2, r3
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019bbe:	2b00      	cmp	r3, #0
 8019bc0:	d00e      	beq.n	8019be0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8019bc2:	687b      	ldr	r3, [r7, #4]
 8019bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d10a      	bne.n	8019be0 <tcp_enqueue_flags+0x1b0>
 8019bca:	687b      	ldr	r3, [r7, #4]
 8019bcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019bce:	2b00      	cmp	r3, #0
 8019bd0:	d106      	bne.n	8019be0 <tcp_enqueue_flags+0x1b0>
 8019bd2:	4b06      	ldr	r3, [pc, #24]	@ (8019bec <tcp_enqueue_flags+0x1bc>)
 8019bd4:	f240 4265 	movw	r2, #1125	@ 0x465
 8019bd8:	490b      	ldr	r1, [pc, #44]	@ (8019c08 <tcp_enqueue_flags+0x1d8>)
 8019bda:	4806      	ldr	r0, [pc, #24]	@ (8019bf4 <tcp_enqueue_flags+0x1c4>)
 8019bdc:	f004 fac8 	bl	801e170 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8019be0:	2300      	movs	r3, #0
}
 8019be2:	4618      	mov	r0, r3
 8019be4:	3720      	adds	r7, #32
 8019be6:	46bd      	mov	sp, r7
 8019be8:	bd80      	pop	{r7, pc}
 8019bea:	bf00      	nop
 8019bec:	08020f88 	.word	0x08020f88
 8019bf0:	080213ac 	.word	0x080213ac
 8019bf4:	08020fdc 	.word	0x08020fdc
 8019bf8:	08021404 	.word	0x08021404
 8019bfc:	08021424 	.word	0x08021424
 8019c00:	08021460 	.word	0x08021460
 8019c04:	08021478 	.word	0x08021478
 8019c08:	080214a4 	.word	0x080214a4

08019c0c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019c0c:	b5b0      	push	{r4, r5, r7, lr}
 8019c0e:	b08a      	sub	sp, #40	@ 0x28
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	2b00      	cmp	r3, #0
 8019c18:	d106      	bne.n	8019c28 <tcp_output+0x1c>
 8019c1a:	4b8a      	ldr	r3, [pc, #552]	@ (8019e44 <tcp_output+0x238>)
 8019c1c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8019c20:	4989      	ldr	r1, [pc, #548]	@ (8019e48 <tcp_output+0x23c>)
 8019c22:	488a      	ldr	r0, [pc, #552]	@ (8019e4c <tcp_output+0x240>)
 8019c24:	f004 faa4 	bl	801e170 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8019c28:	687b      	ldr	r3, [r7, #4]
 8019c2a:	7d1b      	ldrb	r3, [r3, #20]
 8019c2c:	2b01      	cmp	r3, #1
 8019c2e:	d106      	bne.n	8019c3e <tcp_output+0x32>
 8019c30:	4b84      	ldr	r3, [pc, #528]	@ (8019e44 <tcp_output+0x238>)
 8019c32:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8019c36:	4986      	ldr	r1, [pc, #536]	@ (8019e50 <tcp_output+0x244>)
 8019c38:	4884      	ldr	r0, [pc, #528]	@ (8019e4c <tcp_output+0x240>)
 8019c3a:	f004 fa99 	bl	801e170 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8019c3e:	4b85      	ldr	r3, [pc, #532]	@ (8019e54 <tcp_output+0x248>)
 8019c40:	681b      	ldr	r3, [r3, #0]
 8019c42:	687a      	ldr	r2, [r7, #4]
 8019c44:	429a      	cmp	r2, r3
 8019c46:	d101      	bne.n	8019c4c <tcp_output+0x40>
    return ERR_OK;
 8019c48:	2300      	movs	r3, #0
 8019c4a:	e1ce      	b.n	8019fea <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019c4c:	687b      	ldr	r3, [r7, #4]
 8019c4e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019c52:	687b      	ldr	r3, [r7, #4]
 8019c54:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019c58:	4293      	cmp	r3, r2
 8019c5a:	bf28      	it	cs
 8019c5c:	4613      	movcs	r3, r2
 8019c5e:	b29b      	uxth	r3, r3
 8019c60:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8019c62:	687b      	ldr	r3, [r7, #4]
 8019c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019c66:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8019c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c6a:	2b00      	cmp	r3, #0
 8019c6c:	d10b      	bne.n	8019c86 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	8b5b      	ldrh	r3, [r3, #26]
 8019c72:	f003 0302 	and.w	r3, r3, #2
 8019c76:	2b00      	cmp	r3, #0
 8019c78:	f000 81aa 	beq.w	8019fd0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8019c7c:	6878      	ldr	r0, [r7, #4]
 8019c7e:	f000 fdcb 	bl	801a818 <tcp_send_empty_ack>
 8019c82:	4603      	mov	r3, r0
 8019c84:	e1b1      	b.n	8019fea <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8019c86:	6879      	ldr	r1, [r7, #4]
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	3304      	adds	r3, #4
 8019c8c:	461a      	mov	r2, r3
 8019c8e:	6878      	ldr	r0, [r7, #4]
 8019c90:	f7ff fc7e 	bl	8019590 <tcp_route>
 8019c94:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8019c96:	697b      	ldr	r3, [r7, #20]
 8019c98:	2b00      	cmp	r3, #0
 8019c9a:	d102      	bne.n	8019ca2 <tcp_output+0x96>
    return ERR_RTE;
 8019c9c:	f06f 0303 	mvn.w	r3, #3
 8019ca0:	e1a3      	b.n	8019fea <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	2b00      	cmp	r3, #0
 8019ca6:	d003      	beq.n	8019cb0 <tcp_output+0xa4>
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	681b      	ldr	r3, [r3, #0]
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d111      	bne.n	8019cd4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8019cb0:	697b      	ldr	r3, [r7, #20]
 8019cb2:	2b00      	cmp	r3, #0
 8019cb4:	d002      	beq.n	8019cbc <tcp_output+0xb0>
 8019cb6:	697b      	ldr	r3, [r7, #20]
 8019cb8:	3304      	adds	r3, #4
 8019cba:	e000      	b.n	8019cbe <tcp_output+0xb2>
 8019cbc:	2300      	movs	r3, #0
 8019cbe:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8019cc0:	693b      	ldr	r3, [r7, #16]
 8019cc2:	2b00      	cmp	r3, #0
 8019cc4:	d102      	bne.n	8019ccc <tcp_output+0xc0>
      return ERR_RTE;
 8019cc6:	f06f 0303 	mvn.w	r3, #3
 8019cca:	e18e      	b.n	8019fea <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8019ccc:	693b      	ldr	r3, [r7, #16]
 8019cce:	681a      	ldr	r2, [r3, #0]
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8019cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019cd6:	68db      	ldr	r3, [r3, #12]
 8019cd8:	685b      	ldr	r3, [r3, #4]
 8019cda:	4618      	mov	r0, r3
 8019cdc:	f7f9 fe9c 	bl	8013a18 <lwip_htonl>
 8019ce0:	4602      	mov	r2, r0
 8019ce2:	687b      	ldr	r3, [r7, #4]
 8019ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019ce6:	1ad3      	subs	r3, r2, r3
 8019ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019cea:	8912      	ldrh	r2, [r2, #8]
 8019cec:	4413      	add	r3, r2
 8019cee:	69ba      	ldr	r2, [r7, #24]
 8019cf0:	429a      	cmp	r2, r3
 8019cf2:	d227      	bcs.n	8019d44 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8019cf4:	687b      	ldr	r3, [r7, #4]
 8019cf6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019cfa:	461a      	mov	r2, r3
 8019cfc:	69bb      	ldr	r3, [r7, #24]
 8019cfe:	4293      	cmp	r3, r2
 8019d00:	d114      	bne.n	8019d2c <tcp_output+0x120>
 8019d02:	687b      	ldr	r3, [r7, #4]
 8019d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019d06:	2b00      	cmp	r3, #0
 8019d08:	d110      	bne.n	8019d2c <tcp_output+0x120>
 8019d0a:	687b      	ldr	r3, [r7, #4]
 8019d0c:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	d10b      	bne.n	8019d2c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8019d14:	687b      	ldr	r3, [r7, #4]
 8019d16:	2200      	movs	r2, #0
 8019d18:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	2201      	movs	r2, #1
 8019d20:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	2200      	movs	r2, #0
 8019d28:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019d2c:	687b      	ldr	r3, [r7, #4]
 8019d2e:	8b5b      	ldrh	r3, [r3, #26]
 8019d30:	f003 0302 	and.w	r3, r3, #2
 8019d34:	2b00      	cmp	r3, #0
 8019d36:	f000 814d 	beq.w	8019fd4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8019d3a:	6878      	ldr	r0, [r7, #4]
 8019d3c:	f000 fd6c 	bl	801a818 <tcp_send_empty_ack>
 8019d40:	4603      	mov	r3, r0
 8019d42:	e152      	b.n	8019fea <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	2200      	movs	r2, #0
 8019d48:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019d50:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8019d52:	6a3b      	ldr	r3, [r7, #32]
 8019d54:	2b00      	cmp	r3, #0
 8019d56:	f000 811c 	beq.w	8019f92 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019d5a:	e002      	b.n	8019d62 <tcp_output+0x156>
 8019d5c:	6a3b      	ldr	r3, [r7, #32]
 8019d5e:	681b      	ldr	r3, [r3, #0]
 8019d60:	623b      	str	r3, [r7, #32]
 8019d62:	6a3b      	ldr	r3, [r7, #32]
 8019d64:	681b      	ldr	r3, [r3, #0]
 8019d66:	2b00      	cmp	r3, #0
 8019d68:	d1f8      	bne.n	8019d5c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019d6a:	e112      	b.n	8019f92 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d6e:	68db      	ldr	r3, [r3, #12]
 8019d70:	899b      	ldrh	r3, [r3, #12]
 8019d72:	b29b      	uxth	r3, r3
 8019d74:	4618      	mov	r0, r3
 8019d76:	f7f9 fe39 	bl	80139ec <lwip_htons>
 8019d7a:	4603      	mov	r3, r0
 8019d7c:	b2db      	uxtb	r3, r3
 8019d7e:	f003 0304 	and.w	r3, r3, #4
 8019d82:	2b00      	cmp	r3, #0
 8019d84:	d006      	beq.n	8019d94 <tcp_output+0x188>
 8019d86:	4b2f      	ldr	r3, [pc, #188]	@ (8019e44 <tcp_output+0x238>)
 8019d88:	f240 5236 	movw	r2, #1334	@ 0x536
 8019d8c:	4932      	ldr	r1, [pc, #200]	@ (8019e58 <tcp_output+0x24c>)
 8019d8e:	482f      	ldr	r0, [pc, #188]	@ (8019e4c <tcp_output+0x240>)
 8019d90:	f004 f9ee 	bl	801e170 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019d98:	2b00      	cmp	r3, #0
 8019d9a:	d01f      	beq.n	8019ddc <tcp_output+0x1d0>
 8019d9c:	687b      	ldr	r3, [r7, #4]
 8019d9e:	8b5b      	ldrh	r3, [r3, #26]
 8019da0:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8019da4:	2b00      	cmp	r3, #0
 8019da6:	d119      	bne.n	8019ddc <tcp_output+0x1d0>
 8019da8:	687b      	ldr	r3, [r7, #4]
 8019daa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019dac:	2b00      	cmp	r3, #0
 8019dae:	d00b      	beq.n	8019dc8 <tcp_output+0x1bc>
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019db4:	681b      	ldr	r3, [r3, #0]
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	d110      	bne.n	8019ddc <tcp_output+0x1d0>
 8019dba:	687b      	ldr	r3, [r7, #4]
 8019dbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019dbe:	891a      	ldrh	r2, [r3, #8]
 8019dc0:	687b      	ldr	r3, [r7, #4]
 8019dc2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019dc4:	429a      	cmp	r2, r3
 8019dc6:	d209      	bcs.n	8019ddc <tcp_output+0x1d0>
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	d004      	beq.n	8019ddc <tcp_output+0x1d0>
 8019dd2:	687b      	ldr	r3, [r7, #4]
 8019dd4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019dd8:	2b08      	cmp	r3, #8
 8019dda:	d901      	bls.n	8019de0 <tcp_output+0x1d4>
 8019ddc:	2301      	movs	r3, #1
 8019dde:	e000      	b.n	8019de2 <tcp_output+0x1d6>
 8019de0:	2300      	movs	r3, #0
 8019de2:	2b00      	cmp	r3, #0
 8019de4:	d106      	bne.n	8019df4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8019de6:	687b      	ldr	r3, [r7, #4]
 8019de8:	8b5b      	ldrh	r3, [r3, #26]
 8019dea:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019dee:	2b00      	cmp	r3, #0
 8019df0:	f000 80e4 	beq.w	8019fbc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8019df4:	687b      	ldr	r3, [r7, #4]
 8019df6:	7d1b      	ldrb	r3, [r3, #20]
 8019df8:	2b02      	cmp	r3, #2
 8019dfa:	d00d      	beq.n	8019e18 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019dfe:	68db      	ldr	r3, [r3, #12]
 8019e00:	899b      	ldrh	r3, [r3, #12]
 8019e02:	b29c      	uxth	r4, r3
 8019e04:	2010      	movs	r0, #16
 8019e06:	f7f9 fdf1 	bl	80139ec <lwip_htons>
 8019e0a:	4603      	mov	r3, r0
 8019e0c:	461a      	mov	r2, r3
 8019e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e10:	68db      	ldr	r3, [r3, #12]
 8019e12:	4322      	orrs	r2, r4
 8019e14:	b292      	uxth	r2, r2
 8019e16:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019e18:	697a      	ldr	r2, [r7, #20]
 8019e1a:	6879      	ldr	r1, [r7, #4]
 8019e1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019e1e:	f000 f909 	bl	801a034 <tcp_output_segment>
 8019e22:	4603      	mov	r3, r0
 8019e24:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8019e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	d016      	beq.n	8019e5c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019e2e:	687b      	ldr	r3, [r7, #4]
 8019e30:	8b5b      	ldrh	r3, [r3, #26]
 8019e32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019e36:	b29a      	uxth	r2, r3
 8019e38:	687b      	ldr	r3, [r7, #4]
 8019e3a:	835a      	strh	r2, [r3, #26]
      return err;
 8019e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019e40:	e0d3      	b.n	8019fea <tcp_output+0x3de>
 8019e42:	bf00      	nop
 8019e44:	08020f88 	.word	0x08020f88
 8019e48:	080214cc 	.word	0x080214cc
 8019e4c:	08020fdc 	.word	0x08020fdc
 8019e50:	080214e4 	.word	0x080214e4
 8019e54:	20012b58 	.word	0x20012b58
 8019e58:	0802150c 	.word	0x0802150c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e5e:	681a      	ldr	r2, [r3, #0]
 8019e60:	687b      	ldr	r3, [r7, #4]
 8019e62:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8019e64:	687b      	ldr	r3, [r7, #4]
 8019e66:	7d1b      	ldrb	r3, [r3, #20]
 8019e68:	2b02      	cmp	r3, #2
 8019e6a:	d006      	beq.n	8019e7a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	8b5b      	ldrh	r3, [r3, #26]
 8019e70:	f023 0303 	bic.w	r3, r3, #3
 8019e74:	b29a      	uxth	r2, r3
 8019e76:	687b      	ldr	r3, [r7, #4]
 8019e78:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e7c:	68db      	ldr	r3, [r3, #12]
 8019e7e:	685b      	ldr	r3, [r3, #4]
 8019e80:	4618      	mov	r0, r3
 8019e82:	f7f9 fdc9 	bl	8013a18 <lwip_htonl>
 8019e86:	4604      	mov	r4, r0
 8019e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e8a:	891b      	ldrh	r3, [r3, #8]
 8019e8c:	461d      	mov	r5, r3
 8019e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e90:	68db      	ldr	r3, [r3, #12]
 8019e92:	899b      	ldrh	r3, [r3, #12]
 8019e94:	b29b      	uxth	r3, r3
 8019e96:	4618      	mov	r0, r3
 8019e98:	f7f9 fda8 	bl	80139ec <lwip_htons>
 8019e9c:	4603      	mov	r3, r0
 8019e9e:	b2db      	uxtb	r3, r3
 8019ea0:	f003 0303 	and.w	r3, r3, #3
 8019ea4:	2b00      	cmp	r3, #0
 8019ea6:	d001      	beq.n	8019eac <tcp_output+0x2a0>
 8019ea8:	2301      	movs	r3, #1
 8019eaa:	e000      	b.n	8019eae <tcp_output+0x2a2>
 8019eac:	2300      	movs	r3, #0
 8019eae:	442b      	add	r3, r5
 8019eb0:	4423      	add	r3, r4
 8019eb2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019eb4:	687b      	ldr	r3, [r7, #4]
 8019eb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019eb8:	68bb      	ldr	r3, [r7, #8]
 8019eba:	1ad3      	subs	r3, r2, r3
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	da02      	bge.n	8019ec6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	68ba      	ldr	r2, [r7, #8]
 8019ec4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8019ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ec8:	891b      	ldrh	r3, [r3, #8]
 8019eca:	461c      	mov	r4, r3
 8019ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ece:	68db      	ldr	r3, [r3, #12]
 8019ed0:	899b      	ldrh	r3, [r3, #12]
 8019ed2:	b29b      	uxth	r3, r3
 8019ed4:	4618      	mov	r0, r3
 8019ed6:	f7f9 fd89 	bl	80139ec <lwip_htons>
 8019eda:	4603      	mov	r3, r0
 8019edc:	b2db      	uxtb	r3, r3
 8019ede:	f003 0303 	and.w	r3, r3, #3
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d001      	beq.n	8019eea <tcp_output+0x2de>
 8019ee6:	2301      	movs	r3, #1
 8019ee8:	e000      	b.n	8019eec <tcp_output+0x2e0>
 8019eea:	2300      	movs	r3, #0
 8019eec:	4423      	add	r3, r4
 8019eee:	2b00      	cmp	r3, #0
 8019ef0:	d049      	beq.n	8019f86 <tcp_output+0x37a>
      seg->next = NULL;
 8019ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ef4:	2200      	movs	r2, #0
 8019ef6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	d105      	bne.n	8019f0c <tcp_output+0x300>
        pcb->unacked = seg;
 8019f00:	687b      	ldr	r3, [r7, #4]
 8019f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f04:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8019f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f08:	623b      	str	r3, [r7, #32]
 8019f0a:	e03f      	b.n	8019f8c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f0e:	68db      	ldr	r3, [r3, #12]
 8019f10:	685b      	ldr	r3, [r3, #4]
 8019f12:	4618      	mov	r0, r3
 8019f14:	f7f9 fd80 	bl	8013a18 <lwip_htonl>
 8019f18:	4604      	mov	r4, r0
 8019f1a:	6a3b      	ldr	r3, [r7, #32]
 8019f1c:	68db      	ldr	r3, [r3, #12]
 8019f1e:	685b      	ldr	r3, [r3, #4]
 8019f20:	4618      	mov	r0, r3
 8019f22:	f7f9 fd79 	bl	8013a18 <lwip_htonl>
 8019f26:	4603      	mov	r3, r0
 8019f28:	1ae3      	subs	r3, r4, r3
 8019f2a:	2b00      	cmp	r3, #0
 8019f2c:	da24      	bge.n	8019f78 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019f2e:	687b      	ldr	r3, [r7, #4]
 8019f30:	3370      	adds	r3, #112	@ 0x70
 8019f32:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019f34:	e002      	b.n	8019f3c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8019f36:	69fb      	ldr	r3, [r7, #28]
 8019f38:	681b      	ldr	r3, [r3, #0]
 8019f3a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019f3c:	69fb      	ldr	r3, [r7, #28]
 8019f3e:	681b      	ldr	r3, [r3, #0]
 8019f40:	2b00      	cmp	r3, #0
 8019f42:	d011      	beq.n	8019f68 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019f44:	69fb      	ldr	r3, [r7, #28]
 8019f46:	681b      	ldr	r3, [r3, #0]
 8019f48:	68db      	ldr	r3, [r3, #12]
 8019f4a:	685b      	ldr	r3, [r3, #4]
 8019f4c:	4618      	mov	r0, r3
 8019f4e:	f7f9 fd63 	bl	8013a18 <lwip_htonl>
 8019f52:	4604      	mov	r4, r0
 8019f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f56:	68db      	ldr	r3, [r3, #12]
 8019f58:	685b      	ldr	r3, [r3, #4]
 8019f5a:	4618      	mov	r0, r3
 8019f5c:	f7f9 fd5c 	bl	8013a18 <lwip_htonl>
 8019f60:	4603      	mov	r3, r0
 8019f62:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019f64:	2b00      	cmp	r3, #0
 8019f66:	dbe6      	blt.n	8019f36 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019f68:	69fb      	ldr	r3, [r7, #28]
 8019f6a:	681a      	ldr	r2, [r3, #0]
 8019f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f6e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019f70:	69fb      	ldr	r3, [r7, #28]
 8019f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f74:	601a      	str	r2, [r3, #0]
 8019f76:	e009      	b.n	8019f8c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019f78:	6a3b      	ldr	r3, [r7, #32]
 8019f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f7c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8019f7e:	6a3b      	ldr	r3, [r7, #32]
 8019f80:	681b      	ldr	r3, [r3, #0]
 8019f82:	623b      	str	r3, [r7, #32]
 8019f84:	e002      	b.n	8019f8c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8019f86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019f88:	f7fc fc45 	bl	8016816 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019f90:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8019f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	d012      	beq.n	8019fbe <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f9a:	68db      	ldr	r3, [r3, #12]
 8019f9c:	685b      	ldr	r3, [r3, #4]
 8019f9e:	4618      	mov	r0, r3
 8019fa0:	f7f9 fd3a 	bl	8013a18 <lwip_htonl>
 8019fa4:	4602      	mov	r2, r0
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019faa:	1ad3      	subs	r3, r2, r3
 8019fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019fae:	8912      	ldrh	r2, [r2, #8]
 8019fb0:	4413      	add	r3, r2
  while (seg != NULL &&
 8019fb2:	69ba      	ldr	r2, [r7, #24]
 8019fb4:	429a      	cmp	r2, r3
 8019fb6:	f4bf aed9 	bcs.w	8019d6c <tcp_output+0x160>
 8019fba:	e000      	b.n	8019fbe <tcp_output+0x3b2>
      break;
 8019fbc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8019fbe:	687b      	ldr	r3, [r7, #4]
 8019fc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019fc2:	2b00      	cmp	r3, #0
 8019fc4:	d108      	bne.n	8019fd8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019fc6:	687b      	ldr	r3, [r7, #4]
 8019fc8:	2200      	movs	r2, #0
 8019fca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8019fce:	e004      	b.n	8019fda <tcp_output+0x3ce>
    goto output_done;
 8019fd0:	bf00      	nop
 8019fd2:	e002      	b.n	8019fda <tcp_output+0x3ce>
    goto output_done;
 8019fd4:	bf00      	nop
 8019fd6:	e000      	b.n	8019fda <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019fd8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019fda:	687b      	ldr	r3, [r7, #4]
 8019fdc:	8b5b      	ldrh	r3, [r3, #26]
 8019fde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019fe2:	b29a      	uxth	r2, r3
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019fe8:	2300      	movs	r3, #0
}
 8019fea:	4618      	mov	r0, r3
 8019fec:	3728      	adds	r7, #40	@ 0x28
 8019fee:	46bd      	mov	sp, r7
 8019ff0:	bdb0      	pop	{r4, r5, r7, pc}
 8019ff2:	bf00      	nop

08019ff4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019ff4:	b580      	push	{r7, lr}
 8019ff6:	b082      	sub	sp, #8
 8019ff8:	af00      	add	r7, sp, #0
 8019ffa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019ffc:	687b      	ldr	r3, [r7, #4]
 8019ffe:	2b00      	cmp	r3, #0
 801a000:	d106      	bne.n	801a010 <tcp_output_segment_busy+0x1c>
 801a002:	4b09      	ldr	r3, [pc, #36]	@ (801a028 <tcp_output_segment_busy+0x34>)
 801a004:	f240 529a 	movw	r2, #1434	@ 0x59a
 801a008:	4908      	ldr	r1, [pc, #32]	@ (801a02c <tcp_output_segment_busy+0x38>)
 801a00a:	4809      	ldr	r0, [pc, #36]	@ (801a030 <tcp_output_segment_busy+0x3c>)
 801a00c:	f004 f8b0 	bl	801e170 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801a010:	687b      	ldr	r3, [r7, #4]
 801a012:	685b      	ldr	r3, [r3, #4]
 801a014:	7b9b      	ldrb	r3, [r3, #14]
 801a016:	2b01      	cmp	r3, #1
 801a018:	d001      	beq.n	801a01e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801a01a:	2301      	movs	r3, #1
 801a01c:	e000      	b.n	801a020 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801a01e:	2300      	movs	r3, #0
}
 801a020:	4618      	mov	r0, r3
 801a022:	3708      	adds	r7, #8
 801a024:	46bd      	mov	sp, r7
 801a026:	bd80      	pop	{r7, pc}
 801a028:	08020f88 	.word	0x08020f88
 801a02c:	08021524 	.word	0x08021524
 801a030:	08020fdc 	.word	0x08020fdc

0801a034 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801a034:	b5b0      	push	{r4, r5, r7, lr}
 801a036:	b08c      	sub	sp, #48	@ 0x30
 801a038:	af04      	add	r7, sp, #16
 801a03a:	60f8      	str	r0, [r7, #12]
 801a03c:	60b9      	str	r1, [r7, #8]
 801a03e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801a040:	68fb      	ldr	r3, [r7, #12]
 801a042:	2b00      	cmp	r3, #0
 801a044:	d106      	bne.n	801a054 <tcp_output_segment+0x20>
 801a046:	4b64      	ldr	r3, [pc, #400]	@ (801a1d8 <tcp_output_segment+0x1a4>)
 801a048:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801a04c:	4963      	ldr	r1, [pc, #396]	@ (801a1dc <tcp_output_segment+0x1a8>)
 801a04e:	4864      	ldr	r0, [pc, #400]	@ (801a1e0 <tcp_output_segment+0x1ac>)
 801a050:	f004 f88e 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801a054:	68bb      	ldr	r3, [r7, #8]
 801a056:	2b00      	cmp	r3, #0
 801a058:	d106      	bne.n	801a068 <tcp_output_segment+0x34>
 801a05a:	4b5f      	ldr	r3, [pc, #380]	@ (801a1d8 <tcp_output_segment+0x1a4>)
 801a05c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801a060:	4960      	ldr	r1, [pc, #384]	@ (801a1e4 <tcp_output_segment+0x1b0>)
 801a062:	485f      	ldr	r0, [pc, #380]	@ (801a1e0 <tcp_output_segment+0x1ac>)
 801a064:	f004 f884 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801a068:	687b      	ldr	r3, [r7, #4]
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d106      	bne.n	801a07c <tcp_output_segment+0x48>
 801a06e:	4b5a      	ldr	r3, [pc, #360]	@ (801a1d8 <tcp_output_segment+0x1a4>)
 801a070:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801a074:	495c      	ldr	r1, [pc, #368]	@ (801a1e8 <tcp_output_segment+0x1b4>)
 801a076:	485a      	ldr	r0, [pc, #360]	@ (801a1e0 <tcp_output_segment+0x1ac>)
 801a078:	f004 f87a 	bl	801e170 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801a07c:	68f8      	ldr	r0, [r7, #12]
 801a07e:	f7ff ffb9 	bl	8019ff4 <tcp_output_segment_busy>
 801a082:	4603      	mov	r3, r0
 801a084:	2b00      	cmp	r3, #0
 801a086:	d001      	beq.n	801a08c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801a088:	2300      	movs	r3, #0
 801a08a:	e0a1      	b.n	801a1d0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801a08c:	68bb      	ldr	r3, [r7, #8]
 801a08e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a090:	68fb      	ldr	r3, [r7, #12]
 801a092:	68dc      	ldr	r4, [r3, #12]
 801a094:	4610      	mov	r0, r2
 801a096:	f7f9 fcbf 	bl	8013a18 <lwip_htonl>
 801a09a:	4603      	mov	r3, r0
 801a09c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801a09e:	68bb      	ldr	r3, [r7, #8]
 801a0a0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801a0a2:	68fb      	ldr	r3, [r7, #12]
 801a0a4:	68dc      	ldr	r4, [r3, #12]
 801a0a6:	4610      	mov	r0, r2
 801a0a8:	f7f9 fca0 	bl	80139ec <lwip_htons>
 801a0ac:	4603      	mov	r3, r0
 801a0ae:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a0b0:	68bb      	ldr	r3, [r7, #8]
 801a0b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0b4:	68ba      	ldr	r2, [r7, #8]
 801a0b6:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801a0b8:	441a      	add	r2, r3
 801a0ba:	68bb      	ldr	r3, [r7, #8]
 801a0bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801a0be:	68fb      	ldr	r3, [r7, #12]
 801a0c0:	68db      	ldr	r3, [r3, #12]
 801a0c2:	3314      	adds	r3, #20
 801a0c4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801a0c6:	68fb      	ldr	r3, [r7, #12]
 801a0c8:	7a9b      	ldrb	r3, [r3, #10]
 801a0ca:	f003 0301 	and.w	r3, r3, #1
 801a0ce:	2b00      	cmp	r3, #0
 801a0d0:	d015      	beq.n	801a0fe <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801a0d2:	68bb      	ldr	r3, [r7, #8]
 801a0d4:	3304      	adds	r3, #4
 801a0d6:	461a      	mov	r2, r3
 801a0d8:	6879      	ldr	r1, [r7, #4]
 801a0da:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801a0de:	f7fc fe91 	bl	8016e04 <tcp_eff_send_mss_netif>
 801a0e2:	4603      	mov	r3, r0
 801a0e4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801a0e6:	8b7b      	ldrh	r3, [r7, #26]
 801a0e8:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801a0ec:	4618      	mov	r0, r3
 801a0ee:	f7f9 fc93 	bl	8013a18 <lwip_htonl>
 801a0f2:	4602      	mov	r2, r0
 801a0f4:	69fb      	ldr	r3, [r7, #28]
 801a0f6:	601a      	str	r2, [r3, #0]
    opts += 1;
 801a0f8:	69fb      	ldr	r3, [r7, #28]
 801a0fa:	3304      	adds	r3, #4
 801a0fc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801a0fe:	68bb      	ldr	r3, [r7, #8]
 801a100:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801a104:	2b00      	cmp	r3, #0
 801a106:	da02      	bge.n	801a10e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801a108:	68bb      	ldr	r3, [r7, #8]
 801a10a:	2200      	movs	r2, #0
 801a10c:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801a10e:	68bb      	ldr	r3, [r7, #8]
 801a110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a112:	2b00      	cmp	r3, #0
 801a114:	d10c      	bne.n	801a130 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801a116:	4b35      	ldr	r3, [pc, #212]	@ (801a1ec <tcp_output_segment+0x1b8>)
 801a118:	681a      	ldr	r2, [r3, #0]
 801a11a:	68bb      	ldr	r3, [r7, #8]
 801a11c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801a11e:	68fb      	ldr	r3, [r7, #12]
 801a120:	68db      	ldr	r3, [r3, #12]
 801a122:	685b      	ldr	r3, [r3, #4]
 801a124:	4618      	mov	r0, r3
 801a126:	f7f9 fc77 	bl	8013a18 <lwip_htonl>
 801a12a:	4602      	mov	r2, r0
 801a12c:	68bb      	ldr	r3, [r7, #8]
 801a12e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a130:	68fb      	ldr	r3, [r7, #12]
 801a132:	68da      	ldr	r2, [r3, #12]
 801a134:	68fb      	ldr	r3, [r7, #12]
 801a136:	685b      	ldr	r3, [r3, #4]
 801a138:	685b      	ldr	r3, [r3, #4]
 801a13a:	1ad3      	subs	r3, r2, r3
 801a13c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801a13e:	68fb      	ldr	r3, [r7, #12]
 801a140:	685b      	ldr	r3, [r3, #4]
 801a142:	8959      	ldrh	r1, [r3, #10]
 801a144:	68fb      	ldr	r3, [r7, #12]
 801a146:	685b      	ldr	r3, [r3, #4]
 801a148:	8b3a      	ldrh	r2, [r7, #24]
 801a14a:	1a8a      	subs	r2, r1, r2
 801a14c:	b292      	uxth	r2, r2
 801a14e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801a150:	68fb      	ldr	r3, [r7, #12]
 801a152:	685b      	ldr	r3, [r3, #4]
 801a154:	8919      	ldrh	r1, [r3, #8]
 801a156:	68fb      	ldr	r3, [r7, #12]
 801a158:	685b      	ldr	r3, [r3, #4]
 801a15a:	8b3a      	ldrh	r2, [r7, #24]
 801a15c:	1a8a      	subs	r2, r1, r2
 801a15e:	b292      	uxth	r2, r2
 801a160:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801a162:	68fb      	ldr	r3, [r7, #12]
 801a164:	685b      	ldr	r3, [r3, #4]
 801a166:	68fa      	ldr	r2, [r7, #12]
 801a168:	68d2      	ldr	r2, [r2, #12]
 801a16a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801a16c:	68fb      	ldr	r3, [r7, #12]
 801a16e:	68db      	ldr	r3, [r3, #12]
 801a170:	2200      	movs	r2, #0
 801a172:	741a      	strb	r2, [r3, #16]
 801a174:	2200      	movs	r2, #0
 801a176:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801a178:	68fb      	ldr	r3, [r7, #12]
 801a17a:	68da      	ldr	r2, [r3, #12]
 801a17c:	68fb      	ldr	r3, [r7, #12]
 801a17e:	7a9b      	ldrb	r3, [r3, #10]
 801a180:	f003 0301 	and.w	r3, r3, #1
 801a184:	2b00      	cmp	r3, #0
 801a186:	d001      	beq.n	801a18c <tcp_output_segment+0x158>
 801a188:	2318      	movs	r3, #24
 801a18a:	e000      	b.n	801a18e <tcp_output_segment+0x15a>
 801a18c:	2314      	movs	r3, #20
 801a18e:	4413      	add	r3, r2
 801a190:	69fa      	ldr	r2, [r7, #28]
 801a192:	429a      	cmp	r2, r3
 801a194:	d006      	beq.n	801a1a4 <tcp_output_segment+0x170>
 801a196:	4b10      	ldr	r3, [pc, #64]	@ (801a1d8 <tcp_output_segment+0x1a4>)
 801a198:	f240 621c 	movw	r2, #1564	@ 0x61c
 801a19c:	4914      	ldr	r1, [pc, #80]	@ (801a1f0 <tcp_output_segment+0x1bc>)
 801a19e:	4810      	ldr	r0, [pc, #64]	@ (801a1e0 <tcp_output_segment+0x1ac>)
 801a1a0:	f003 ffe6 	bl	801e170 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a1a4:	68fb      	ldr	r3, [r7, #12]
 801a1a6:	6858      	ldr	r0, [r3, #4]
 801a1a8:	68b9      	ldr	r1, [r7, #8]
 801a1aa:	68bb      	ldr	r3, [r7, #8]
 801a1ac:	1d1c      	adds	r4, r3, #4
 801a1ae:	68bb      	ldr	r3, [r7, #8]
 801a1b0:	7add      	ldrb	r5, [r3, #11]
 801a1b2:	68bb      	ldr	r3, [r7, #8]
 801a1b4:	7a9b      	ldrb	r3, [r3, #10]
 801a1b6:	687a      	ldr	r2, [r7, #4]
 801a1b8:	9202      	str	r2, [sp, #8]
 801a1ba:	2206      	movs	r2, #6
 801a1bc:	9201      	str	r2, [sp, #4]
 801a1be:	9300      	str	r3, [sp, #0]
 801a1c0:	462b      	mov	r3, r5
 801a1c2:	4622      	mov	r2, r4
 801a1c4:	f002 fdb4 	bl	801cd30 <ip4_output_if>
 801a1c8:	4603      	mov	r3, r0
 801a1ca:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801a1cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a1d0:	4618      	mov	r0, r3
 801a1d2:	3720      	adds	r7, #32
 801a1d4:	46bd      	mov	sp, r7
 801a1d6:	bdb0      	pop	{r4, r5, r7, pc}
 801a1d8:	08020f88 	.word	0x08020f88
 801a1dc:	0802154c 	.word	0x0802154c
 801a1e0:	08020fdc 	.word	0x08020fdc
 801a1e4:	0802156c 	.word	0x0802156c
 801a1e8:	0802158c 	.word	0x0802158c
 801a1ec:	20012b0c 	.word	0x20012b0c
 801a1f0:	080215b0 	.word	0x080215b0

0801a1f4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801a1f4:	b5b0      	push	{r4, r5, r7, lr}
 801a1f6:	b084      	sub	sp, #16
 801a1f8:	af00      	add	r7, sp, #0
 801a1fa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801a1fc:	687b      	ldr	r3, [r7, #4]
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d106      	bne.n	801a210 <tcp_rexmit_rto_prepare+0x1c>
 801a202:	4b31      	ldr	r3, [pc, #196]	@ (801a2c8 <tcp_rexmit_rto_prepare+0xd4>)
 801a204:	f240 6263 	movw	r2, #1635	@ 0x663
 801a208:	4930      	ldr	r1, [pc, #192]	@ (801a2cc <tcp_rexmit_rto_prepare+0xd8>)
 801a20a:	4831      	ldr	r0, [pc, #196]	@ (801a2d0 <tcp_rexmit_rto_prepare+0xdc>)
 801a20c:	f003 ffb0 	bl	801e170 <iprintf>

  if (pcb->unacked == NULL) {
 801a210:	687b      	ldr	r3, [r7, #4]
 801a212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a214:	2b00      	cmp	r3, #0
 801a216:	d102      	bne.n	801a21e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801a218:	f06f 0305 	mvn.w	r3, #5
 801a21c:	e050      	b.n	801a2c0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801a21e:	687b      	ldr	r3, [r7, #4]
 801a220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a222:	60fb      	str	r3, [r7, #12]
 801a224:	e00b      	b.n	801a23e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801a226:	68f8      	ldr	r0, [r7, #12]
 801a228:	f7ff fee4 	bl	8019ff4 <tcp_output_segment_busy>
 801a22c:	4603      	mov	r3, r0
 801a22e:	2b00      	cmp	r3, #0
 801a230:	d002      	beq.n	801a238 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801a232:	f06f 0305 	mvn.w	r3, #5
 801a236:	e043      	b.n	801a2c0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801a238:	68fb      	ldr	r3, [r7, #12]
 801a23a:	681b      	ldr	r3, [r3, #0]
 801a23c:	60fb      	str	r3, [r7, #12]
 801a23e:	68fb      	ldr	r3, [r7, #12]
 801a240:	681b      	ldr	r3, [r3, #0]
 801a242:	2b00      	cmp	r3, #0
 801a244:	d1ef      	bne.n	801a226 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801a246:	68f8      	ldr	r0, [r7, #12]
 801a248:	f7ff fed4 	bl	8019ff4 <tcp_output_segment_busy>
 801a24c:	4603      	mov	r3, r0
 801a24e:	2b00      	cmp	r3, #0
 801a250:	d002      	beq.n	801a258 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801a252:	f06f 0305 	mvn.w	r3, #5
 801a256:	e033      	b.n	801a2c0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801a25c:	68fb      	ldr	r3, [r7, #12]
 801a25e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801a264:	687b      	ldr	r3, [r7, #4]
 801a266:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801a268:	687b      	ldr	r3, [r7, #4]
 801a26a:	2200      	movs	r2, #0
 801a26c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801a26e:	687b      	ldr	r3, [r7, #4]
 801a270:	8b5b      	ldrh	r3, [r3, #26]
 801a272:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801a276:	b29a      	uxth	r2, r3
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a27c:	68fb      	ldr	r3, [r7, #12]
 801a27e:	68db      	ldr	r3, [r3, #12]
 801a280:	685b      	ldr	r3, [r3, #4]
 801a282:	4618      	mov	r0, r3
 801a284:	f7f9 fbc8 	bl	8013a18 <lwip_htonl>
 801a288:	4604      	mov	r4, r0
 801a28a:	68fb      	ldr	r3, [r7, #12]
 801a28c:	891b      	ldrh	r3, [r3, #8]
 801a28e:	461d      	mov	r5, r3
 801a290:	68fb      	ldr	r3, [r7, #12]
 801a292:	68db      	ldr	r3, [r3, #12]
 801a294:	899b      	ldrh	r3, [r3, #12]
 801a296:	b29b      	uxth	r3, r3
 801a298:	4618      	mov	r0, r3
 801a29a:	f7f9 fba7 	bl	80139ec <lwip_htons>
 801a29e:	4603      	mov	r3, r0
 801a2a0:	b2db      	uxtb	r3, r3
 801a2a2:	f003 0303 	and.w	r3, r3, #3
 801a2a6:	2b00      	cmp	r3, #0
 801a2a8:	d001      	beq.n	801a2ae <tcp_rexmit_rto_prepare+0xba>
 801a2aa:	2301      	movs	r3, #1
 801a2ac:	e000      	b.n	801a2b0 <tcp_rexmit_rto_prepare+0xbc>
 801a2ae:	2300      	movs	r3, #0
 801a2b0:	442b      	add	r3, r5
 801a2b2:	18e2      	adds	r2, r4, r3
 801a2b4:	687b      	ldr	r3, [r7, #4]
 801a2b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	2200      	movs	r2, #0
 801a2bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801a2be:	2300      	movs	r3, #0
}
 801a2c0:	4618      	mov	r0, r3
 801a2c2:	3710      	adds	r7, #16
 801a2c4:	46bd      	mov	sp, r7
 801a2c6:	bdb0      	pop	{r4, r5, r7, pc}
 801a2c8:	08020f88 	.word	0x08020f88
 801a2cc:	080215c4 	.word	0x080215c4
 801a2d0:	08020fdc 	.word	0x08020fdc

0801a2d4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801a2d4:	b580      	push	{r7, lr}
 801a2d6:	b082      	sub	sp, #8
 801a2d8:	af00      	add	r7, sp, #0
 801a2da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801a2dc:	687b      	ldr	r3, [r7, #4]
 801a2de:	2b00      	cmp	r3, #0
 801a2e0:	d106      	bne.n	801a2f0 <tcp_rexmit_rto_commit+0x1c>
 801a2e2:	4b0d      	ldr	r3, [pc, #52]	@ (801a318 <tcp_rexmit_rto_commit+0x44>)
 801a2e4:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801a2e8:	490c      	ldr	r1, [pc, #48]	@ (801a31c <tcp_rexmit_rto_commit+0x48>)
 801a2ea:	480d      	ldr	r0, [pc, #52]	@ (801a320 <tcp_rexmit_rto_commit+0x4c>)
 801a2ec:	f003 ff40 	bl	801e170 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801a2f0:	687b      	ldr	r3, [r7, #4]
 801a2f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a2f6:	2bff      	cmp	r3, #255	@ 0xff
 801a2f8:	d007      	beq.n	801a30a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801a2fa:	687b      	ldr	r3, [r7, #4]
 801a2fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a300:	3301      	adds	r3, #1
 801a302:	b2da      	uxtb	r2, r3
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801a30a:	6878      	ldr	r0, [r7, #4]
 801a30c:	f7ff fc7e 	bl	8019c0c <tcp_output>
}
 801a310:	bf00      	nop
 801a312:	3708      	adds	r7, #8
 801a314:	46bd      	mov	sp, r7
 801a316:	bd80      	pop	{r7, pc}
 801a318:	08020f88 	.word	0x08020f88
 801a31c:	080215e8 	.word	0x080215e8
 801a320:	08020fdc 	.word	0x08020fdc

0801a324 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801a324:	b580      	push	{r7, lr}
 801a326:	b082      	sub	sp, #8
 801a328:	af00      	add	r7, sp, #0
 801a32a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801a32c:	687b      	ldr	r3, [r7, #4]
 801a32e:	2b00      	cmp	r3, #0
 801a330:	d106      	bne.n	801a340 <tcp_rexmit_rto+0x1c>
 801a332:	4b0a      	ldr	r3, [pc, #40]	@ (801a35c <tcp_rexmit_rto+0x38>)
 801a334:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801a338:	4909      	ldr	r1, [pc, #36]	@ (801a360 <tcp_rexmit_rto+0x3c>)
 801a33a:	480a      	ldr	r0, [pc, #40]	@ (801a364 <tcp_rexmit_rto+0x40>)
 801a33c:	f003 ff18 	bl	801e170 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801a340:	6878      	ldr	r0, [r7, #4]
 801a342:	f7ff ff57 	bl	801a1f4 <tcp_rexmit_rto_prepare>
 801a346:	4603      	mov	r3, r0
 801a348:	2b00      	cmp	r3, #0
 801a34a:	d102      	bne.n	801a352 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801a34c:	6878      	ldr	r0, [r7, #4]
 801a34e:	f7ff ffc1 	bl	801a2d4 <tcp_rexmit_rto_commit>
  }
}
 801a352:	bf00      	nop
 801a354:	3708      	adds	r7, #8
 801a356:	46bd      	mov	sp, r7
 801a358:	bd80      	pop	{r7, pc}
 801a35a:	bf00      	nop
 801a35c:	08020f88 	.word	0x08020f88
 801a360:	0802160c 	.word	0x0802160c
 801a364:	08020fdc 	.word	0x08020fdc

0801a368 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801a368:	b590      	push	{r4, r7, lr}
 801a36a:	b085      	sub	sp, #20
 801a36c:	af00      	add	r7, sp, #0
 801a36e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801a370:	687b      	ldr	r3, [r7, #4]
 801a372:	2b00      	cmp	r3, #0
 801a374:	d106      	bne.n	801a384 <tcp_rexmit+0x1c>
 801a376:	4b2f      	ldr	r3, [pc, #188]	@ (801a434 <tcp_rexmit+0xcc>)
 801a378:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801a37c:	492e      	ldr	r1, [pc, #184]	@ (801a438 <tcp_rexmit+0xd0>)
 801a37e:	482f      	ldr	r0, [pc, #188]	@ (801a43c <tcp_rexmit+0xd4>)
 801a380:	f003 fef6 	bl	801e170 <iprintf>

  if (pcb->unacked == NULL) {
 801a384:	687b      	ldr	r3, [r7, #4]
 801a386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a388:	2b00      	cmp	r3, #0
 801a38a:	d102      	bne.n	801a392 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801a38c:	f06f 0305 	mvn.w	r3, #5
 801a390:	e04c      	b.n	801a42c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801a392:	687b      	ldr	r3, [r7, #4]
 801a394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a396:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801a398:	68b8      	ldr	r0, [r7, #8]
 801a39a:	f7ff fe2b 	bl	8019ff4 <tcp_output_segment_busy>
 801a39e:	4603      	mov	r3, r0
 801a3a0:	2b00      	cmp	r3, #0
 801a3a2:	d002      	beq.n	801a3aa <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801a3a4:	f06f 0305 	mvn.w	r3, #5
 801a3a8:	e040      	b.n	801a42c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801a3aa:	68bb      	ldr	r3, [r7, #8]
 801a3ac:	681a      	ldr	r2, [r3, #0]
 801a3ae:	687b      	ldr	r3, [r7, #4]
 801a3b0:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801a3b2:	687b      	ldr	r3, [r7, #4]
 801a3b4:	336c      	adds	r3, #108	@ 0x6c
 801a3b6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801a3b8:	e002      	b.n	801a3c0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801a3ba:	68fb      	ldr	r3, [r7, #12]
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801a3c0:	68fb      	ldr	r3, [r7, #12]
 801a3c2:	681b      	ldr	r3, [r3, #0]
 801a3c4:	2b00      	cmp	r3, #0
 801a3c6:	d011      	beq.n	801a3ec <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a3c8:	68fb      	ldr	r3, [r7, #12]
 801a3ca:	681b      	ldr	r3, [r3, #0]
 801a3cc:	68db      	ldr	r3, [r3, #12]
 801a3ce:	685b      	ldr	r3, [r3, #4]
 801a3d0:	4618      	mov	r0, r3
 801a3d2:	f7f9 fb21 	bl	8013a18 <lwip_htonl>
 801a3d6:	4604      	mov	r4, r0
 801a3d8:	68bb      	ldr	r3, [r7, #8]
 801a3da:	68db      	ldr	r3, [r3, #12]
 801a3dc:	685b      	ldr	r3, [r3, #4]
 801a3de:	4618      	mov	r0, r3
 801a3e0:	f7f9 fb1a 	bl	8013a18 <lwip_htonl>
 801a3e4:	4603      	mov	r3, r0
 801a3e6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	dbe6      	blt.n	801a3ba <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801a3ec:	68fb      	ldr	r3, [r7, #12]
 801a3ee:	681a      	ldr	r2, [r3, #0]
 801a3f0:	68bb      	ldr	r3, [r7, #8]
 801a3f2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801a3f4:	68fb      	ldr	r3, [r7, #12]
 801a3f6:	68ba      	ldr	r2, [r7, #8]
 801a3f8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801a3fa:	68bb      	ldr	r3, [r7, #8]
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	2b00      	cmp	r3, #0
 801a400:	d103      	bne.n	801a40a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801a402:	687b      	ldr	r3, [r7, #4]
 801a404:	2200      	movs	r2, #0
 801a406:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a410:	2bff      	cmp	r3, #255	@ 0xff
 801a412:	d007      	beq.n	801a424 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801a414:	687b      	ldr	r3, [r7, #4]
 801a416:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a41a:	3301      	adds	r3, #1
 801a41c:	b2da      	uxtb	r2, r3
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801a424:	687b      	ldr	r3, [r7, #4]
 801a426:	2200      	movs	r2, #0
 801a428:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801a42a:	2300      	movs	r3, #0
}
 801a42c:	4618      	mov	r0, r3
 801a42e:	3714      	adds	r7, #20
 801a430:	46bd      	mov	sp, r7
 801a432:	bd90      	pop	{r4, r7, pc}
 801a434:	08020f88 	.word	0x08020f88
 801a438:	08021628 	.word	0x08021628
 801a43c:	08020fdc 	.word	0x08020fdc

0801a440 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801a440:	b580      	push	{r7, lr}
 801a442:	b082      	sub	sp, #8
 801a444:	af00      	add	r7, sp, #0
 801a446:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801a448:	687b      	ldr	r3, [r7, #4]
 801a44a:	2b00      	cmp	r3, #0
 801a44c:	d106      	bne.n	801a45c <tcp_rexmit_fast+0x1c>
 801a44e:	4b2a      	ldr	r3, [pc, #168]	@ (801a4f8 <tcp_rexmit_fast+0xb8>)
 801a450:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801a454:	4929      	ldr	r1, [pc, #164]	@ (801a4fc <tcp_rexmit_fast+0xbc>)
 801a456:	482a      	ldr	r0, [pc, #168]	@ (801a500 <tcp_rexmit_fast+0xc0>)
 801a458:	f003 fe8a 	bl	801e170 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801a45c:	687b      	ldr	r3, [r7, #4]
 801a45e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a460:	2b00      	cmp	r3, #0
 801a462:	d044      	beq.n	801a4ee <tcp_rexmit_fast+0xae>
 801a464:	687b      	ldr	r3, [r7, #4]
 801a466:	8b5b      	ldrh	r3, [r3, #26]
 801a468:	f003 0304 	and.w	r3, r3, #4
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	d13e      	bne.n	801a4ee <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801a470:	6878      	ldr	r0, [r7, #4]
 801a472:	f7ff ff79 	bl	801a368 <tcp_rexmit>
 801a476:	4603      	mov	r3, r0
 801a478:	2b00      	cmp	r3, #0
 801a47a:	d138      	bne.n	801a4ee <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801a47c:	687b      	ldr	r3, [r7, #4]
 801a47e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801a482:	687b      	ldr	r3, [r7, #4]
 801a484:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a488:	4293      	cmp	r3, r2
 801a48a:	bf28      	it	cs
 801a48c:	4613      	movcs	r3, r2
 801a48e:	b29b      	uxth	r3, r3
 801a490:	0fda      	lsrs	r2, r3, #31
 801a492:	4413      	add	r3, r2
 801a494:	105b      	asrs	r3, r3, #1
 801a496:	b29a      	uxth	r2, r3
 801a498:	687b      	ldr	r3, [r7, #4]
 801a49a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801a49e:	687b      	ldr	r3, [r7, #4]
 801a4a0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801a4a4:	461a      	mov	r2, r3
 801a4a6:	687b      	ldr	r3, [r7, #4]
 801a4a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a4aa:	005b      	lsls	r3, r3, #1
 801a4ac:	429a      	cmp	r2, r3
 801a4ae:	d206      	bcs.n	801a4be <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801a4b0:	687b      	ldr	r3, [r7, #4]
 801a4b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a4b4:	005b      	lsls	r3, r3, #1
 801a4b6:	b29a      	uxth	r2, r3
 801a4b8:	687b      	ldr	r3, [r7, #4]
 801a4ba:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801a4be:	687b      	ldr	r3, [r7, #4]
 801a4c0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801a4c4:	687b      	ldr	r3, [r7, #4]
 801a4c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a4c8:	4619      	mov	r1, r3
 801a4ca:	0049      	lsls	r1, r1, #1
 801a4cc:	440b      	add	r3, r1
 801a4ce:	b29b      	uxth	r3, r3
 801a4d0:	4413      	add	r3, r2
 801a4d2:	b29a      	uxth	r2, r3
 801a4d4:	687b      	ldr	r3, [r7, #4]
 801a4d6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801a4da:	687b      	ldr	r3, [r7, #4]
 801a4dc:	8b5b      	ldrh	r3, [r3, #26]
 801a4de:	f043 0304 	orr.w	r3, r3, #4
 801a4e2:	b29a      	uxth	r2, r3
 801a4e4:	687b      	ldr	r3, [r7, #4]
 801a4e6:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	2200      	movs	r2, #0
 801a4ec:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801a4ee:	bf00      	nop
 801a4f0:	3708      	adds	r7, #8
 801a4f2:	46bd      	mov	sp, r7
 801a4f4:	bd80      	pop	{r7, pc}
 801a4f6:	bf00      	nop
 801a4f8:	08020f88 	.word	0x08020f88
 801a4fc:	08021640 	.word	0x08021640
 801a500:	08020fdc 	.word	0x08020fdc

0801a504 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801a504:	b580      	push	{r7, lr}
 801a506:	b086      	sub	sp, #24
 801a508:	af00      	add	r7, sp, #0
 801a50a:	60f8      	str	r0, [r7, #12]
 801a50c:	607b      	str	r3, [r7, #4]
 801a50e:	460b      	mov	r3, r1
 801a510:	817b      	strh	r3, [r7, #10]
 801a512:	4613      	mov	r3, r2
 801a514:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a516:	897a      	ldrh	r2, [r7, #10]
 801a518:	893b      	ldrh	r3, [r7, #8]
 801a51a:	4413      	add	r3, r2
 801a51c:	b29b      	uxth	r3, r3
 801a51e:	3314      	adds	r3, #20
 801a520:	b29b      	uxth	r3, r3
 801a522:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a526:	4619      	mov	r1, r3
 801a528:	2022      	movs	r0, #34	@ 0x22
 801a52a:	f7fa fb6d 	bl	8014c08 <pbuf_alloc>
 801a52e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801a530:	697b      	ldr	r3, [r7, #20]
 801a532:	2b00      	cmp	r3, #0
 801a534:	d04d      	beq.n	801a5d2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801a536:	897b      	ldrh	r3, [r7, #10]
 801a538:	3313      	adds	r3, #19
 801a53a:	697a      	ldr	r2, [r7, #20]
 801a53c:	8952      	ldrh	r2, [r2, #10]
 801a53e:	4293      	cmp	r3, r2
 801a540:	db06      	blt.n	801a550 <tcp_output_alloc_header_common+0x4c>
 801a542:	4b26      	ldr	r3, [pc, #152]	@ (801a5dc <tcp_output_alloc_header_common+0xd8>)
 801a544:	f240 7223 	movw	r2, #1827	@ 0x723
 801a548:	4925      	ldr	r1, [pc, #148]	@ (801a5e0 <tcp_output_alloc_header_common+0xdc>)
 801a54a:	4826      	ldr	r0, [pc, #152]	@ (801a5e4 <tcp_output_alloc_header_common+0xe0>)
 801a54c:	f003 fe10 	bl	801e170 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801a550:	697b      	ldr	r3, [r7, #20]
 801a552:	685b      	ldr	r3, [r3, #4]
 801a554:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801a556:	8c3b      	ldrh	r3, [r7, #32]
 801a558:	4618      	mov	r0, r3
 801a55a:	f7f9 fa47 	bl	80139ec <lwip_htons>
 801a55e:	4603      	mov	r3, r0
 801a560:	461a      	mov	r2, r3
 801a562:	693b      	ldr	r3, [r7, #16]
 801a564:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801a566:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a568:	4618      	mov	r0, r3
 801a56a:	f7f9 fa3f 	bl	80139ec <lwip_htons>
 801a56e:	4603      	mov	r3, r0
 801a570:	461a      	mov	r2, r3
 801a572:	693b      	ldr	r3, [r7, #16]
 801a574:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801a576:	693b      	ldr	r3, [r7, #16]
 801a578:	687a      	ldr	r2, [r7, #4]
 801a57a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801a57c:	68f8      	ldr	r0, [r7, #12]
 801a57e:	f7f9 fa4b 	bl	8013a18 <lwip_htonl>
 801a582:	4602      	mov	r2, r0
 801a584:	693b      	ldr	r3, [r7, #16]
 801a586:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801a588:	897b      	ldrh	r3, [r7, #10]
 801a58a:	089b      	lsrs	r3, r3, #2
 801a58c:	b29b      	uxth	r3, r3
 801a58e:	3305      	adds	r3, #5
 801a590:	b29b      	uxth	r3, r3
 801a592:	031b      	lsls	r3, r3, #12
 801a594:	b29a      	uxth	r2, r3
 801a596:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a59a:	b29b      	uxth	r3, r3
 801a59c:	4313      	orrs	r3, r2
 801a59e:	b29b      	uxth	r3, r3
 801a5a0:	4618      	mov	r0, r3
 801a5a2:	f7f9 fa23 	bl	80139ec <lwip_htons>
 801a5a6:	4603      	mov	r3, r0
 801a5a8:	461a      	mov	r2, r3
 801a5aa:	693b      	ldr	r3, [r7, #16]
 801a5ac:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801a5ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a5b0:	4618      	mov	r0, r3
 801a5b2:	f7f9 fa1b 	bl	80139ec <lwip_htons>
 801a5b6:	4603      	mov	r3, r0
 801a5b8:	461a      	mov	r2, r3
 801a5ba:	693b      	ldr	r3, [r7, #16]
 801a5bc:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801a5be:	693b      	ldr	r3, [r7, #16]
 801a5c0:	2200      	movs	r2, #0
 801a5c2:	741a      	strb	r2, [r3, #16]
 801a5c4:	2200      	movs	r2, #0
 801a5c6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801a5c8:	693b      	ldr	r3, [r7, #16]
 801a5ca:	2200      	movs	r2, #0
 801a5cc:	749a      	strb	r2, [r3, #18]
 801a5ce:	2200      	movs	r2, #0
 801a5d0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801a5d2:	697b      	ldr	r3, [r7, #20]
}
 801a5d4:	4618      	mov	r0, r3
 801a5d6:	3718      	adds	r7, #24
 801a5d8:	46bd      	mov	sp, r7
 801a5da:	bd80      	pop	{r7, pc}
 801a5dc:	08020f88 	.word	0x08020f88
 801a5e0:	08021660 	.word	0x08021660
 801a5e4:	08020fdc 	.word	0x08020fdc

0801a5e8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801a5e8:	b5b0      	push	{r4, r5, r7, lr}
 801a5ea:	b08a      	sub	sp, #40	@ 0x28
 801a5ec:	af04      	add	r7, sp, #16
 801a5ee:	60f8      	str	r0, [r7, #12]
 801a5f0:	607b      	str	r3, [r7, #4]
 801a5f2:	460b      	mov	r3, r1
 801a5f4:	817b      	strh	r3, [r7, #10]
 801a5f6:	4613      	mov	r3, r2
 801a5f8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a5fa:	68fb      	ldr	r3, [r7, #12]
 801a5fc:	2b00      	cmp	r3, #0
 801a5fe:	d106      	bne.n	801a60e <tcp_output_alloc_header+0x26>
 801a600:	4b15      	ldr	r3, [pc, #84]	@ (801a658 <tcp_output_alloc_header+0x70>)
 801a602:	f240 7242 	movw	r2, #1858	@ 0x742
 801a606:	4915      	ldr	r1, [pc, #84]	@ (801a65c <tcp_output_alloc_header+0x74>)
 801a608:	4815      	ldr	r0, [pc, #84]	@ (801a660 <tcp_output_alloc_header+0x78>)
 801a60a:	f003 fdb1 	bl	801e170 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801a60e:	68fb      	ldr	r3, [r7, #12]
 801a610:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801a612:	68fb      	ldr	r3, [r7, #12]
 801a614:	8adb      	ldrh	r3, [r3, #22]
 801a616:	68fa      	ldr	r2, [r7, #12]
 801a618:	8b12      	ldrh	r2, [r2, #24]
 801a61a:	68f9      	ldr	r1, [r7, #12]
 801a61c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801a61e:	893d      	ldrh	r5, [r7, #8]
 801a620:	897c      	ldrh	r4, [r7, #10]
 801a622:	9103      	str	r1, [sp, #12]
 801a624:	2110      	movs	r1, #16
 801a626:	9102      	str	r1, [sp, #8]
 801a628:	9201      	str	r2, [sp, #4]
 801a62a:	9300      	str	r3, [sp, #0]
 801a62c:	687b      	ldr	r3, [r7, #4]
 801a62e:	462a      	mov	r2, r5
 801a630:	4621      	mov	r1, r4
 801a632:	f7ff ff67 	bl	801a504 <tcp_output_alloc_header_common>
 801a636:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801a638:	697b      	ldr	r3, [r7, #20]
 801a63a:	2b00      	cmp	r3, #0
 801a63c:	d006      	beq.n	801a64c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a63e:	68fb      	ldr	r3, [r7, #12]
 801a640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a642:	68fa      	ldr	r2, [r7, #12]
 801a644:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801a646:	441a      	add	r2, r3
 801a648:	68fb      	ldr	r3, [r7, #12]
 801a64a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801a64c:	697b      	ldr	r3, [r7, #20]
}
 801a64e:	4618      	mov	r0, r3
 801a650:	3718      	adds	r7, #24
 801a652:	46bd      	mov	sp, r7
 801a654:	bdb0      	pop	{r4, r5, r7, pc}
 801a656:	bf00      	nop
 801a658:	08020f88 	.word	0x08020f88
 801a65c:	08021690 	.word	0x08021690
 801a660:	08020fdc 	.word	0x08020fdc

0801a664 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801a664:	b580      	push	{r7, lr}
 801a666:	b088      	sub	sp, #32
 801a668:	af00      	add	r7, sp, #0
 801a66a:	60f8      	str	r0, [r7, #12]
 801a66c:	60b9      	str	r1, [r7, #8]
 801a66e:	4611      	mov	r1, r2
 801a670:	461a      	mov	r2, r3
 801a672:	460b      	mov	r3, r1
 801a674:	71fb      	strb	r3, [r7, #7]
 801a676:	4613      	mov	r3, r2
 801a678:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801a67a:	2300      	movs	r3, #0
 801a67c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a67e:	68bb      	ldr	r3, [r7, #8]
 801a680:	2b00      	cmp	r3, #0
 801a682:	d106      	bne.n	801a692 <tcp_output_fill_options+0x2e>
 801a684:	4b12      	ldr	r3, [pc, #72]	@ (801a6d0 <tcp_output_fill_options+0x6c>)
 801a686:	f240 7256 	movw	r2, #1878	@ 0x756
 801a68a:	4912      	ldr	r1, [pc, #72]	@ (801a6d4 <tcp_output_fill_options+0x70>)
 801a68c:	4812      	ldr	r0, [pc, #72]	@ (801a6d8 <tcp_output_fill_options+0x74>)
 801a68e:	f003 fd6f 	bl	801e170 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801a692:	68bb      	ldr	r3, [r7, #8]
 801a694:	685b      	ldr	r3, [r3, #4]
 801a696:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801a698:	69bb      	ldr	r3, [r7, #24]
 801a69a:	3314      	adds	r3, #20
 801a69c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801a69e:	8bfb      	ldrh	r3, [r7, #30]
 801a6a0:	009b      	lsls	r3, r3, #2
 801a6a2:	461a      	mov	r2, r3
 801a6a4:	79fb      	ldrb	r3, [r7, #7]
 801a6a6:	009b      	lsls	r3, r3, #2
 801a6a8:	f003 0304 	and.w	r3, r3, #4
 801a6ac:	4413      	add	r3, r2
 801a6ae:	3314      	adds	r3, #20
 801a6b0:	69ba      	ldr	r2, [r7, #24]
 801a6b2:	4413      	add	r3, r2
 801a6b4:	697a      	ldr	r2, [r7, #20]
 801a6b6:	429a      	cmp	r2, r3
 801a6b8:	d006      	beq.n	801a6c8 <tcp_output_fill_options+0x64>
 801a6ba:	4b05      	ldr	r3, [pc, #20]	@ (801a6d0 <tcp_output_fill_options+0x6c>)
 801a6bc:	f240 7275 	movw	r2, #1909	@ 0x775
 801a6c0:	4906      	ldr	r1, [pc, #24]	@ (801a6dc <tcp_output_fill_options+0x78>)
 801a6c2:	4805      	ldr	r0, [pc, #20]	@ (801a6d8 <tcp_output_fill_options+0x74>)
 801a6c4:	f003 fd54 	bl	801e170 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801a6c8:	bf00      	nop
 801a6ca:	3720      	adds	r7, #32
 801a6cc:	46bd      	mov	sp, r7
 801a6ce:	bd80      	pop	{r7, pc}
 801a6d0:	08020f88 	.word	0x08020f88
 801a6d4:	080216b8 	.word	0x080216b8
 801a6d8:	08020fdc 	.word	0x08020fdc
 801a6dc:	080215b0 	.word	0x080215b0

0801a6e0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801a6e0:	b580      	push	{r7, lr}
 801a6e2:	b08a      	sub	sp, #40	@ 0x28
 801a6e4:	af04      	add	r7, sp, #16
 801a6e6:	60f8      	str	r0, [r7, #12]
 801a6e8:	60b9      	str	r1, [r7, #8]
 801a6ea:	607a      	str	r2, [r7, #4]
 801a6ec:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a6ee:	68bb      	ldr	r3, [r7, #8]
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d106      	bne.n	801a702 <tcp_output_control_segment+0x22>
 801a6f4:	4b1c      	ldr	r3, [pc, #112]	@ (801a768 <tcp_output_control_segment+0x88>)
 801a6f6:	f240 7287 	movw	r2, #1927	@ 0x787
 801a6fa:	491c      	ldr	r1, [pc, #112]	@ (801a76c <tcp_output_control_segment+0x8c>)
 801a6fc:	481c      	ldr	r0, [pc, #112]	@ (801a770 <tcp_output_control_segment+0x90>)
 801a6fe:	f003 fd37 	bl	801e170 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801a702:	683a      	ldr	r2, [r7, #0]
 801a704:	6879      	ldr	r1, [r7, #4]
 801a706:	68f8      	ldr	r0, [r7, #12]
 801a708:	f7fe ff42 	bl	8019590 <tcp_route>
 801a70c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801a70e:	693b      	ldr	r3, [r7, #16]
 801a710:	2b00      	cmp	r3, #0
 801a712:	d102      	bne.n	801a71a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801a714:	23fc      	movs	r3, #252	@ 0xfc
 801a716:	75fb      	strb	r3, [r7, #23]
 801a718:	e01c      	b.n	801a754 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801a71a:	68fb      	ldr	r3, [r7, #12]
 801a71c:	2b00      	cmp	r3, #0
 801a71e:	d006      	beq.n	801a72e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801a720:	68fb      	ldr	r3, [r7, #12]
 801a722:	7adb      	ldrb	r3, [r3, #11]
 801a724:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801a726:	68fb      	ldr	r3, [r7, #12]
 801a728:	7a9b      	ldrb	r3, [r3, #10]
 801a72a:	757b      	strb	r3, [r7, #21]
 801a72c:	e003      	b.n	801a736 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801a72e:	23ff      	movs	r3, #255	@ 0xff
 801a730:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801a732:	2300      	movs	r3, #0
 801a734:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a736:	7dba      	ldrb	r2, [r7, #22]
 801a738:	693b      	ldr	r3, [r7, #16]
 801a73a:	9302      	str	r3, [sp, #8]
 801a73c:	2306      	movs	r3, #6
 801a73e:	9301      	str	r3, [sp, #4]
 801a740:	7d7b      	ldrb	r3, [r7, #21]
 801a742:	9300      	str	r3, [sp, #0]
 801a744:	4613      	mov	r3, r2
 801a746:	683a      	ldr	r2, [r7, #0]
 801a748:	6879      	ldr	r1, [r7, #4]
 801a74a:	68b8      	ldr	r0, [r7, #8]
 801a74c:	f002 faf0 	bl	801cd30 <ip4_output_if>
 801a750:	4603      	mov	r3, r0
 801a752:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801a754:	68b8      	ldr	r0, [r7, #8]
 801a756:	f7fa fd3b 	bl	80151d0 <pbuf_free>
  return err;
 801a75a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a75e:	4618      	mov	r0, r3
 801a760:	3718      	adds	r7, #24
 801a762:	46bd      	mov	sp, r7
 801a764:	bd80      	pop	{r7, pc}
 801a766:	bf00      	nop
 801a768:	08020f88 	.word	0x08020f88
 801a76c:	080216e0 	.word	0x080216e0
 801a770:	08020fdc 	.word	0x08020fdc

0801a774 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801a774:	b590      	push	{r4, r7, lr}
 801a776:	b08b      	sub	sp, #44	@ 0x2c
 801a778:	af04      	add	r7, sp, #16
 801a77a:	60f8      	str	r0, [r7, #12]
 801a77c:	60b9      	str	r1, [r7, #8]
 801a77e:	607a      	str	r2, [r7, #4]
 801a780:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a782:	683b      	ldr	r3, [r7, #0]
 801a784:	2b00      	cmp	r3, #0
 801a786:	d106      	bne.n	801a796 <tcp_rst+0x22>
 801a788:	4b1f      	ldr	r3, [pc, #124]	@ (801a808 <tcp_rst+0x94>)
 801a78a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801a78e:	491f      	ldr	r1, [pc, #124]	@ (801a80c <tcp_rst+0x98>)
 801a790:	481f      	ldr	r0, [pc, #124]	@ (801a810 <tcp_rst+0x9c>)
 801a792:	f003 fced 	bl	801e170 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801a796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a798:	2b00      	cmp	r3, #0
 801a79a:	d106      	bne.n	801a7aa <tcp_rst+0x36>
 801a79c:	4b1a      	ldr	r3, [pc, #104]	@ (801a808 <tcp_rst+0x94>)
 801a79e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801a7a2:	491c      	ldr	r1, [pc, #112]	@ (801a814 <tcp_rst+0xa0>)
 801a7a4:	481a      	ldr	r0, [pc, #104]	@ (801a810 <tcp_rst+0x9c>)
 801a7a6:	f003 fce3 	bl	801e170 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a7aa:	2300      	movs	r3, #0
 801a7ac:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801a7ae:	f246 0308 	movw	r3, #24584	@ 0x6008
 801a7b2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801a7b4:	7dfb      	ldrb	r3, [r7, #23]
 801a7b6:	b29c      	uxth	r4, r3
 801a7b8:	68b8      	ldr	r0, [r7, #8]
 801a7ba:	f7f9 f92d 	bl	8013a18 <lwip_htonl>
 801a7be:	4602      	mov	r2, r0
 801a7c0:	8abb      	ldrh	r3, [r7, #20]
 801a7c2:	9303      	str	r3, [sp, #12]
 801a7c4:	2314      	movs	r3, #20
 801a7c6:	9302      	str	r3, [sp, #8]
 801a7c8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801a7ca:	9301      	str	r3, [sp, #4]
 801a7cc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a7ce:	9300      	str	r3, [sp, #0]
 801a7d0:	4613      	mov	r3, r2
 801a7d2:	2200      	movs	r2, #0
 801a7d4:	4621      	mov	r1, r4
 801a7d6:	6878      	ldr	r0, [r7, #4]
 801a7d8:	f7ff fe94 	bl	801a504 <tcp_output_alloc_header_common>
 801a7dc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801a7de:	693b      	ldr	r3, [r7, #16]
 801a7e0:	2b00      	cmp	r3, #0
 801a7e2:	d00c      	beq.n	801a7fe <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a7e4:	7dfb      	ldrb	r3, [r7, #23]
 801a7e6:	2200      	movs	r2, #0
 801a7e8:	6939      	ldr	r1, [r7, #16]
 801a7ea:	68f8      	ldr	r0, [r7, #12]
 801a7ec:	f7ff ff3a 	bl	801a664 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801a7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a7f2:	683a      	ldr	r2, [r7, #0]
 801a7f4:	6939      	ldr	r1, [r7, #16]
 801a7f6:	68f8      	ldr	r0, [r7, #12]
 801a7f8:	f7ff ff72 	bl	801a6e0 <tcp_output_control_segment>
 801a7fc:	e000      	b.n	801a800 <tcp_rst+0x8c>
    return;
 801a7fe:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801a800:	371c      	adds	r7, #28
 801a802:	46bd      	mov	sp, r7
 801a804:	bd90      	pop	{r4, r7, pc}
 801a806:	bf00      	nop
 801a808:	08020f88 	.word	0x08020f88
 801a80c:	0802170c 	.word	0x0802170c
 801a810:	08020fdc 	.word	0x08020fdc
 801a814:	08021728 	.word	0x08021728

0801a818 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801a818:	b590      	push	{r4, r7, lr}
 801a81a:	b087      	sub	sp, #28
 801a81c:	af00      	add	r7, sp, #0
 801a81e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801a820:	2300      	movs	r3, #0
 801a822:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801a824:	2300      	movs	r3, #0
 801a826:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801a828:	687b      	ldr	r3, [r7, #4]
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	d106      	bne.n	801a83c <tcp_send_empty_ack+0x24>
 801a82e:	4b28      	ldr	r3, [pc, #160]	@ (801a8d0 <tcp_send_empty_ack+0xb8>)
 801a830:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801a834:	4927      	ldr	r1, [pc, #156]	@ (801a8d4 <tcp_send_empty_ack+0xbc>)
 801a836:	4828      	ldr	r0, [pc, #160]	@ (801a8d8 <tcp_send_empty_ack+0xc0>)
 801a838:	f003 fc9a 	bl	801e170 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a83c:	7dfb      	ldrb	r3, [r7, #23]
 801a83e:	009b      	lsls	r3, r3, #2
 801a840:	b2db      	uxtb	r3, r3
 801a842:	f003 0304 	and.w	r3, r3, #4
 801a846:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801a848:	7d7b      	ldrb	r3, [r7, #21]
 801a84a:	b29c      	uxth	r4, r3
 801a84c:	687b      	ldr	r3, [r7, #4]
 801a84e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a850:	4618      	mov	r0, r3
 801a852:	f7f9 f8e1 	bl	8013a18 <lwip_htonl>
 801a856:	4603      	mov	r3, r0
 801a858:	2200      	movs	r2, #0
 801a85a:	4621      	mov	r1, r4
 801a85c:	6878      	ldr	r0, [r7, #4]
 801a85e:	f7ff fec3 	bl	801a5e8 <tcp_output_alloc_header>
 801a862:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a864:	693b      	ldr	r3, [r7, #16]
 801a866:	2b00      	cmp	r3, #0
 801a868:	d109      	bne.n	801a87e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a86a:	687b      	ldr	r3, [r7, #4]
 801a86c:	8b5b      	ldrh	r3, [r3, #26]
 801a86e:	f043 0303 	orr.w	r3, r3, #3
 801a872:	b29a      	uxth	r2, r3
 801a874:	687b      	ldr	r3, [r7, #4]
 801a876:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801a878:	f06f 0301 	mvn.w	r3, #1
 801a87c:	e023      	b.n	801a8c6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801a87e:	7dbb      	ldrb	r3, [r7, #22]
 801a880:	7dfa      	ldrb	r2, [r7, #23]
 801a882:	6939      	ldr	r1, [r7, #16]
 801a884:	6878      	ldr	r0, [r7, #4]
 801a886:	f7ff feed 	bl	801a664 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a88a:	687a      	ldr	r2, [r7, #4]
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	3304      	adds	r3, #4
 801a890:	6939      	ldr	r1, [r7, #16]
 801a892:	6878      	ldr	r0, [r7, #4]
 801a894:	f7ff ff24 	bl	801a6e0 <tcp_output_control_segment>
 801a898:	4603      	mov	r3, r0
 801a89a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801a89c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a8a0:	2b00      	cmp	r3, #0
 801a8a2:	d007      	beq.n	801a8b4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a8a4:	687b      	ldr	r3, [r7, #4]
 801a8a6:	8b5b      	ldrh	r3, [r3, #26]
 801a8a8:	f043 0303 	orr.w	r3, r3, #3
 801a8ac:	b29a      	uxth	r2, r3
 801a8ae:	687b      	ldr	r3, [r7, #4]
 801a8b0:	835a      	strh	r2, [r3, #26]
 801a8b2:	e006      	b.n	801a8c2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a8b4:	687b      	ldr	r3, [r7, #4]
 801a8b6:	8b5b      	ldrh	r3, [r3, #26]
 801a8b8:	f023 0303 	bic.w	r3, r3, #3
 801a8bc:	b29a      	uxth	r2, r3
 801a8be:	687b      	ldr	r3, [r7, #4]
 801a8c0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801a8c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a8c6:	4618      	mov	r0, r3
 801a8c8:	371c      	adds	r7, #28
 801a8ca:	46bd      	mov	sp, r7
 801a8cc:	bd90      	pop	{r4, r7, pc}
 801a8ce:	bf00      	nop
 801a8d0:	08020f88 	.word	0x08020f88
 801a8d4:	08021744 	.word	0x08021744
 801a8d8:	08020fdc 	.word	0x08020fdc

0801a8dc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801a8dc:	b590      	push	{r4, r7, lr}
 801a8de:	b087      	sub	sp, #28
 801a8e0:	af00      	add	r7, sp, #0
 801a8e2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a8e4:	2300      	movs	r3, #0
 801a8e6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801a8e8:	687b      	ldr	r3, [r7, #4]
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d106      	bne.n	801a8fc <tcp_keepalive+0x20>
 801a8ee:	4b18      	ldr	r3, [pc, #96]	@ (801a950 <tcp_keepalive+0x74>)
 801a8f0:	f640 0224 	movw	r2, #2084	@ 0x824
 801a8f4:	4917      	ldr	r1, [pc, #92]	@ (801a954 <tcp_keepalive+0x78>)
 801a8f6:	4818      	ldr	r0, [pc, #96]	@ (801a958 <tcp_keepalive+0x7c>)
 801a8f8:	f003 fc3a 	bl	801e170 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801a8fc:	7dfb      	ldrb	r3, [r7, #23]
 801a8fe:	b29c      	uxth	r4, r3
 801a900:	687b      	ldr	r3, [r7, #4]
 801a902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a904:	3b01      	subs	r3, #1
 801a906:	4618      	mov	r0, r3
 801a908:	f7f9 f886 	bl	8013a18 <lwip_htonl>
 801a90c:	4603      	mov	r3, r0
 801a90e:	2200      	movs	r2, #0
 801a910:	4621      	mov	r1, r4
 801a912:	6878      	ldr	r0, [r7, #4]
 801a914:	f7ff fe68 	bl	801a5e8 <tcp_output_alloc_header>
 801a918:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a91a:	693b      	ldr	r3, [r7, #16]
 801a91c:	2b00      	cmp	r3, #0
 801a91e:	d102      	bne.n	801a926 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801a920:	f04f 33ff 	mov.w	r3, #4294967295
 801a924:	e010      	b.n	801a948 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a926:	7dfb      	ldrb	r3, [r7, #23]
 801a928:	2200      	movs	r2, #0
 801a92a:	6939      	ldr	r1, [r7, #16]
 801a92c:	6878      	ldr	r0, [r7, #4]
 801a92e:	f7ff fe99 	bl	801a664 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a932:	687a      	ldr	r2, [r7, #4]
 801a934:	687b      	ldr	r3, [r7, #4]
 801a936:	3304      	adds	r3, #4
 801a938:	6939      	ldr	r1, [r7, #16]
 801a93a:	6878      	ldr	r0, [r7, #4]
 801a93c:	f7ff fed0 	bl	801a6e0 <tcp_output_control_segment>
 801a940:	4603      	mov	r3, r0
 801a942:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a944:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a948:	4618      	mov	r0, r3
 801a94a:	371c      	adds	r7, #28
 801a94c:	46bd      	mov	sp, r7
 801a94e:	bd90      	pop	{r4, r7, pc}
 801a950:	08020f88 	.word	0x08020f88
 801a954:	08021764 	.word	0x08021764
 801a958:	08020fdc 	.word	0x08020fdc

0801a95c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801a95c:	b590      	push	{r4, r7, lr}
 801a95e:	b08b      	sub	sp, #44	@ 0x2c
 801a960:	af00      	add	r7, sp, #0
 801a962:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a964:	2300      	movs	r3, #0
 801a966:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801a96a:	687b      	ldr	r3, [r7, #4]
 801a96c:	2b00      	cmp	r3, #0
 801a96e:	d106      	bne.n	801a97e <tcp_zero_window_probe+0x22>
 801a970:	4b4c      	ldr	r3, [pc, #304]	@ (801aaa4 <tcp_zero_window_probe+0x148>)
 801a972:	f640 024f 	movw	r2, #2127	@ 0x84f
 801a976:	494c      	ldr	r1, [pc, #304]	@ (801aaa8 <tcp_zero_window_probe+0x14c>)
 801a978:	484c      	ldr	r0, [pc, #304]	@ (801aaac <tcp_zero_window_probe+0x150>)
 801a97a:	f003 fbf9 	bl	801e170 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801a97e:	687b      	ldr	r3, [r7, #4]
 801a980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a982:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801a984:	6a3b      	ldr	r3, [r7, #32]
 801a986:	2b00      	cmp	r3, #0
 801a988:	d101      	bne.n	801a98e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801a98a:	2300      	movs	r3, #0
 801a98c:	e086      	b.n	801aa9c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801a98e:	687b      	ldr	r3, [r7, #4]
 801a990:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a994:	2bff      	cmp	r3, #255	@ 0xff
 801a996:	d007      	beq.n	801a9a8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801a998:	687b      	ldr	r3, [r7, #4]
 801a99a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a99e:	3301      	adds	r3, #1
 801a9a0:	b2da      	uxtb	r2, r3
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a9a8:	6a3b      	ldr	r3, [r7, #32]
 801a9aa:	68db      	ldr	r3, [r3, #12]
 801a9ac:	899b      	ldrh	r3, [r3, #12]
 801a9ae:	b29b      	uxth	r3, r3
 801a9b0:	4618      	mov	r0, r3
 801a9b2:	f7f9 f81b 	bl	80139ec <lwip_htons>
 801a9b6:	4603      	mov	r3, r0
 801a9b8:	b2db      	uxtb	r3, r3
 801a9ba:	f003 0301 	and.w	r3, r3, #1
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d005      	beq.n	801a9ce <tcp_zero_window_probe+0x72>
 801a9c2:	6a3b      	ldr	r3, [r7, #32]
 801a9c4:	891b      	ldrh	r3, [r3, #8]
 801a9c6:	2b00      	cmp	r3, #0
 801a9c8:	d101      	bne.n	801a9ce <tcp_zero_window_probe+0x72>
 801a9ca:	2301      	movs	r3, #1
 801a9cc:	e000      	b.n	801a9d0 <tcp_zero_window_probe+0x74>
 801a9ce:	2300      	movs	r3, #0
 801a9d0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801a9d2:	7ffb      	ldrb	r3, [r7, #31]
 801a9d4:	2b00      	cmp	r3, #0
 801a9d6:	bf0c      	ite	eq
 801a9d8:	2301      	moveq	r3, #1
 801a9da:	2300      	movne	r3, #0
 801a9dc:	b2db      	uxtb	r3, r3
 801a9de:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a9e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a9e4:	b299      	uxth	r1, r3
 801a9e6:	6a3b      	ldr	r3, [r7, #32]
 801a9e8:	68db      	ldr	r3, [r3, #12]
 801a9ea:	685b      	ldr	r3, [r3, #4]
 801a9ec:	8bba      	ldrh	r2, [r7, #28]
 801a9ee:	6878      	ldr	r0, [r7, #4]
 801a9f0:	f7ff fdfa 	bl	801a5e8 <tcp_output_alloc_header>
 801a9f4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801a9f6:	69bb      	ldr	r3, [r7, #24]
 801a9f8:	2b00      	cmp	r3, #0
 801a9fa:	d102      	bne.n	801aa02 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801a9fc:	f04f 33ff 	mov.w	r3, #4294967295
 801aa00:	e04c      	b.n	801aa9c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801aa02:	69bb      	ldr	r3, [r7, #24]
 801aa04:	685b      	ldr	r3, [r3, #4]
 801aa06:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801aa08:	7ffb      	ldrb	r3, [r7, #31]
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d011      	beq.n	801aa32 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801aa0e:	697b      	ldr	r3, [r7, #20]
 801aa10:	899b      	ldrh	r3, [r3, #12]
 801aa12:	b29b      	uxth	r3, r3
 801aa14:	b21b      	sxth	r3, r3
 801aa16:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801aa1a:	b21c      	sxth	r4, r3
 801aa1c:	2011      	movs	r0, #17
 801aa1e:	f7f8 ffe5 	bl	80139ec <lwip_htons>
 801aa22:	4603      	mov	r3, r0
 801aa24:	b21b      	sxth	r3, r3
 801aa26:	4323      	orrs	r3, r4
 801aa28:	b21b      	sxth	r3, r3
 801aa2a:	b29a      	uxth	r2, r3
 801aa2c:	697b      	ldr	r3, [r7, #20]
 801aa2e:	819a      	strh	r2, [r3, #12]
 801aa30:	e010      	b.n	801aa54 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801aa32:	69bb      	ldr	r3, [r7, #24]
 801aa34:	685b      	ldr	r3, [r3, #4]
 801aa36:	3314      	adds	r3, #20
 801aa38:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801aa3a:	6a3b      	ldr	r3, [r7, #32]
 801aa3c:	6858      	ldr	r0, [r3, #4]
 801aa3e:	6a3b      	ldr	r3, [r7, #32]
 801aa40:	685b      	ldr	r3, [r3, #4]
 801aa42:	891a      	ldrh	r2, [r3, #8]
 801aa44:	6a3b      	ldr	r3, [r7, #32]
 801aa46:	891b      	ldrh	r3, [r3, #8]
 801aa48:	1ad3      	subs	r3, r2, r3
 801aa4a:	b29b      	uxth	r3, r3
 801aa4c:	2201      	movs	r2, #1
 801aa4e:	6939      	ldr	r1, [r7, #16]
 801aa50:	f7fa fdc4 	bl	80155dc <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801aa54:	6a3b      	ldr	r3, [r7, #32]
 801aa56:	68db      	ldr	r3, [r3, #12]
 801aa58:	685b      	ldr	r3, [r3, #4]
 801aa5a:	4618      	mov	r0, r3
 801aa5c:	f7f8 ffdc 	bl	8013a18 <lwip_htonl>
 801aa60:	4603      	mov	r3, r0
 801aa62:	3301      	adds	r3, #1
 801aa64:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801aa66:	687b      	ldr	r3, [r7, #4]
 801aa68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801aa6a:	68fb      	ldr	r3, [r7, #12]
 801aa6c:	1ad3      	subs	r3, r2, r3
 801aa6e:	2b00      	cmp	r3, #0
 801aa70:	da02      	bge.n	801aa78 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801aa72:	687b      	ldr	r3, [r7, #4]
 801aa74:	68fa      	ldr	r2, [r7, #12]
 801aa76:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801aa78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801aa7c:	2200      	movs	r2, #0
 801aa7e:	69b9      	ldr	r1, [r7, #24]
 801aa80:	6878      	ldr	r0, [r7, #4]
 801aa82:	f7ff fdef 	bl	801a664 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801aa86:	687a      	ldr	r2, [r7, #4]
 801aa88:	687b      	ldr	r3, [r7, #4]
 801aa8a:	3304      	adds	r3, #4
 801aa8c:	69b9      	ldr	r1, [r7, #24]
 801aa8e:	6878      	ldr	r0, [r7, #4]
 801aa90:	f7ff fe26 	bl	801a6e0 <tcp_output_control_segment>
 801aa94:	4603      	mov	r3, r0
 801aa96:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801aa98:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801aa9c:	4618      	mov	r0, r3
 801aa9e:	372c      	adds	r7, #44	@ 0x2c
 801aaa0:	46bd      	mov	sp, r7
 801aaa2:	bd90      	pop	{r4, r7, pc}
 801aaa4:	08020f88 	.word	0x08020f88
 801aaa8:	08021780 	.word	0x08021780
 801aaac:	08020fdc 	.word	0x08020fdc

0801aab0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801aab0:	b580      	push	{r7, lr}
 801aab2:	b082      	sub	sp, #8
 801aab4:	af00      	add	r7, sp, #0
 801aab6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801aab8:	f7fa ff10 	bl	80158dc <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801aabc:	4b0a      	ldr	r3, [pc, #40]	@ (801aae8 <tcpip_tcp_timer+0x38>)
 801aabe:	681b      	ldr	r3, [r3, #0]
 801aac0:	2b00      	cmp	r3, #0
 801aac2:	d103      	bne.n	801aacc <tcpip_tcp_timer+0x1c>
 801aac4:	4b09      	ldr	r3, [pc, #36]	@ (801aaec <tcpip_tcp_timer+0x3c>)
 801aac6:	681b      	ldr	r3, [r3, #0]
 801aac8:	2b00      	cmp	r3, #0
 801aaca:	d005      	beq.n	801aad8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801aacc:	2200      	movs	r2, #0
 801aace:	4908      	ldr	r1, [pc, #32]	@ (801aaf0 <tcpip_tcp_timer+0x40>)
 801aad0:	20fa      	movs	r0, #250	@ 0xfa
 801aad2:	f000 f8f3 	bl	801acbc <sys_timeout>
 801aad6:	e003      	b.n	801aae0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801aad8:	4b06      	ldr	r3, [pc, #24]	@ (801aaf4 <tcpip_tcp_timer+0x44>)
 801aada:	2200      	movs	r2, #0
 801aadc:	601a      	str	r2, [r3, #0]
  }
}
 801aade:	bf00      	nop
 801aae0:	bf00      	nop
 801aae2:	3708      	adds	r7, #8
 801aae4:	46bd      	mov	sp, r7
 801aae6:	bd80      	pop	{r7, pc}
 801aae8:	20012b18 	.word	0x20012b18
 801aaec:	20012b1c 	.word	0x20012b1c
 801aaf0:	0801aab1 	.word	0x0801aab1
 801aaf4:	20012b64 	.word	0x20012b64

0801aaf8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801aaf8:	b580      	push	{r7, lr}
 801aafa:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801aafc:	4b0a      	ldr	r3, [pc, #40]	@ (801ab28 <tcp_timer_needed+0x30>)
 801aafe:	681b      	ldr	r3, [r3, #0]
 801ab00:	2b00      	cmp	r3, #0
 801ab02:	d10f      	bne.n	801ab24 <tcp_timer_needed+0x2c>
 801ab04:	4b09      	ldr	r3, [pc, #36]	@ (801ab2c <tcp_timer_needed+0x34>)
 801ab06:	681b      	ldr	r3, [r3, #0]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d103      	bne.n	801ab14 <tcp_timer_needed+0x1c>
 801ab0c:	4b08      	ldr	r3, [pc, #32]	@ (801ab30 <tcp_timer_needed+0x38>)
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	2b00      	cmp	r3, #0
 801ab12:	d007      	beq.n	801ab24 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801ab14:	4b04      	ldr	r3, [pc, #16]	@ (801ab28 <tcp_timer_needed+0x30>)
 801ab16:	2201      	movs	r2, #1
 801ab18:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801ab1a:	2200      	movs	r2, #0
 801ab1c:	4905      	ldr	r1, [pc, #20]	@ (801ab34 <tcp_timer_needed+0x3c>)
 801ab1e:	20fa      	movs	r0, #250	@ 0xfa
 801ab20:	f000 f8cc 	bl	801acbc <sys_timeout>
  }
}
 801ab24:	bf00      	nop
 801ab26:	bd80      	pop	{r7, pc}
 801ab28:	20012b64 	.word	0x20012b64
 801ab2c:	20012b18 	.word	0x20012b18
 801ab30:	20012b1c 	.word	0x20012b1c
 801ab34:	0801aab1 	.word	0x0801aab1

0801ab38 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801ab38:	b580      	push	{r7, lr}
 801ab3a:	b086      	sub	sp, #24
 801ab3c:	af00      	add	r7, sp, #0
 801ab3e:	60f8      	str	r0, [r7, #12]
 801ab40:	60b9      	str	r1, [r7, #8]
 801ab42:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801ab44:	200a      	movs	r0, #10
 801ab46:	f7f9 fc29 	bl	801439c <memp_malloc>
 801ab4a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801ab4c:	693b      	ldr	r3, [r7, #16]
 801ab4e:	2b00      	cmp	r3, #0
 801ab50:	d109      	bne.n	801ab66 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801ab52:	693b      	ldr	r3, [r7, #16]
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	d151      	bne.n	801abfc <sys_timeout_abs+0xc4>
 801ab58:	4b2a      	ldr	r3, [pc, #168]	@ (801ac04 <sys_timeout_abs+0xcc>)
 801ab5a:	22be      	movs	r2, #190	@ 0xbe
 801ab5c:	492a      	ldr	r1, [pc, #168]	@ (801ac08 <sys_timeout_abs+0xd0>)
 801ab5e:	482b      	ldr	r0, [pc, #172]	@ (801ac0c <sys_timeout_abs+0xd4>)
 801ab60:	f003 fb06 	bl	801e170 <iprintf>
    return;
 801ab64:	e04a      	b.n	801abfc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801ab66:	693b      	ldr	r3, [r7, #16]
 801ab68:	2200      	movs	r2, #0
 801ab6a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801ab6c:	693b      	ldr	r3, [r7, #16]
 801ab6e:	68ba      	ldr	r2, [r7, #8]
 801ab70:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801ab72:	693b      	ldr	r3, [r7, #16]
 801ab74:	687a      	ldr	r2, [r7, #4]
 801ab76:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801ab78:	693b      	ldr	r3, [r7, #16]
 801ab7a:	68fa      	ldr	r2, [r7, #12]
 801ab7c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801ab7e:	4b24      	ldr	r3, [pc, #144]	@ (801ac10 <sys_timeout_abs+0xd8>)
 801ab80:	681b      	ldr	r3, [r3, #0]
 801ab82:	2b00      	cmp	r3, #0
 801ab84:	d103      	bne.n	801ab8e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801ab86:	4a22      	ldr	r2, [pc, #136]	@ (801ac10 <sys_timeout_abs+0xd8>)
 801ab88:	693b      	ldr	r3, [r7, #16]
 801ab8a:	6013      	str	r3, [r2, #0]
    return;
 801ab8c:	e037      	b.n	801abfe <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801ab8e:	693b      	ldr	r3, [r7, #16]
 801ab90:	685a      	ldr	r2, [r3, #4]
 801ab92:	4b1f      	ldr	r3, [pc, #124]	@ (801ac10 <sys_timeout_abs+0xd8>)
 801ab94:	681b      	ldr	r3, [r3, #0]
 801ab96:	685b      	ldr	r3, [r3, #4]
 801ab98:	1ad3      	subs	r3, r2, r3
 801ab9a:	0fdb      	lsrs	r3, r3, #31
 801ab9c:	f003 0301 	and.w	r3, r3, #1
 801aba0:	b2db      	uxtb	r3, r3
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	d007      	beq.n	801abb6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801aba6:	4b1a      	ldr	r3, [pc, #104]	@ (801ac10 <sys_timeout_abs+0xd8>)
 801aba8:	681a      	ldr	r2, [r3, #0]
 801abaa:	693b      	ldr	r3, [r7, #16]
 801abac:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801abae:	4a18      	ldr	r2, [pc, #96]	@ (801ac10 <sys_timeout_abs+0xd8>)
 801abb0:	693b      	ldr	r3, [r7, #16]
 801abb2:	6013      	str	r3, [r2, #0]
 801abb4:	e023      	b.n	801abfe <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801abb6:	4b16      	ldr	r3, [pc, #88]	@ (801ac10 <sys_timeout_abs+0xd8>)
 801abb8:	681b      	ldr	r3, [r3, #0]
 801abba:	617b      	str	r3, [r7, #20]
 801abbc:	e01a      	b.n	801abf4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801abbe:	697b      	ldr	r3, [r7, #20]
 801abc0:	681b      	ldr	r3, [r3, #0]
 801abc2:	2b00      	cmp	r3, #0
 801abc4:	d00b      	beq.n	801abde <sys_timeout_abs+0xa6>
 801abc6:	693b      	ldr	r3, [r7, #16]
 801abc8:	685a      	ldr	r2, [r3, #4]
 801abca:	697b      	ldr	r3, [r7, #20]
 801abcc:	681b      	ldr	r3, [r3, #0]
 801abce:	685b      	ldr	r3, [r3, #4]
 801abd0:	1ad3      	subs	r3, r2, r3
 801abd2:	0fdb      	lsrs	r3, r3, #31
 801abd4:	f003 0301 	and.w	r3, r3, #1
 801abd8:	b2db      	uxtb	r3, r3
 801abda:	2b00      	cmp	r3, #0
 801abdc:	d007      	beq.n	801abee <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801abde:	697b      	ldr	r3, [r7, #20]
 801abe0:	681a      	ldr	r2, [r3, #0]
 801abe2:	693b      	ldr	r3, [r7, #16]
 801abe4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801abe6:	697b      	ldr	r3, [r7, #20]
 801abe8:	693a      	ldr	r2, [r7, #16]
 801abea:	601a      	str	r2, [r3, #0]
        break;
 801abec:	e007      	b.n	801abfe <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801abee:	697b      	ldr	r3, [r7, #20]
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	617b      	str	r3, [r7, #20]
 801abf4:	697b      	ldr	r3, [r7, #20]
 801abf6:	2b00      	cmp	r3, #0
 801abf8:	d1e1      	bne.n	801abbe <sys_timeout_abs+0x86>
 801abfa:	e000      	b.n	801abfe <sys_timeout_abs+0xc6>
    return;
 801abfc:	bf00      	nop
      }
    }
  }
}
 801abfe:	3718      	adds	r7, #24
 801ac00:	46bd      	mov	sp, r7
 801ac02:	bd80      	pop	{r7, pc}
 801ac04:	080217a4 	.word	0x080217a4
 801ac08:	080217d8 	.word	0x080217d8
 801ac0c:	08021818 	.word	0x08021818
 801ac10:	20012b5c 	.word	0x20012b5c

0801ac14 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801ac14:	b580      	push	{r7, lr}
 801ac16:	b086      	sub	sp, #24
 801ac18:	af00      	add	r7, sp, #0
 801ac1a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801ac1c:	687b      	ldr	r3, [r7, #4]
 801ac1e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801ac20:	697b      	ldr	r3, [r7, #20]
 801ac22:	685b      	ldr	r3, [r3, #4]
 801ac24:	4798      	blx	r3

  now = sys_now();
 801ac26:	f7f0 fc9b 	bl	800b560 <sys_now>
 801ac2a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801ac2c:	697b      	ldr	r3, [r7, #20]
 801ac2e:	681a      	ldr	r2, [r3, #0]
 801ac30:	4b0f      	ldr	r3, [pc, #60]	@ (801ac70 <lwip_cyclic_timer+0x5c>)
 801ac32:	681b      	ldr	r3, [r3, #0]
 801ac34:	4413      	add	r3, r2
 801ac36:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801ac38:	68fa      	ldr	r2, [r7, #12]
 801ac3a:	693b      	ldr	r3, [r7, #16]
 801ac3c:	1ad3      	subs	r3, r2, r3
 801ac3e:	0fdb      	lsrs	r3, r3, #31
 801ac40:	f003 0301 	and.w	r3, r3, #1
 801ac44:	b2db      	uxtb	r3, r3
 801ac46:	2b00      	cmp	r3, #0
 801ac48:	d009      	beq.n	801ac5e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801ac4a:	697b      	ldr	r3, [r7, #20]
 801ac4c:	681a      	ldr	r2, [r3, #0]
 801ac4e:	693b      	ldr	r3, [r7, #16]
 801ac50:	4413      	add	r3, r2
 801ac52:	687a      	ldr	r2, [r7, #4]
 801ac54:	4907      	ldr	r1, [pc, #28]	@ (801ac74 <lwip_cyclic_timer+0x60>)
 801ac56:	4618      	mov	r0, r3
 801ac58:	f7ff ff6e 	bl	801ab38 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801ac5c:	e004      	b.n	801ac68 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801ac5e:	687a      	ldr	r2, [r7, #4]
 801ac60:	4904      	ldr	r1, [pc, #16]	@ (801ac74 <lwip_cyclic_timer+0x60>)
 801ac62:	68f8      	ldr	r0, [r7, #12]
 801ac64:	f7ff ff68 	bl	801ab38 <sys_timeout_abs>
}
 801ac68:	bf00      	nop
 801ac6a:	3718      	adds	r7, #24
 801ac6c:	46bd      	mov	sp, r7
 801ac6e:	bd80      	pop	{r7, pc}
 801ac70:	20012b60 	.word	0x20012b60
 801ac74:	0801ac15 	.word	0x0801ac15

0801ac78 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801ac78:	b580      	push	{r7, lr}
 801ac7a:	b082      	sub	sp, #8
 801ac7c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801ac7e:	2301      	movs	r3, #1
 801ac80:	607b      	str	r3, [r7, #4]
 801ac82:	e00e      	b.n	801aca2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801ac84:	4a0b      	ldr	r2, [pc, #44]	@ (801acb4 <sys_timeouts_init+0x3c>)
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801ac8c:	687b      	ldr	r3, [r7, #4]
 801ac8e:	00db      	lsls	r3, r3, #3
 801ac90:	4a08      	ldr	r2, [pc, #32]	@ (801acb4 <sys_timeouts_init+0x3c>)
 801ac92:	4413      	add	r3, r2
 801ac94:	461a      	mov	r2, r3
 801ac96:	4908      	ldr	r1, [pc, #32]	@ (801acb8 <sys_timeouts_init+0x40>)
 801ac98:	f000 f810 	bl	801acbc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	3301      	adds	r3, #1
 801aca0:	607b      	str	r3, [r7, #4]
 801aca2:	687b      	ldr	r3, [r7, #4]
 801aca4:	2b02      	cmp	r3, #2
 801aca6:	d9ed      	bls.n	801ac84 <sys_timeouts_init+0xc>
  }
}
 801aca8:	bf00      	nop
 801acaa:	bf00      	nop
 801acac:	3708      	adds	r7, #8
 801acae:	46bd      	mov	sp, r7
 801acb0:	bd80      	pop	{r7, pc}
 801acb2:	bf00      	nop
 801acb4:	080229cc 	.word	0x080229cc
 801acb8:	0801ac15 	.word	0x0801ac15

0801acbc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801acbc:	b580      	push	{r7, lr}
 801acbe:	b086      	sub	sp, #24
 801acc0:	af00      	add	r7, sp, #0
 801acc2:	60f8      	str	r0, [r7, #12]
 801acc4:	60b9      	str	r1, [r7, #8]
 801acc6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801acc8:	68fb      	ldr	r3, [r7, #12]
 801acca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801acce:	d306      	bcc.n	801acde <sys_timeout+0x22>
 801acd0:	4b0a      	ldr	r3, [pc, #40]	@ (801acfc <sys_timeout+0x40>)
 801acd2:	f240 1229 	movw	r2, #297	@ 0x129
 801acd6:	490a      	ldr	r1, [pc, #40]	@ (801ad00 <sys_timeout+0x44>)
 801acd8:	480a      	ldr	r0, [pc, #40]	@ (801ad04 <sys_timeout+0x48>)
 801acda:	f003 fa49 	bl	801e170 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801acde:	f7f0 fc3f 	bl	800b560 <sys_now>
 801ace2:	4602      	mov	r2, r0
 801ace4:	68fb      	ldr	r3, [r7, #12]
 801ace6:	4413      	add	r3, r2
 801ace8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801acea:	687a      	ldr	r2, [r7, #4]
 801acec:	68b9      	ldr	r1, [r7, #8]
 801acee:	6978      	ldr	r0, [r7, #20]
 801acf0:	f7ff ff22 	bl	801ab38 <sys_timeout_abs>
#endif
}
 801acf4:	bf00      	nop
 801acf6:	3718      	adds	r7, #24
 801acf8:	46bd      	mov	sp, r7
 801acfa:	bd80      	pop	{r7, pc}
 801acfc:	080217a4 	.word	0x080217a4
 801ad00:	08021840 	.word	0x08021840
 801ad04:	08021818 	.word	0x08021818

0801ad08 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801ad08:	b580      	push	{r7, lr}
 801ad0a:	b084      	sub	sp, #16
 801ad0c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801ad0e:	f7f0 fc27 	bl	800b560 <sys_now>
 801ad12:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801ad14:	4b17      	ldr	r3, [pc, #92]	@ (801ad74 <sys_check_timeouts+0x6c>)
 801ad16:	681b      	ldr	r3, [r3, #0]
 801ad18:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801ad1a:	68bb      	ldr	r3, [r7, #8]
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	d022      	beq.n	801ad66 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801ad20:	68bb      	ldr	r3, [r7, #8]
 801ad22:	685b      	ldr	r3, [r3, #4]
 801ad24:	68fa      	ldr	r2, [r7, #12]
 801ad26:	1ad3      	subs	r3, r2, r3
 801ad28:	0fdb      	lsrs	r3, r3, #31
 801ad2a:	f003 0301 	and.w	r3, r3, #1
 801ad2e:	b2db      	uxtb	r3, r3
 801ad30:	2b00      	cmp	r3, #0
 801ad32:	d11a      	bne.n	801ad6a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801ad34:	68bb      	ldr	r3, [r7, #8]
 801ad36:	681b      	ldr	r3, [r3, #0]
 801ad38:	4a0e      	ldr	r2, [pc, #56]	@ (801ad74 <sys_check_timeouts+0x6c>)
 801ad3a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801ad3c:	68bb      	ldr	r3, [r7, #8]
 801ad3e:	689b      	ldr	r3, [r3, #8]
 801ad40:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801ad42:	68bb      	ldr	r3, [r7, #8]
 801ad44:	68db      	ldr	r3, [r3, #12]
 801ad46:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801ad48:	68bb      	ldr	r3, [r7, #8]
 801ad4a:	685b      	ldr	r3, [r3, #4]
 801ad4c:	4a0a      	ldr	r2, [pc, #40]	@ (801ad78 <sys_check_timeouts+0x70>)
 801ad4e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801ad50:	68b9      	ldr	r1, [r7, #8]
 801ad52:	200a      	movs	r0, #10
 801ad54:	f7f9 fb98 	bl	8014488 <memp_free>
    if (handler != NULL) {
 801ad58:	687b      	ldr	r3, [r7, #4]
 801ad5a:	2b00      	cmp	r3, #0
 801ad5c:	d0da      	beq.n	801ad14 <sys_check_timeouts+0xc>
      handler(arg);
 801ad5e:	687b      	ldr	r3, [r7, #4]
 801ad60:	6838      	ldr	r0, [r7, #0]
 801ad62:	4798      	blx	r3
  do {
 801ad64:	e7d6      	b.n	801ad14 <sys_check_timeouts+0xc>
      return;
 801ad66:	bf00      	nop
 801ad68:	e000      	b.n	801ad6c <sys_check_timeouts+0x64>
      return;
 801ad6a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801ad6c:	3710      	adds	r7, #16
 801ad6e:	46bd      	mov	sp, r7
 801ad70:	bd80      	pop	{r7, pc}
 801ad72:	bf00      	nop
 801ad74:	20012b5c 	.word	0x20012b5c
 801ad78:	20012b60 	.word	0x20012b60

0801ad7c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801ad7c:	b580      	push	{r7, lr}
 801ad7e:	b082      	sub	sp, #8
 801ad80:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801ad82:	4b16      	ldr	r3, [pc, #88]	@ (801addc <sys_timeouts_sleeptime+0x60>)
 801ad84:	681b      	ldr	r3, [r3, #0]
 801ad86:	2b00      	cmp	r3, #0
 801ad88:	d102      	bne.n	801ad90 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801ad8a:	f04f 33ff 	mov.w	r3, #4294967295
 801ad8e:	e020      	b.n	801add2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801ad90:	f7f0 fbe6 	bl	800b560 <sys_now>
 801ad94:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801ad96:	4b11      	ldr	r3, [pc, #68]	@ (801addc <sys_timeouts_sleeptime+0x60>)
 801ad98:	681b      	ldr	r3, [r3, #0]
 801ad9a:	685a      	ldr	r2, [r3, #4]
 801ad9c:	687b      	ldr	r3, [r7, #4]
 801ad9e:	1ad3      	subs	r3, r2, r3
 801ada0:	0fdb      	lsrs	r3, r3, #31
 801ada2:	f003 0301 	and.w	r3, r3, #1
 801ada6:	b2db      	uxtb	r3, r3
 801ada8:	2b00      	cmp	r3, #0
 801adaa:	d001      	beq.n	801adb0 <sys_timeouts_sleeptime+0x34>
    return 0;
 801adac:	2300      	movs	r3, #0
 801adae:	e010      	b.n	801add2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801adb0:	4b0a      	ldr	r3, [pc, #40]	@ (801addc <sys_timeouts_sleeptime+0x60>)
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	685a      	ldr	r2, [r3, #4]
 801adb6:	687b      	ldr	r3, [r7, #4]
 801adb8:	1ad3      	subs	r3, r2, r3
 801adba:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801adbc:	683b      	ldr	r3, [r7, #0]
 801adbe:	2b00      	cmp	r3, #0
 801adc0:	da06      	bge.n	801add0 <sys_timeouts_sleeptime+0x54>
 801adc2:	4b07      	ldr	r3, [pc, #28]	@ (801ade0 <sys_timeouts_sleeptime+0x64>)
 801adc4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801adc8:	4906      	ldr	r1, [pc, #24]	@ (801ade4 <sys_timeouts_sleeptime+0x68>)
 801adca:	4807      	ldr	r0, [pc, #28]	@ (801ade8 <sys_timeouts_sleeptime+0x6c>)
 801adcc:	f003 f9d0 	bl	801e170 <iprintf>
    return ret;
 801add0:	683b      	ldr	r3, [r7, #0]
  }
}
 801add2:	4618      	mov	r0, r3
 801add4:	3708      	adds	r7, #8
 801add6:	46bd      	mov	sp, r7
 801add8:	bd80      	pop	{r7, pc}
 801adda:	bf00      	nop
 801addc:	20012b5c 	.word	0x20012b5c
 801ade0:	080217a4 	.word	0x080217a4
 801ade4:	08021878 	.word	0x08021878
 801ade8:	08021818 	.word	0x08021818

0801adec <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801adec:	b580      	push	{r7, lr}
 801adee:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801adf0:	f003 f8be 	bl	801df70 <rand>
 801adf4:	4603      	mov	r3, r0
 801adf6:	b29b      	uxth	r3, r3
 801adf8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801adfc:	b29b      	uxth	r3, r3
 801adfe:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801ae02:	b29a      	uxth	r2, r3
 801ae04:	4b01      	ldr	r3, [pc, #4]	@ (801ae0c <udp_init+0x20>)
 801ae06:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801ae08:	bf00      	nop
 801ae0a:	bd80      	pop	{r7, pc}
 801ae0c:	20000034 	.word	0x20000034

0801ae10 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801ae10:	b480      	push	{r7}
 801ae12:	b083      	sub	sp, #12
 801ae14:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801ae16:	2300      	movs	r3, #0
 801ae18:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801ae1a:	4b17      	ldr	r3, [pc, #92]	@ (801ae78 <udp_new_port+0x68>)
 801ae1c:	881b      	ldrh	r3, [r3, #0]
 801ae1e:	1c5a      	adds	r2, r3, #1
 801ae20:	b291      	uxth	r1, r2
 801ae22:	4a15      	ldr	r2, [pc, #84]	@ (801ae78 <udp_new_port+0x68>)
 801ae24:	8011      	strh	r1, [r2, #0]
 801ae26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801ae2a:	4293      	cmp	r3, r2
 801ae2c:	d103      	bne.n	801ae36 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801ae2e:	4b12      	ldr	r3, [pc, #72]	@ (801ae78 <udp_new_port+0x68>)
 801ae30:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801ae34:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ae36:	4b11      	ldr	r3, [pc, #68]	@ (801ae7c <udp_new_port+0x6c>)
 801ae38:	681b      	ldr	r3, [r3, #0]
 801ae3a:	603b      	str	r3, [r7, #0]
 801ae3c:	e011      	b.n	801ae62 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801ae3e:	683b      	ldr	r3, [r7, #0]
 801ae40:	8a5a      	ldrh	r2, [r3, #18]
 801ae42:	4b0d      	ldr	r3, [pc, #52]	@ (801ae78 <udp_new_port+0x68>)
 801ae44:	881b      	ldrh	r3, [r3, #0]
 801ae46:	429a      	cmp	r2, r3
 801ae48:	d108      	bne.n	801ae5c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801ae4a:	88fb      	ldrh	r3, [r7, #6]
 801ae4c:	3301      	adds	r3, #1
 801ae4e:	80fb      	strh	r3, [r7, #6]
 801ae50:	88fb      	ldrh	r3, [r7, #6]
 801ae52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801ae56:	d3e0      	bcc.n	801ae1a <udp_new_port+0xa>
        return 0;
 801ae58:	2300      	movs	r3, #0
 801ae5a:	e007      	b.n	801ae6c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ae5c:	683b      	ldr	r3, [r7, #0]
 801ae5e:	68db      	ldr	r3, [r3, #12]
 801ae60:	603b      	str	r3, [r7, #0]
 801ae62:	683b      	ldr	r3, [r7, #0]
 801ae64:	2b00      	cmp	r3, #0
 801ae66:	d1ea      	bne.n	801ae3e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801ae68:	4b03      	ldr	r3, [pc, #12]	@ (801ae78 <udp_new_port+0x68>)
 801ae6a:	881b      	ldrh	r3, [r3, #0]
}
 801ae6c:	4618      	mov	r0, r3
 801ae6e:	370c      	adds	r7, #12
 801ae70:	46bd      	mov	sp, r7
 801ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae76:	4770      	bx	lr
 801ae78:	20000034 	.word	0x20000034
 801ae7c:	20012b68 	.word	0x20012b68

0801ae80 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801ae80:	b580      	push	{r7, lr}
 801ae82:	b084      	sub	sp, #16
 801ae84:	af00      	add	r7, sp, #0
 801ae86:	60f8      	str	r0, [r7, #12]
 801ae88:	60b9      	str	r1, [r7, #8]
 801ae8a:	4613      	mov	r3, r2
 801ae8c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801ae8e:	68fb      	ldr	r3, [r7, #12]
 801ae90:	2b00      	cmp	r3, #0
 801ae92:	d105      	bne.n	801aea0 <udp_input_local_match+0x20>
 801ae94:	4b27      	ldr	r3, [pc, #156]	@ (801af34 <udp_input_local_match+0xb4>)
 801ae96:	2287      	movs	r2, #135	@ 0x87
 801ae98:	4927      	ldr	r1, [pc, #156]	@ (801af38 <udp_input_local_match+0xb8>)
 801ae9a:	4828      	ldr	r0, [pc, #160]	@ (801af3c <udp_input_local_match+0xbc>)
 801ae9c:	f003 f968 	bl	801e170 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801aea0:	68bb      	ldr	r3, [r7, #8]
 801aea2:	2b00      	cmp	r3, #0
 801aea4:	d105      	bne.n	801aeb2 <udp_input_local_match+0x32>
 801aea6:	4b23      	ldr	r3, [pc, #140]	@ (801af34 <udp_input_local_match+0xb4>)
 801aea8:	2288      	movs	r2, #136	@ 0x88
 801aeaa:	4925      	ldr	r1, [pc, #148]	@ (801af40 <udp_input_local_match+0xc0>)
 801aeac:	4823      	ldr	r0, [pc, #140]	@ (801af3c <udp_input_local_match+0xbc>)
 801aeae:	f003 f95f 	bl	801e170 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801aeb2:	68fb      	ldr	r3, [r7, #12]
 801aeb4:	7a1b      	ldrb	r3, [r3, #8]
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	d00b      	beq.n	801aed2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801aeba:	68fb      	ldr	r3, [r7, #12]
 801aebc:	7a1a      	ldrb	r2, [r3, #8]
 801aebe:	4b21      	ldr	r3, [pc, #132]	@ (801af44 <udp_input_local_match+0xc4>)
 801aec0:	685b      	ldr	r3, [r3, #4]
 801aec2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801aec6:	3301      	adds	r3, #1
 801aec8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801aeca:	429a      	cmp	r2, r3
 801aecc:	d001      	beq.n	801aed2 <udp_input_local_match+0x52>
    return 0;
 801aece:	2300      	movs	r3, #0
 801aed0:	e02b      	b.n	801af2a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801aed2:	79fb      	ldrb	r3, [r7, #7]
 801aed4:	2b00      	cmp	r3, #0
 801aed6:	d018      	beq.n	801af0a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801aed8:	68fb      	ldr	r3, [r7, #12]
 801aeda:	2b00      	cmp	r3, #0
 801aedc:	d013      	beq.n	801af06 <udp_input_local_match+0x86>
 801aede:	68fb      	ldr	r3, [r7, #12]
 801aee0:	681b      	ldr	r3, [r3, #0]
 801aee2:	2b00      	cmp	r3, #0
 801aee4:	d00f      	beq.n	801af06 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801aee6:	4b17      	ldr	r3, [pc, #92]	@ (801af44 <udp_input_local_match+0xc4>)
 801aee8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801aeea:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aeee:	d00a      	beq.n	801af06 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801aef0:	68fb      	ldr	r3, [r7, #12]
 801aef2:	681a      	ldr	r2, [r3, #0]
 801aef4:	4b13      	ldr	r3, [pc, #76]	@ (801af44 <udp_input_local_match+0xc4>)
 801aef6:	695b      	ldr	r3, [r3, #20]
 801aef8:	405a      	eors	r2, r3
 801aefa:	68bb      	ldr	r3, [r7, #8]
 801aefc:	3308      	adds	r3, #8
 801aefe:	681b      	ldr	r3, [r3, #0]
 801af00:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801af02:	2b00      	cmp	r3, #0
 801af04:	d110      	bne.n	801af28 <udp_input_local_match+0xa8>
          return 1;
 801af06:	2301      	movs	r3, #1
 801af08:	e00f      	b.n	801af2a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801af0a:	68fb      	ldr	r3, [r7, #12]
 801af0c:	2b00      	cmp	r3, #0
 801af0e:	d009      	beq.n	801af24 <udp_input_local_match+0xa4>
 801af10:	68fb      	ldr	r3, [r7, #12]
 801af12:	681b      	ldr	r3, [r3, #0]
 801af14:	2b00      	cmp	r3, #0
 801af16:	d005      	beq.n	801af24 <udp_input_local_match+0xa4>
 801af18:	68fb      	ldr	r3, [r7, #12]
 801af1a:	681a      	ldr	r2, [r3, #0]
 801af1c:	4b09      	ldr	r3, [pc, #36]	@ (801af44 <udp_input_local_match+0xc4>)
 801af1e:	695b      	ldr	r3, [r3, #20]
 801af20:	429a      	cmp	r2, r3
 801af22:	d101      	bne.n	801af28 <udp_input_local_match+0xa8>
        return 1;
 801af24:	2301      	movs	r3, #1
 801af26:	e000      	b.n	801af2a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801af28:	2300      	movs	r3, #0
}
 801af2a:	4618      	mov	r0, r3
 801af2c:	3710      	adds	r7, #16
 801af2e:	46bd      	mov	sp, r7
 801af30:	bd80      	pop	{r7, pc}
 801af32:	bf00      	nop
 801af34:	0802188c 	.word	0x0802188c
 801af38:	080218bc 	.word	0x080218bc
 801af3c:	080218e0 	.word	0x080218e0
 801af40:	08021908 	.word	0x08021908
 801af44:	2000f3b8 	.word	0x2000f3b8

0801af48 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801af48:	b590      	push	{r4, r7, lr}
 801af4a:	b08d      	sub	sp, #52	@ 0x34
 801af4c:	af02      	add	r7, sp, #8
 801af4e:	6078      	str	r0, [r7, #4]
 801af50:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801af52:	2300      	movs	r3, #0
 801af54:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801af56:	687b      	ldr	r3, [r7, #4]
 801af58:	2b00      	cmp	r3, #0
 801af5a:	d105      	bne.n	801af68 <udp_input+0x20>
 801af5c:	4b7c      	ldr	r3, [pc, #496]	@ (801b150 <udp_input+0x208>)
 801af5e:	22cf      	movs	r2, #207	@ 0xcf
 801af60:	497c      	ldr	r1, [pc, #496]	@ (801b154 <udp_input+0x20c>)
 801af62:	487d      	ldr	r0, [pc, #500]	@ (801b158 <udp_input+0x210>)
 801af64:	f003 f904 	bl	801e170 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801af68:	683b      	ldr	r3, [r7, #0]
 801af6a:	2b00      	cmp	r3, #0
 801af6c:	d105      	bne.n	801af7a <udp_input+0x32>
 801af6e:	4b78      	ldr	r3, [pc, #480]	@ (801b150 <udp_input+0x208>)
 801af70:	22d0      	movs	r2, #208	@ 0xd0
 801af72:	497a      	ldr	r1, [pc, #488]	@ (801b15c <udp_input+0x214>)
 801af74:	4878      	ldr	r0, [pc, #480]	@ (801b158 <udp_input+0x210>)
 801af76:	f003 f8fb 	bl	801e170 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801af7a:	687b      	ldr	r3, [r7, #4]
 801af7c:	895b      	ldrh	r3, [r3, #10]
 801af7e:	2b07      	cmp	r3, #7
 801af80:	d803      	bhi.n	801af8a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801af82:	6878      	ldr	r0, [r7, #4]
 801af84:	f7fa f924 	bl	80151d0 <pbuf_free>
    goto end;
 801af88:	e0de      	b.n	801b148 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801af8a:	687b      	ldr	r3, [r7, #4]
 801af8c:	685b      	ldr	r3, [r3, #4]
 801af8e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801af90:	4b73      	ldr	r3, [pc, #460]	@ (801b160 <udp_input+0x218>)
 801af92:	695b      	ldr	r3, [r3, #20]
 801af94:	4a72      	ldr	r2, [pc, #456]	@ (801b160 <udp_input+0x218>)
 801af96:	6812      	ldr	r2, [r2, #0]
 801af98:	4611      	mov	r1, r2
 801af9a:	4618      	mov	r0, r3
 801af9c:	f001 ffa0 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801afa0:	4603      	mov	r3, r0
 801afa2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801afa4:	697b      	ldr	r3, [r7, #20]
 801afa6:	881b      	ldrh	r3, [r3, #0]
 801afa8:	b29b      	uxth	r3, r3
 801afaa:	4618      	mov	r0, r3
 801afac:	f7f8 fd1e 	bl	80139ec <lwip_htons>
 801afb0:	4603      	mov	r3, r0
 801afb2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801afb4:	697b      	ldr	r3, [r7, #20]
 801afb6:	885b      	ldrh	r3, [r3, #2]
 801afb8:	b29b      	uxth	r3, r3
 801afba:	4618      	mov	r0, r3
 801afbc:	f7f8 fd16 	bl	80139ec <lwip_htons>
 801afc0:	4603      	mov	r3, r0
 801afc2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801afc4:	2300      	movs	r3, #0
 801afc6:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801afc8:	2300      	movs	r3, #0
 801afca:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801afcc:	2300      	movs	r3, #0
 801afce:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801afd0:	4b64      	ldr	r3, [pc, #400]	@ (801b164 <udp_input+0x21c>)
 801afd2:	681b      	ldr	r3, [r3, #0]
 801afd4:	627b      	str	r3, [r7, #36]	@ 0x24
 801afd6:	e054      	b.n	801b082 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801afd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801afda:	8a5b      	ldrh	r3, [r3, #18]
 801afdc:	89fa      	ldrh	r2, [r7, #14]
 801afde:	429a      	cmp	r2, r3
 801afe0:	d14a      	bne.n	801b078 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801afe2:	7cfb      	ldrb	r3, [r7, #19]
 801afe4:	461a      	mov	r2, r3
 801afe6:	6839      	ldr	r1, [r7, #0]
 801afe8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801afea:	f7ff ff49 	bl	801ae80 <udp_input_local_match>
 801afee:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801aff0:	2b00      	cmp	r3, #0
 801aff2:	d041      	beq.n	801b078 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801aff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aff6:	7c1b      	ldrb	r3, [r3, #16]
 801aff8:	f003 0304 	and.w	r3, r3, #4
 801affc:	2b00      	cmp	r3, #0
 801affe:	d11d      	bne.n	801b03c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801b000:	69fb      	ldr	r3, [r7, #28]
 801b002:	2b00      	cmp	r3, #0
 801b004:	d102      	bne.n	801b00c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801b006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b008:	61fb      	str	r3, [r7, #28]
 801b00a:	e017      	b.n	801b03c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801b00c:	7cfb      	ldrb	r3, [r7, #19]
 801b00e:	2b00      	cmp	r3, #0
 801b010:	d014      	beq.n	801b03c <udp_input+0xf4>
 801b012:	4b53      	ldr	r3, [pc, #332]	@ (801b160 <udp_input+0x218>)
 801b014:	695b      	ldr	r3, [r3, #20]
 801b016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b01a:	d10f      	bne.n	801b03c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801b01c:	69fb      	ldr	r3, [r7, #28]
 801b01e:	681a      	ldr	r2, [r3, #0]
 801b020:	683b      	ldr	r3, [r7, #0]
 801b022:	3304      	adds	r3, #4
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	429a      	cmp	r2, r3
 801b028:	d008      	beq.n	801b03c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801b02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b02c:	681a      	ldr	r2, [r3, #0]
 801b02e:	683b      	ldr	r3, [r7, #0]
 801b030:	3304      	adds	r3, #4
 801b032:	681b      	ldr	r3, [r3, #0]
 801b034:	429a      	cmp	r2, r3
 801b036:	d101      	bne.n	801b03c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801b038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b03a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801b03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b03e:	8a9b      	ldrh	r3, [r3, #20]
 801b040:	8a3a      	ldrh	r2, [r7, #16]
 801b042:	429a      	cmp	r2, r3
 801b044:	d118      	bne.n	801b078 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b048:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801b04a:	2b00      	cmp	r3, #0
 801b04c:	d005      	beq.n	801b05a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801b04e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b050:	685a      	ldr	r2, [r3, #4]
 801b052:	4b43      	ldr	r3, [pc, #268]	@ (801b160 <udp_input+0x218>)
 801b054:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b056:	429a      	cmp	r2, r3
 801b058:	d10e      	bne.n	801b078 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801b05a:	6a3b      	ldr	r3, [r7, #32]
 801b05c:	2b00      	cmp	r3, #0
 801b05e:	d014      	beq.n	801b08a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801b060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b062:	68da      	ldr	r2, [r3, #12]
 801b064:	6a3b      	ldr	r3, [r7, #32]
 801b066:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801b068:	4b3e      	ldr	r3, [pc, #248]	@ (801b164 <udp_input+0x21c>)
 801b06a:	681a      	ldr	r2, [r3, #0]
 801b06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b06e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801b070:	4a3c      	ldr	r2, [pc, #240]	@ (801b164 <udp_input+0x21c>)
 801b072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b074:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801b076:	e008      	b.n	801b08a <udp_input+0x142>
      }
    }

    prev = pcb;
 801b078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b07a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b07e:	68db      	ldr	r3, [r3, #12]
 801b080:	627b      	str	r3, [r7, #36]	@ 0x24
 801b082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b084:	2b00      	cmp	r3, #0
 801b086:	d1a7      	bne.n	801afd8 <udp_input+0x90>
 801b088:	e000      	b.n	801b08c <udp_input+0x144>
        break;
 801b08a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801b08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b08e:	2b00      	cmp	r3, #0
 801b090:	d101      	bne.n	801b096 <udp_input+0x14e>
    pcb = uncon_pcb;
 801b092:	69fb      	ldr	r3, [r7, #28]
 801b094:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801b096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b098:	2b00      	cmp	r3, #0
 801b09a:	d002      	beq.n	801b0a2 <udp_input+0x15a>
    for_us = 1;
 801b09c:	2301      	movs	r3, #1
 801b09e:	76fb      	strb	r3, [r7, #27]
 801b0a0:	e00a      	b.n	801b0b8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801b0a2:	683b      	ldr	r3, [r7, #0]
 801b0a4:	3304      	adds	r3, #4
 801b0a6:	681a      	ldr	r2, [r3, #0]
 801b0a8:	4b2d      	ldr	r3, [pc, #180]	@ (801b160 <udp_input+0x218>)
 801b0aa:	695b      	ldr	r3, [r3, #20]
 801b0ac:	429a      	cmp	r2, r3
 801b0ae:	bf0c      	ite	eq
 801b0b0:	2301      	moveq	r3, #1
 801b0b2:	2300      	movne	r3, #0
 801b0b4:	b2db      	uxtb	r3, r3
 801b0b6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801b0b8:	7efb      	ldrb	r3, [r7, #27]
 801b0ba:	2b00      	cmp	r3, #0
 801b0bc:	d041      	beq.n	801b142 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b0be:	2108      	movs	r1, #8
 801b0c0:	6878      	ldr	r0, [r7, #4]
 801b0c2:	f7f9 ffff 	bl	80150c4 <pbuf_remove_header>
 801b0c6:	4603      	mov	r3, r0
 801b0c8:	2b00      	cmp	r3, #0
 801b0ca:	d00a      	beq.n	801b0e2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801b0cc:	4b20      	ldr	r3, [pc, #128]	@ (801b150 <udp_input+0x208>)
 801b0ce:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801b0d2:	4925      	ldr	r1, [pc, #148]	@ (801b168 <udp_input+0x220>)
 801b0d4:	4820      	ldr	r0, [pc, #128]	@ (801b158 <udp_input+0x210>)
 801b0d6:	f003 f84b 	bl	801e170 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801b0da:	6878      	ldr	r0, [r7, #4]
 801b0dc:	f7fa f878 	bl	80151d0 <pbuf_free>
      goto end;
 801b0e0:	e032      	b.n	801b148 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0e4:	2b00      	cmp	r3, #0
 801b0e6:	d012      	beq.n	801b10e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801b0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0ea:	699b      	ldr	r3, [r3, #24]
 801b0ec:	2b00      	cmp	r3, #0
 801b0ee:	d00a      	beq.n	801b106 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801b0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0f2:	699c      	ldr	r4, [r3, #24]
 801b0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0f6:	69d8      	ldr	r0, [r3, #28]
 801b0f8:	8a3b      	ldrh	r3, [r7, #16]
 801b0fa:	9300      	str	r3, [sp, #0]
 801b0fc:	4b1b      	ldr	r3, [pc, #108]	@ (801b16c <udp_input+0x224>)
 801b0fe:	687a      	ldr	r2, [r7, #4]
 801b100:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b102:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801b104:	e021      	b.n	801b14a <udp_input+0x202>
        pbuf_free(p);
 801b106:	6878      	ldr	r0, [r7, #4]
 801b108:	f7fa f862 	bl	80151d0 <pbuf_free>
        goto end;
 801b10c:	e01c      	b.n	801b148 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801b10e:	7cfb      	ldrb	r3, [r7, #19]
 801b110:	2b00      	cmp	r3, #0
 801b112:	d112      	bne.n	801b13a <udp_input+0x1f2>
 801b114:	4b12      	ldr	r3, [pc, #72]	@ (801b160 <udp_input+0x218>)
 801b116:	695b      	ldr	r3, [r3, #20]
 801b118:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b11c:	2be0      	cmp	r3, #224	@ 0xe0
 801b11e:	d00c      	beq.n	801b13a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801b120:	4b0f      	ldr	r3, [pc, #60]	@ (801b160 <udp_input+0x218>)
 801b122:	899b      	ldrh	r3, [r3, #12]
 801b124:	3308      	adds	r3, #8
 801b126:	b29b      	uxth	r3, r3
 801b128:	b21b      	sxth	r3, r3
 801b12a:	4619      	mov	r1, r3
 801b12c:	6878      	ldr	r0, [r7, #4]
 801b12e:	f7fa f83c 	bl	80151aa <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801b132:	2103      	movs	r1, #3
 801b134:	6878      	ldr	r0, [r7, #4]
 801b136:	f001 fbb3 	bl	801c8a0 <icmp_dest_unreach>
      pbuf_free(p);
 801b13a:	6878      	ldr	r0, [r7, #4]
 801b13c:	f7fa f848 	bl	80151d0 <pbuf_free>
  return;
 801b140:	e003      	b.n	801b14a <udp_input+0x202>
    pbuf_free(p);
 801b142:	6878      	ldr	r0, [r7, #4]
 801b144:	f7fa f844 	bl	80151d0 <pbuf_free>
  return;
 801b148:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801b14a:	372c      	adds	r7, #44	@ 0x2c
 801b14c:	46bd      	mov	sp, r7
 801b14e:	bd90      	pop	{r4, r7, pc}
 801b150:	0802188c 	.word	0x0802188c
 801b154:	08021930 	.word	0x08021930
 801b158:	080218e0 	.word	0x080218e0
 801b15c:	08021948 	.word	0x08021948
 801b160:	2000f3b8 	.word	0x2000f3b8
 801b164:	20012b68 	.word	0x20012b68
 801b168:	08021964 	.word	0x08021964
 801b16c:	2000f3c8 	.word	0x2000f3c8

0801b170 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801b170:	b580      	push	{r7, lr}
 801b172:	b082      	sub	sp, #8
 801b174:	af00      	add	r7, sp, #0
 801b176:	6078      	str	r0, [r7, #4]
 801b178:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801b17a:	687b      	ldr	r3, [r7, #4]
 801b17c:	2b00      	cmp	r3, #0
 801b17e:	d109      	bne.n	801b194 <udp_send+0x24>
 801b180:	4b11      	ldr	r3, [pc, #68]	@ (801b1c8 <udp_send+0x58>)
 801b182:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801b186:	4911      	ldr	r1, [pc, #68]	@ (801b1cc <udp_send+0x5c>)
 801b188:	4811      	ldr	r0, [pc, #68]	@ (801b1d0 <udp_send+0x60>)
 801b18a:	f002 fff1 	bl	801e170 <iprintf>
 801b18e:	f06f 030f 	mvn.w	r3, #15
 801b192:	e015      	b.n	801b1c0 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801b194:	683b      	ldr	r3, [r7, #0]
 801b196:	2b00      	cmp	r3, #0
 801b198:	d109      	bne.n	801b1ae <udp_send+0x3e>
 801b19a:	4b0b      	ldr	r3, [pc, #44]	@ (801b1c8 <udp_send+0x58>)
 801b19c:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801b1a0:	490c      	ldr	r1, [pc, #48]	@ (801b1d4 <udp_send+0x64>)
 801b1a2:	480b      	ldr	r0, [pc, #44]	@ (801b1d0 <udp_send+0x60>)
 801b1a4:	f002 ffe4 	bl	801e170 <iprintf>
 801b1a8:	f06f 030f 	mvn.w	r3, #15
 801b1ac:	e008      	b.n	801b1c0 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801b1ae:	687b      	ldr	r3, [r7, #4]
 801b1b0:	1d1a      	adds	r2, r3, #4
 801b1b2:	687b      	ldr	r3, [r7, #4]
 801b1b4:	8a9b      	ldrh	r3, [r3, #20]
 801b1b6:	6839      	ldr	r1, [r7, #0]
 801b1b8:	6878      	ldr	r0, [r7, #4]
 801b1ba:	f000 f80d 	bl	801b1d8 <udp_sendto>
 801b1be:	4603      	mov	r3, r0
}
 801b1c0:	4618      	mov	r0, r3
 801b1c2:	3708      	adds	r7, #8
 801b1c4:	46bd      	mov	sp, r7
 801b1c6:	bd80      	pop	{r7, pc}
 801b1c8:	0802188c 	.word	0x0802188c
 801b1cc:	08021980 	.word	0x08021980
 801b1d0:	080218e0 	.word	0x080218e0
 801b1d4:	08021998 	.word	0x08021998

0801b1d8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801b1d8:	b580      	push	{r7, lr}
 801b1da:	b088      	sub	sp, #32
 801b1dc:	af02      	add	r7, sp, #8
 801b1de:	60f8      	str	r0, [r7, #12]
 801b1e0:	60b9      	str	r1, [r7, #8]
 801b1e2:	607a      	str	r2, [r7, #4]
 801b1e4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801b1e6:	68fb      	ldr	r3, [r7, #12]
 801b1e8:	2b00      	cmp	r3, #0
 801b1ea:	d109      	bne.n	801b200 <udp_sendto+0x28>
 801b1ec:	4b23      	ldr	r3, [pc, #140]	@ (801b27c <udp_sendto+0xa4>)
 801b1ee:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801b1f2:	4923      	ldr	r1, [pc, #140]	@ (801b280 <udp_sendto+0xa8>)
 801b1f4:	4823      	ldr	r0, [pc, #140]	@ (801b284 <udp_sendto+0xac>)
 801b1f6:	f002 ffbb 	bl	801e170 <iprintf>
 801b1fa:	f06f 030f 	mvn.w	r3, #15
 801b1fe:	e038      	b.n	801b272 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801b200:	68bb      	ldr	r3, [r7, #8]
 801b202:	2b00      	cmp	r3, #0
 801b204:	d109      	bne.n	801b21a <udp_sendto+0x42>
 801b206:	4b1d      	ldr	r3, [pc, #116]	@ (801b27c <udp_sendto+0xa4>)
 801b208:	f240 2219 	movw	r2, #537	@ 0x219
 801b20c:	491e      	ldr	r1, [pc, #120]	@ (801b288 <udp_sendto+0xb0>)
 801b20e:	481d      	ldr	r0, [pc, #116]	@ (801b284 <udp_sendto+0xac>)
 801b210:	f002 ffae 	bl	801e170 <iprintf>
 801b214:	f06f 030f 	mvn.w	r3, #15
 801b218:	e02b      	b.n	801b272 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b21a:	687b      	ldr	r3, [r7, #4]
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	d109      	bne.n	801b234 <udp_sendto+0x5c>
 801b220:	4b16      	ldr	r3, [pc, #88]	@ (801b27c <udp_sendto+0xa4>)
 801b222:	f240 221a 	movw	r2, #538	@ 0x21a
 801b226:	4919      	ldr	r1, [pc, #100]	@ (801b28c <udp_sendto+0xb4>)
 801b228:	4816      	ldr	r0, [pc, #88]	@ (801b284 <udp_sendto+0xac>)
 801b22a:	f002 ffa1 	bl	801e170 <iprintf>
 801b22e:	f06f 030f 	mvn.w	r3, #15
 801b232:	e01e      	b.n	801b272 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801b234:	68fb      	ldr	r3, [r7, #12]
 801b236:	7a1b      	ldrb	r3, [r3, #8]
 801b238:	2b00      	cmp	r3, #0
 801b23a:	d006      	beq.n	801b24a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801b23c:	68fb      	ldr	r3, [r7, #12]
 801b23e:	7a1b      	ldrb	r3, [r3, #8]
 801b240:	4618      	mov	r0, r3
 801b242:	f7f9 fc37 	bl	8014ab4 <netif_get_by_index>
 801b246:	6178      	str	r0, [r7, #20]
 801b248:	e003      	b.n	801b252 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801b24a:	6878      	ldr	r0, [r7, #4]
 801b24c:	f001 fbb2 	bl	801c9b4 <ip4_route>
 801b250:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801b252:	697b      	ldr	r3, [r7, #20]
 801b254:	2b00      	cmp	r3, #0
 801b256:	d102      	bne.n	801b25e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801b258:	f06f 0303 	mvn.w	r3, #3
 801b25c:	e009      	b.n	801b272 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801b25e:	887a      	ldrh	r2, [r7, #2]
 801b260:	697b      	ldr	r3, [r7, #20]
 801b262:	9300      	str	r3, [sp, #0]
 801b264:	4613      	mov	r3, r2
 801b266:	687a      	ldr	r2, [r7, #4]
 801b268:	68b9      	ldr	r1, [r7, #8]
 801b26a:	68f8      	ldr	r0, [r7, #12]
 801b26c:	f000 f810 	bl	801b290 <udp_sendto_if>
 801b270:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801b272:	4618      	mov	r0, r3
 801b274:	3718      	adds	r7, #24
 801b276:	46bd      	mov	sp, r7
 801b278:	bd80      	pop	{r7, pc}
 801b27a:	bf00      	nop
 801b27c:	0802188c 	.word	0x0802188c
 801b280:	080219b0 	.word	0x080219b0
 801b284:	080218e0 	.word	0x080218e0
 801b288:	080219c8 	.word	0x080219c8
 801b28c:	080219e4 	.word	0x080219e4

0801b290 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801b290:	b580      	push	{r7, lr}
 801b292:	b088      	sub	sp, #32
 801b294:	af02      	add	r7, sp, #8
 801b296:	60f8      	str	r0, [r7, #12]
 801b298:	60b9      	str	r1, [r7, #8]
 801b29a:	607a      	str	r2, [r7, #4]
 801b29c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801b29e:	68fb      	ldr	r3, [r7, #12]
 801b2a0:	2b00      	cmp	r3, #0
 801b2a2:	d109      	bne.n	801b2b8 <udp_sendto_if+0x28>
 801b2a4:	4b2e      	ldr	r3, [pc, #184]	@ (801b360 <udp_sendto_if+0xd0>)
 801b2a6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b2aa:	492e      	ldr	r1, [pc, #184]	@ (801b364 <udp_sendto_if+0xd4>)
 801b2ac:	482e      	ldr	r0, [pc, #184]	@ (801b368 <udp_sendto_if+0xd8>)
 801b2ae:	f002 ff5f 	bl	801e170 <iprintf>
 801b2b2:	f06f 030f 	mvn.w	r3, #15
 801b2b6:	e04f      	b.n	801b358 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801b2b8:	68bb      	ldr	r3, [r7, #8]
 801b2ba:	2b00      	cmp	r3, #0
 801b2bc:	d109      	bne.n	801b2d2 <udp_sendto_if+0x42>
 801b2be:	4b28      	ldr	r3, [pc, #160]	@ (801b360 <udp_sendto_if+0xd0>)
 801b2c0:	f240 2281 	movw	r2, #641	@ 0x281
 801b2c4:	4929      	ldr	r1, [pc, #164]	@ (801b36c <udp_sendto_if+0xdc>)
 801b2c6:	4828      	ldr	r0, [pc, #160]	@ (801b368 <udp_sendto_if+0xd8>)
 801b2c8:	f002 ff52 	bl	801e170 <iprintf>
 801b2cc:	f06f 030f 	mvn.w	r3, #15
 801b2d0:	e042      	b.n	801b358 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b2d2:	687b      	ldr	r3, [r7, #4]
 801b2d4:	2b00      	cmp	r3, #0
 801b2d6:	d109      	bne.n	801b2ec <udp_sendto_if+0x5c>
 801b2d8:	4b21      	ldr	r3, [pc, #132]	@ (801b360 <udp_sendto_if+0xd0>)
 801b2da:	f240 2282 	movw	r2, #642	@ 0x282
 801b2de:	4924      	ldr	r1, [pc, #144]	@ (801b370 <udp_sendto_if+0xe0>)
 801b2e0:	4821      	ldr	r0, [pc, #132]	@ (801b368 <udp_sendto_if+0xd8>)
 801b2e2:	f002 ff45 	bl	801e170 <iprintf>
 801b2e6:	f06f 030f 	mvn.w	r3, #15
 801b2ea:	e035      	b.n	801b358 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801b2ec:	6a3b      	ldr	r3, [r7, #32]
 801b2ee:	2b00      	cmp	r3, #0
 801b2f0:	d109      	bne.n	801b306 <udp_sendto_if+0x76>
 801b2f2:	4b1b      	ldr	r3, [pc, #108]	@ (801b360 <udp_sendto_if+0xd0>)
 801b2f4:	f240 2283 	movw	r2, #643	@ 0x283
 801b2f8:	491e      	ldr	r1, [pc, #120]	@ (801b374 <udp_sendto_if+0xe4>)
 801b2fa:	481b      	ldr	r0, [pc, #108]	@ (801b368 <udp_sendto_if+0xd8>)
 801b2fc:	f002 ff38 	bl	801e170 <iprintf>
 801b300:	f06f 030f 	mvn.w	r3, #15
 801b304:	e028      	b.n	801b358 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b306:	68fb      	ldr	r3, [r7, #12]
 801b308:	2b00      	cmp	r3, #0
 801b30a:	d009      	beq.n	801b320 <udp_sendto_if+0x90>
 801b30c:	68fb      	ldr	r3, [r7, #12]
 801b30e:	681b      	ldr	r3, [r3, #0]
 801b310:	2b00      	cmp	r3, #0
 801b312:	d005      	beq.n	801b320 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801b314:	68fb      	ldr	r3, [r7, #12]
 801b316:	681b      	ldr	r3, [r3, #0]
 801b318:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b31c:	2be0      	cmp	r3, #224	@ 0xe0
 801b31e:	d103      	bne.n	801b328 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801b320:	6a3b      	ldr	r3, [r7, #32]
 801b322:	3304      	adds	r3, #4
 801b324:	617b      	str	r3, [r7, #20]
 801b326:	e00b      	b.n	801b340 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801b328:	68fb      	ldr	r3, [r7, #12]
 801b32a:	681a      	ldr	r2, [r3, #0]
 801b32c:	6a3b      	ldr	r3, [r7, #32]
 801b32e:	3304      	adds	r3, #4
 801b330:	681b      	ldr	r3, [r3, #0]
 801b332:	429a      	cmp	r2, r3
 801b334:	d002      	beq.n	801b33c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801b336:	f06f 0303 	mvn.w	r3, #3
 801b33a:	e00d      	b.n	801b358 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801b33c:	68fb      	ldr	r3, [r7, #12]
 801b33e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801b340:	887a      	ldrh	r2, [r7, #2]
 801b342:	697b      	ldr	r3, [r7, #20]
 801b344:	9301      	str	r3, [sp, #4]
 801b346:	6a3b      	ldr	r3, [r7, #32]
 801b348:	9300      	str	r3, [sp, #0]
 801b34a:	4613      	mov	r3, r2
 801b34c:	687a      	ldr	r2, [r7, #4]
 801b34e:	68b9      	ldr	r1, [r7, #8]
 801b350:	68f8      	ldr	r0, [r7, #12]
 801b352:	f000 f811 	bl	801b378 <udp_sendto_if_src>
 801b356:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801b358:	4618      	mov	r0, r3
 801b35a:	3718      	adds	r7, #24
 801b35c:	46bd      	mov	sp, r7
 801b35e:	bd80      	pop	{r7, pc}
 801b360:	0802188c 	.word	0x0802188c
 801b364:	08021a00 	.word	0x08021a00
 801b368:	080218e0 	.word	0x080218e0
 801b36c:	08021a1c 	.word	0x08021a1c
 801b370:	08021a38 	.word	0x08021a38
 801b374:	08021a58 	.word	0x08021a58

0801b378 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801b378:	b580      	push	{r7, lr}
 801b37a:	b08c      	sub	sp, #48	@ 0x30
 801b37c:	af04      	add	r7, sp, #16
 801b37e:	60f8      	str	r0, [r7, #12]
 801b380:	60b9      	str	r1, [r7, #8]
 801b382:	607a      	str	r2, [r7, #4]
 801b384:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	2b00      	cmp	r3, #0
 801b38a:	d109      	bne.n	801b3a0 <udp_sendto_if_src+0x28>
 801b38c:	4b65      	ldr	r3, [pc, #404]	@ (801b524 <udp_sendto_if_src+0x1ac>)
 801b38e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801b392:	4965      	ldr	r1, [pc, #404]	@ (801b528 <udp_sendto_if_src+0x1b0>)
 801b394:	4865      	ldr	r0, [pc, #404]	@ (801b52c <udp_sendto_if_src+0x1b4>)
 801b396:	f002 feeb 	bl	801e170 <iprintf>
 801b39a:	f06f 030f 	mvn.w	r3, #15
 801b39e:	e0bc      	b.n	801b51a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801b3a0:	68bb      	ldr	r3, [r7, #8]
 801b3a2:	2b00      	cmp	r3, #0
 801b3a4:	d109      	bne.n	801b3ba <udp_sendto_if_src+0x42>
 801b3a6:	4b5f      	ldr	r3, [pc, #380]	@ (801b524 <udp_sendto_if_src+0x1ac>)
 801b3a8:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801b3ac:	4960      	ldr	r1, [pc, #384]	@ (801b530 <udp_sendto_if_src+0x1b8>)
 801b3ae:	485f      	ldr	r0, [pc, #380]	@ (801b52c <udp_sendto_if_src+0x1b4>)
 801b3b0:	f002 fede 	bl	801e170 <iprintf>
 801b3b4:	f06f 030f 	mvn.w	r3, #15
 801b3b8:	e0af      	b.n	801b51a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b3ba:	687b      	ldr	r3, [r7, #4]
 801b3bc:	2b00      	cmp	r3, #0
 801b3be:	d109      	bne.n	801b3d4 <udp_sendto_if_src+0x5c>
 801b3c0:	4b58      	ldr	r3, [pc, #352]	@ (801b524 <udp_sendto_if_src+0x1ac>)
 801b3c2:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801b3c6:	495b      	ldr	r1, [pc, #364]	@ (801b534 <udp_sendto_if_src+0x1bc>)
 801b3c8:	4858      	ldr	r0, [pc, #352]	@ (801b52c <udp_sendto_if_src+0x1b4>)
 801b3ca:	f002 fed1 	bl	801e170 <iprintf>
 801b3ce:	f06f 030f 	mvn.w	r3, #15
 801b3d2:	e0a2      	b.n	801b51a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801b3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b3d6:	2b00      	cmp	r3, #0
 801b3d8:	d109      	bne.n	801b3ee <udp_sendto_if_src+0x76>
 801b3da:	4b52      	ldr	r3, [pc, #328]	@ (801b524 <udp_sendto_if_src+0x1ac>)
 801b3dc:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801b3e0:	4955      	ldr	r1, [pc, #340]	@ (801b538 <udp_sendto_if_src+0x1c0>)
 801b3e2:	4852      	ldr	r0, [pc, #328]	@ (801b52c <udp_sendto_if_src+0x1b4>)
 801b3e4:	f002 fec4 	bl	801e170 <iprintf>
 801b3e8:	f06f 030f 	mvn.w	r3, #15
 801b3ec:	e095      	b.n	801b51a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801b3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b3f0:	2b00      	cmp	r3, #0
 801b3f2:	d109      	bne.n	801b408 <udp_sendto_if_src+0x90>
 801b3f4:	4b4b      	ldr	r3, [pc, #300]	@ (801b524 <udp_sendto_if_src+0x1ac>)
 801b3f6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801b3fa:	4950      	ldr	r1, [pc, #320]	@ (801b53c <udp_sendto_if_src+0x1c4>)
 801b3fc:	484b      	ldr	r0, [pc, #300]	@ (801b52c <udp_sendto_if_src+0x1b4>)
 801b3fe:	f002 feb7 	bl	801e170 <iprintf>
 801b402:	f06f 030f 	mvn.w	r3, #15
 801b406:	e088      	b.n	801b51a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801b408:	68fb      	ldr	r3, [r7, #12]
 801b40a:	8a5b      	ldrh	r3, [r3, #18]
 801b40c:	2b00      	cmp	r3, #0
 801b40e:	d10f      	bne.n	801b430 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b410:	68f9      	ldr	r1, [r7, #12]
 801b412:	68fb      	ldr	r3, [r7, #12]
 801b414:	8a5b      	ldrh	r3, [r3, #18]
 801b416:	461a      	mov	r2, r3
 801b418:	68f8      	ldr	r0, [r7, #12]
 801b41a:	f000 f893 	bl	801b544 <udp_bind>
 801b41e:	4603      	mov	r3, r0
 801b420:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801b422:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801b426:	2b00      	cmp	r3, #0
 801b428:	d002      	beq.n	801b430 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801b42a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801b42e:	e074      	b.n	801b51a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801b430:	68bb      	ldr	r3, [r7, #8]
 801b432:	891b      	ldrh	r3, [r3, #8]
 801b434:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801b438:	4293      	cmp	r3, r2
 801b43a:	d902      	bls.n	801b442 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801b43c:	f04f 33ff 	mov.w	r3, #4294967295
 801b440:	e06b      	b.n	801b51a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801b442:	2108      	movs	r1, #8
 801b444:	68b8      	ldr	r0, [r7, #8]
 801b446:	f7f9 fe2d 	bl	80150a4 <pbuf_add_header>
 801b44a:	4603      	mov	r3, r0
 801b44c:	2b00      	cmp	r3, #0
 801b44e:	d015      	beq.n	801b47c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801b450:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b454:	2108      	movs	r1, #8
 801b456:	2022      	movs	r0, #34	@ 0x22
 801b458:	f7f9 fbd6 	bl	8014c08 <pbuf_alloc>
 801b45c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801b45e:	69fb      	ldr	r3, [r7, #28]
 801b460:	2b00      	cmp	r3, #0
 801b462:	d102      	bne.n	801b46a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801b464:	f04f 33ff 	mov.w	r3, #4294967295
 801b468:	e057      	b.n	801b51a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801b46a:	68bb      	ldr	r3, [r7, #8]
 801b46c:	891b      	ldrh	r3, [r3, #8]
 801b46e:	2b00      	cmp	r3, #0
 801b470:	d006      	beq.n	801b480 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801b472:	68b9      	ldr	r1, [r7, #8]
 801b474:	69f8      	ldr	r0, [r7, #28]
 801b476:	f7f9 ffcf 	bl	8015418 <pbuf_chain>
 801b47a:	e001      	b.n	801b480 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801b47c:	68bb      	ldr	r3, [r7, #8]
 801b47e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801b480:	69fb      	ldr	r3, [r7, #28]
 801b482:	895b      	ldrh	r3, [r3, #10]
 801b484:	2b07      	cmp	r3, #7
 801b486:	d806      	bhi.n	801b496 <udp_sendto_if_src+0x11e>
 801b488:	4b26      	ldr	r3, [pc, #152]	@ (801b524 <udp_sendto_if_src+0x1ac>)
 801b48a:	f240 320d 	movw	r2, #781	@ 0x30d
 801b48e:	492c      	ldr	r1, [pc, #176]	@ (801b540 <udp_sendto_if_src+0x1c8>)
 801b490:	4826      	ldr	r0, [pc, #152]	@ (801b52c <udp_sendto_if_src+0x1b4>)
 801b492:	f002 fe6d 	bl	801e170 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801b496:	69fb      	ldr	r3, [r7, #28]
 801b498:	685b      	ldr	r3, [r3, #4]
 801b49a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801b49c:	68fb      	ldr	r3, [r7, #12]
 801b49e:	8a5b      	ldrh	r3, [r3, #18]
 801b4a0:	4618      	mov	r0, r3
 801b4a2:	f7f8 faa3 	bl	80139ec <lwip_htons>
 801b4a6:	4603      	mov	r3, r0
 801b4a8:	461a      	mov	r2, r3
 801b4aa:	697b      	ldr	r3, [r7, #20]
 801b4ac:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801b4ae:	887b      	ldrh	r3, [r7, #2]
 801b4b0:	4618      	mov	r0, r3
 801b4b2:	f7f8 fa9b 	bl	80139ec <lwip_htons>
 801b4b6:	4603      	mov	r3, r0
 801b4b8:	461a      	mov	r2, r3
 801b4ba:	697b      	ldr	r3, [r7, #20]
 801b4bc:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801b4be:	697b      	ldr	r3, [r7, #20]
 801b4c0:	2200      	movs	r2, #0
 801b4c2:	719a      	strb	r2, [r3, #6]
 801b4c4:	2200      	movs	r2, #0
 801b4c6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801b4c8:	69fb      	ldr	r3, [r7, #28]
 801b4ca:	891b      	ldrh	r3, [r3, #8]
 801b4cc:	4618      	mov	r0, r3
 801b4ce:	f7f8 fa8d 	bl	80139ec <lwip_htons>
 801b4d2:	4603      	mov	r3, r0
 801b4d4:	461a      	mov	r2, r3
 801b4d6:	697b      	ldr	r3, [r7, #20]
 801b4d8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801b4da:	2311      	movs	r3, #17
 801b4dc:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801b4de:	68fb      	ldr	r3, [r7, #12]
 801b4e0:	7adb      	ldrb	r3, [r3, #11]
 801b4e2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801b4e4:	68fb      	ldr	r3, [r7, #12]
 801b4e6:	7a9b      	ldrb	r3, [r3, #10]
 801b4e8:	7cb9      	ldrb	r1, [r7, #18]
 801b4ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b4ec:	9202      	str	r2, [sp, #8]
 801b4ee:	7cfa      	ldrb	r2, [r7, #19]
 801b4f0:	9201      	str	r2, [sp, #4]
 801b4f2:	9300      	str	r3, [sp, #0]
 801b4f4:	460b      	mov	r3, r1
 801b4f6:	687a      	ldr	r2, [r7, #4]
 801b4f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b4fa:	69f8      	ldr	r0, [r7, #28]
 801b4fc:	f001 fc42 	bl	801cd84 <ip4_output_if_src>
 801b500:	4603      	mov	r3, r0
 801b502:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801b504:	69fa      	ldr	r2, [r7, #28]
 801b506:	68bb      	ldr	r3, [r7, #8]
 801b508:	429a      	cmp	r2, r3
 801b50a:	d004      	beq.n	801b516 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801b50c:	69f8      	ldr	r0, [r7, #28]
 801b50e:	f7f9 fe5f 	bl	80151d0 <pbuf_free>
    q = NULL;
 801b512:	2300      	movs	r3, #0
 801b514:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801b516:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801b51a:	4618      	mov	r0, r3
 801b51c:	3720      	adds	r7, #32
 801b51e:	46bd      	mov	sp, r7
 801b520:	bd80      	pop	{r7, pc}
 801b522:	bf00      	nop
 801b524:	0802188c 	.word	0x0802188c
 801b528:	08021a78 	.word	0x08021a78
 801b52c:	080218e0 	.word	0x080218e0
 801b530:	08021a98 	.word	0x08021a98
 801b534:	08021ab8 	.word	0x08021ab8
 801b538:	08021adc 	.word	0x08021adc
 801b53c:	08021b00 	.word	0x08021b00
 801b540:	08021b24 	.word	0x08021b24

0801b544 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b544:	b580      	push	{r7, lr}
 801b546:	b086      	sub	sp, #24
 801b548:	af00      	add	r7, sp, #0
 801b54a:	60f8      	str	r0, [r7, #12]
 801b54c:	60b9      	str	r1, [r7, #8]
 801b54e:	4613      	mov	r3, r2
 801b550:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801b552:	68bb      	ldr	r3, [r7, #8]
 801b554:	2b00      	cmp	r3, #0
 801b556:	d101      	bne.n	801b55c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801b558:	4b39      	ldr	r3, [pc, #228]	@ (801b640 <udp_bind+0xfc>)
 801b55a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b55c:	68fb      	ldr	r3, [r7, #12]
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d109      	bne.n	801b576 <udp_bind+0x32>
 801b562:	4b38      	ldr	r3, [pc, #224]	@ (801b644 <udp_bind+0x100>)
 801b564:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801b568:	4937      	ldr	r1, [pc, #220]	@ (801b648 <udp_bind+0x104>)
 801b56a:	4838      	ldr	r0, [pc, #224]	@ (801b64c <udp_bind+0x108>)
 801b56c:	f002 fe00 	bl	801e170 <iprintf>
 801b570:	f06f 030f 	mvn.w	r3, #15
 801b574:	e060      	b.n	801b638 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801b576:	2300      	movs	r3, #0
 801b578:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b57a:	4b35      	ldr	r3, [pc, #212]	@ (801b650 <udp_bind+0x10c>)
 801b57c:	681b      	ldr	r3, [r3, #0]
 801b57e:	617b      	str	r3, [r7, #20]
 801b580:	e009      	b.n	801b596 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801b582:	68fa      	ldr	r2, [r7, #12]
 801b584:	697b      	ldr	r3, [r7, #20]
 801b586:	429a      	cmp	r2, r3
 801b588:	d102      	bne.n	801b590 <udp_bind+0x4c>
      rebind = 1;
 801b58a:	2301      	movs	r3, #1
 801b58c:	74fb      	strb	r3, [r7, #19]
      break;
 801b58e:	e005      	b.n	801b59c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b590:	697b      	ldr	r3, [r7, #20]
 801b592:	68db      	ldr	r3, [r3, #12]
 801b594:	617b      	str	r3, [r7, #20]
 801b596:	697b      	ldr	r3, [r7, #20]
 801b598:	2b00      	cmp	r3, #0
 801b59a:	d1f2      	bne.n	801b582 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801b59c:	88fb      	ldrh	r3, [r7, #6]
 801b59e:	2b00      	cmp	r3, #0
 801b5a0:	d109      	bne.n	801b5b6 <udp_bind+0x72>
    port = udp_new_port();
 801b5a2:	f7ff fc35 	bl	801ae10 <udp_new_port>
 801b5a6:	4603      	mov	r3, r0
 801b5a8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801b5aa:	88fb      	ldrh	r3, [r7, #6]
 801b5ac:	2b00      	cmp	r3, #0
 801b5ae:	d12c      	bne.n	801b60a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801b5b0:	f06f 0307 	mvn.w	r3, #7
 801b5b4:	e040      	b.n	801b638 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b5b6:	4b26      	ldr	r3, [pc, #152]	@ (801b650 <udp_bind+0x10c>)
 801b5b8:	681b      	ldr	r3, [r3, #0]
 801b5ba:	617b      	str	r3, [r7, #20]
 801b5bc:	e022      	b.n	801b604 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801b5be:	68fa      	ldr	r2, [r7, #12]
 801b5c0:	697b      	ldr	r3, [r7, #20]
 801b5c2:	429a      	cmp	r2, r3
 801b5c4:	d01b      	beq.n	801b5fe <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801b5c6:	697b      	ldr	r3, [r7, #20]
 801b5c8:	8a5b      	ldrh	r3, [r3, #18]
 801b5ca:	88fa      	ldrh	r2, [r7, #6]
 801b5cc:	429a      	cmp	r2, r3
 801b5ce:	d116      	bne.n	801b5fe <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b5d0:	697b      	ldr	r3, [r7, #20]
 801b5d2:	681a      	ldr	r2, [r3, #0]
 801b5d4:	68bb      	ldr	r3, [r7, #8]
 801b5d6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801b5d8:	429a      	cmp	r2, r3
 801b5da:	d00d      	beq.n	801b5f8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b5dc:	68bb      	ldr	r3, [r7, #8]
 801b5de:	2b00      	cmp	r3, #0
 801b5e0:	d00a      	beq.n	801b5f8 <udp_bind+0xb4>
 801b5e2:	68bb      	ldr	r3, [r7, #8]
 801b5e4:	681b      	ldr	r3, [r3, #0]
 801b5e6:	2b00      	cmp	r3, #0
 801b5e8:	d006      	beq.n	801b5f8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b5ea:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b5ec:	2b00      	cmp	r3, #0
 801b5ee:	d003      	beq.n	801b5f8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b5f0:	697b      	ldr	r3, [r7, #20]
 801b5f2:	681b      	ldr	r3, [r3, #0]
 801b5f4:	2b00      	cmp	r3, #0
 801b5f6:	d102      	bne.n	801b5fe <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801b5f8:	f06f 0307 	mvn.w	r3, #7
 801b5fc:	e01c      	b.n	801b638 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b5fe:	697b      	ldr	r3, [r7, #20]
 801b600:	68db      	ldr	r3, [r3, #12]
 801b602:	617b      	str	r3, [r7, #20]
 801b604:	697b      	ldr	r3, [r7, #20]
 801b606:	2b00      	cmp	r3, #0
 801b608:	d1d9      	bne.n	801b5be <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b60a:	68bb      	ldr	r3, [r7, #8]
 801b60c:	2b00      	cmp	r3, #0
 801b60e:	d002      	beq.n	801b616 <udp_bind+0xd2>
 801b610:	68bb      	ldr	r3, [r7, #8]
 801b612:	681b      	ldr	r3, [r3, #0]
 801b614:	e000      	b.n	801b618 <udp_bind+0xd4>
 801b616:	2300      	movs	r3, #0
 801b618:	68fa      	ldr	r2, [r7, #12]
 801b61a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801b61c:	68fb      	ldr	r3, [r7, #12]
 801b61e:	88fa      	ldrh	r2, [r7, #6]
 801b620:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801b622:	7cfb      	ldrb	r3, [r7, #19]
 801b624:	2b00      	cmp	r3, #0
 801b626:	d106      	bne.n	801b636 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801b628:	4b09      	ldr	r3, [pc, #36]	@ (801b650 <udp_bind+0x10c>)
 801b62a:	681a      	ldr	r2, [r3, #0]
 801b62c:	68fb      	ldr	r3, [r7, #12]
 801b62e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801b630:	4a07      	ldr	r2, [pc, #28]	@ (801b650 <udp_bind+0x10c>)
 801b632:	68fb      	ldr	r3, [r7, #12]
 801b634:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801b636:	2300      	movs	r3, #0
}
 801b638:	4618      	mov	r0, r3
 801b63a:	3718      	adds	r7, #24
 801b63c:	46bd      	mov	sp, r7
 801b63e:	bd80      	pop	{r7, pc}
 801b640:	080229e4 	.word	0x080229e4
 801b644:	0802188c 	.word	0x0802188c
 801b648:	08021b54 	.word	0x08021b54
 801b64c:	080218e0 	.word	0x080218e0
 801b650:	20012b68 	.word	0x20012b68

0801b654 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b654:	b580      	push	{r7, lr}
 801b656:	b086      	sub	sp, #24
 801b658:	af00      	add	r7, sp, #0
 801b65a:	60f8      	str	r0, [r7, #12]
 801b65c:	60b9      	str	r1, [r7, #8]
 801b65e:	4613      	mov	r3, r2
 801b660:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801b662:	68fb      	ldr	r3, [r7, #12]
 801b664:	2b00      	cmp	r3, #0
 801b666:	d109      	bne.n	801b67c <udp_connect+0x28>
 801b668:	4b2c      	ldr	r3, [pc, #176]	@ (801b71c <udp_connect+0xc8>)
 801b66a:	f240 4235 	movw	r2, #1077	@ 0x435
 801b66e:	492c      	ldr	r1, [pc, #176]	@ (801b720 <udp_connect+0xcc>)
 801b670:	482c      	ldr	r0, [pc, #176]	@ (801b724 <udp_connect+0xd0>)
 801b672:	f002 fd7d 	bl	801e170 <iprintf>
 801b676:	f06f 030f 	mvn.w	r3, #15
 801b67a:	e04b      	b.n	801b714 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801b67c:	68bb      	ldr	r3, [r7, #8]
 801b67e:	2b00      	cmp	r3, #0
 801b680:	d109      	bne.n	801b696 <udp_connect+0x42>
 801b682:	4b26      	ldr	r3, [pc, #152]	@ (801b71c <udp_connect+0xc8>)
 801b684:	f240 4236 	movw	r2, #1078	@ 0x436
 801b688:	4927      	ldr	r1, [pc, #156]	@ (801b728 <udp_connect+0xd4>)
 801b68a:	4826      	ldr	r0, [pc, #152]	@ (801b724 <udp_connect+0xd0>)
 801b68c:	f002 fd70 	bl	801e170 <iprintf>
 801b690:	f06f 030f 	mvn.w	r3, #15
 801b694:	e03e      	b.n	801b714 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801b696:	68fb      	ldr	r3, [r7, #12]
 801b698:	8a5b      	ldrh	r3, [r3, #18]
 801b69a:	2b00      	cmp	r3, #0
 801b69c:	d10f      	bne.n	801b6be <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b69e:	68f9      	ldr	r1, [r7, #12]
 801b6a0:	68fb      	ldr	r3, [r7, #12]
 801b6a2:	8a5b      	ldrh	r3, [r3, #18]
 801b6a4:	461a      	mov	r2, r3
 801b6a6:	68f8      	ldr	r0, [r7, #12]
 801b6a8:	f7ff ff4c 	bl	801b544 <udp_bind>
 801b6ac:	4603      	mov	r3, r0
 801b6ae:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801b6b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b6b4:	2b00      	cmp	r3, #0
 801b6b6:	d002      	beq.n	801b6be <udp_connect+0x6a>
      return err;
 801b6b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b6bc:	e02a      	b.n	801b714 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801b6be:	68bb      	ldr	r3, [r7, #8]
 801b6c0:	2b00      	cmp	r3, #0
 801b6c2:	d002      	beq.n	801b6ca <udp_connect+0x76>
 801b6c4:	68bb      	ldr	r3, [r7, #8]
 801b6c6:	681b      	ldr	r3, [r3, #0]
 801b6c8:	e000      	b.n	801b6cc <udp_connect+0x78>
 801b6ca:	2300      	movs	r3, #0
 801b6cc:	68fa      	ldr	r2, [r7, #12]
 801b6ce:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801b6d0:	68fb      	ldr	r3, [r7, #12]
 801b6d2:	88fa      	ldrh	r2, [r7, #6]
 801b6d4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801b6d6:	68fb      	ldr	r3, [r7, #12]
 801b6d8:	7c1b      	ldrb	r3, [r3, #16]
 801b6da:	f043 0304 	orr.w	r3, r3, #4
 801b6de:	b2da      	uxtb	r2, r3
 801b6e0:	68fb      	ldr	r3, [r7, #12]
 801b6e2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b6e4:	4b11      	ldr	r3, [pc, #68]	@ (801b72c <udp_connect+0xd8>)
 801b6e6:	681b      	ldr	r3, [r3, #0]
 801b6e8:	617b      	str	r3, [r7, #20]
 801b6ea:	e008      	b.n	801b6fe <udp_connect+0xaa>
    if (pcb == ipcb) {
 801b6ec:	68fa      	ldr	r2, [r7, #12]
 801b6ee:	697b      	ldr	r3, [r7, #20]
 801b6f0:	429a      	cmp	r2, r3
 801b6f2:	d101      	bne.n	801b6f8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801b6f4:	2300      	movs	r3, #0
 801b6f6:	e00d      	b.n	801b714 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b6f8:	697b      	ldr	r3, [r7, #20]
 801b6fa:	68db      	ldr	r3, [r3, #12]
 801b6fc:	617b      	str	r3, [r7, #20]
 801b6fe:	697b      	ldr	r3, [r7, #20]
 801b700:	2b00      	cmp	r3, #0
 801b702:	d1f3      	bne.n	801b6ec <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801b704:	4b09      	ldr	r3, [pc, #36]	@ (801b72c <udp_connect+0xd8>)
 801b706:	681a      	ldr	r2, [r3, #0]
 801b708:	68fb      	ldr	r3, [r7, #12]
 801b70a:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801b70c:	4a07      	ldr	r2, [pc, #28]	@ (801b72c <udp_connect+0xd8>)
 801b70e:	68fb      	ldr	r3, [r7, #12]
 801b710:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801b712:	2300      	movs	r3, #0
}
 801b714:	4618      	mov	r0, r3
 801b716:	3718      	adds	r7, #24
 801b718:	46bd      	mov	sp, r7
 801b71a:	bd80      	pop	{r7, pc}
 801b71c:	0802188c 	.word	0x0802188c
 801b720:	08021b6c 	.word	0x08021b6c
 801b724:	080218e0 	.word	0x080218e0
 801b728:	08021b88 	.word	0x08021b88
 801b72c:	20012b68 	.word	0x20012b68

0801b730 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801b730:	b580      	push	{r7, lr}
 801b732:	b084      	sub	sp, #16
 801b734:	af00      	add	r7, sp, #0
 801b736:	60f8      	str	r0, [r7, #12]
 801b738:	60b9      	str	r1, [r7, #8]
 801b73a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801b73c:	68fb      	ldr	r3, [r7, #12]
 801b73e:	2b00      	cmp	r3, #0
 801b740:	d107      	bne.n	801b752 <udp_recv+0x22>
 801b742:	4b08      	ldr	r3, [pc, #32]	@ (801b764 <udp_recv+0x34>)
 801b744:	f240 428a 	movw	r2, #1162	@ 0x48a
 801b748:	4907      	ldr	r1, [pc, #28]	@ (801b768 <udp_recv+0x38>)
 801b74a:	4808      	ldr	r0, [pc, #32]	@ (801b76c <udp_recv+0x3c>)
 801b74c:	f002 fd10 	bl	801e170 <iprintf>
 801b750:	e005      	b.n	801b75e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801b752:	68fb      	ldr	r3, [r7, #12]
 801b754:	68ba      	ldr	r2, [r7, #8]
 801b756:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801b758:	68fb      	ldr	r3, [r7, #12]
 801b75a:	687a      	ldr	r2, [r7, #4]
 801b75c:	61da      	str	r2, [r3, #28]
}
 801b75e:	3710      	adds	r7, #16
 801b760:	46bd      	mov	sp, r7
 801b762:	bd80      	pop	{r7, pc}
 801b764:	0802188c 	.word	0x0802188c
 801b768:	08021bc0 	.word	0x08021bc0
 801b76c:	080218e0 	.word	0x080218e0

0801b770 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801b770:	b580      	push	{r7, lr}
 801b772:	b082      	sub	sp, #8
 801b774:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801b776:	2000      	movs	r0, #0
 801b778:	f7f8 fe10 	bl	801439c <memp_malloc>
 801b77c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801b77e:	687b      	ldr	r3, [r7, #4]
 801b780:	2b00      	cmp	r3, #0
 801b782:	d007      	beq.n	801b794 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801b784:	2220      	movs	r2, #32
 801b786:	2100      	movs	r1, #0
 801b788:	6878      	ldr	r0, [r7, #4]
 801b78a:	f002 fe85 	bl	801e498 <memset>
    pcb->ttl = UDP_TTL;
 801b78e:	687b      	ldr	r3, [r7, #4]
 801b790:	22ff      	movs	r2, #255	@ 0xff
 801b792:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801b794:	687b      	ldr	r3, [r7, #4]
}
 801b796:	4618      	mov	r0, r3
 801b798:	3708      	adds	r7, #8
 801b79a:	46bd      	mov	sp, r7
 801b79c:	bd80      	pop	{r7, pc}
	...

0801b7a0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801b7a0:	b480      	push	{r7}
 801b7a2:	b085      	sub	sp, #20
 801b7a4:	af00      	add	r7, sp, #0
 801b7a6:	6078      	str	r0, [r7, #4]
 801b7a8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b7aa:	687b      	ldr	r3, [r7, #4]
 801b7ac:	2b00      	cmp	r3, #0
 801b7ae:	d01e      	beq.n	801b7ee <udp_netif_ip_addr_changed+0x4e>
 801b7b0:	687b      	ldr	r3, [r7, #4]
 801b7b2:	681b      	ldr	r3, [r3, #0]
 801b7b4:	2b00      	cmp	r3, #0
 801b7b6:	d01a      	beq.n	801b7ee <udp_netif_ip_addr_changed+0x4e>
 801b7b8:	683b      	ldr	r3, [r7, #0]
 801b7ba:	2b00      	cmp	r3, #0
 801b7bc:	d017      	beq.n	801b7ee <udp_netif_ip_addr_changed+0x4e>
 801b7be:	683b      	ldr	r3, [r7, #0]
 801b7c0:	681b      	ldr	r3, [r3, #0]
 801b7c2:	2b00      	cmp	r3, #0
 801b7c4:	d013      	beq.n	801b7ee <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b7c6:	4b0d      	ldr	r3, [pc, #52]	@ (801b7fc <udp_netif_ip_addr_changed+0x5c>)
 801b7c8:	681b      	ldr	r3, [r3, #0]
 801b7ca:	60fb      	str	r3, [r7, #12]
 801b7cc:	e00c      	b.n	801b7e8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b7ce:	68fb      	ldr	r3, [r7, #12]
 801b7d0:	681a      	ldr	r2, [r3, #0]
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	681b      	ldr	r3, [r3, #0]
 801b7d6:	429a      	cmp	r2, r3
 801b7d8:	d103      	bne.n	801b7e2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b7da:	683b      	ldr	r3, [r7, #0]
 801b7dc:	681a      	ldr	r2, [r3, #0]
 801b7de:	68fb      	ldr	r3, [r7, #12]
 801b7e0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b7e2:	68fb      	ldr	r3, [r7, #12]
 801b7e4:	68db      	ldr	r3, [r3, #12]
 801b7e6:	60fb      	str	r3, [r7, #12]
 801b7e8:	68fb      	ldr	r3, [r7, #12]
 801b7ea:	2b00      	cmp	r3, #0
 801b7ec:	d1ef      	bne.n	801b7ce <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801b7ee:	bf00      	nop
 801b7f0:	3714      	adds	r7, #20
 801b7f2:	46bd      	mov	sp, r7
 801b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b7f8:	4770      	bx	lr
 801b7fa:	bf00      	nop
 801b7fc:	20012b68 	.word	0x20012b68

0801b800 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801b800:	b580      	push	{r7, lr}
 801b802:	b082      	sub	sp, #8
 801b804:	af00      	add	r7, sp, #0
 801b806:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801b808:	4915      	ldr	r1, [pc, #84]	@ (801b860 <etharp_free_entry+0x60>)
 801b80a:	687a      	ldr	r2, [r7, #4]
 801b80c:	4613      	mov	r3, r2
 801b80e:	005b      	lsls	r3, r3, #1
 801b810:	4413      	add	r3, r2
 801b812:	00db      	lsls	r3, r3, #3
 801b814:	440b      	add	r3, r1
 801b816:	681b      	ldr	r3, [r3, #0]
 801b818:	2b00      	cmp	r3, #0
 801b81a:	d013      	beq.n	801b844 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801b81c:	4910      	ldr	r1, [pc, #64]	@ (801b860 <etharp_free_entry+0x60>)
 801b81e:	687a      	ldr	r2, [r7, #4]
 801b820:	4613      	mov	r3, r2
 801b822:	005b      	lsls	r3, r3, #1
 801b824:	4413      	add	r3, r2
 801b826:	00db      	lsls	r3, r3, #3
 801b828:	440b      	add	r3, r1
 801b82a:	681b      	ldr	r3, [r3, #0]
 801b82c:	4618      	mov	r0, r3
 801b82e:	f7f9 fccf 	bl	80151d0 <pbuf_free>
    arp_table[i].q = NULL;
 801b832:	490b      	ldr	r1, [pc, #44]	@ (801b860 <etharp_free_entry+0x60>)
 801b834:	687a      	ldr	r2, [r7, #4]
 801b836:	4613      	mov	r3, r2
 801b838:	005b      	lsls	r3, r3, #1
 801b83a:	4413      	add	r3, r2
 801b83c:	00db      	lsls	r3, r3, #3
 801b83e:	440b      	add	r3, r1
 801b840:	2200      	movs	r2, #0
 801b842:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801b844:	4906      	ldr	r1, [pc, #24]	@ (801b860 <etharp_free_entry+0x60>)
 801b846:	687a      	ldr	r2, [r7, #4]
 801b848:	4613      	mov	r3, r2
 801b84a:	005b      	lsls	r3, r3, #1
 801b84c:	4413      	add	r3, r2
 801b84e:	00db      	lsls	r3, r3, #3
 801b850:	440b      	add	r3, r1
 801b852:	3314      	adds	r3, #20
 801b854:	2200      	movs	r2, #0
 801b856:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801b858:	bf00      	nop
 801b85a:	3708      	adds	r7, #8
 801b85c:	46bd      	mov	sp, r7
 801b85e:	bd80      	pop	{r7, pc}
 801b860:	20012b6c 	.word	0x20012b6c

0801b864 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801b864:	b580      	push	{r7, lr}
 801b866:	b082      	sub	sp, #8
 801b868:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b86a:	2300      	movs	r3, #0
 801b86c:	607b      	str	r3, [r7, #4]
 801b86e:	e096      	b.n	801b99e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801b870:	494f      	ldr	r1, [pc, #316]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b872:	687a      	ldr	r2, [r7, #4]
 801b874:	4613      	mov	r3, r2
 801b876:	005b      	lsls	r3, r3, #1
 801b878:	4413      	add	r3, r2
 801b87a:	00db      	lsls	r3, r3, #3
 801b87c:	440b      	add	r3, r1
 801b87e:	3314      	adds	r3, #20
 801b880:	781b      	ldrb	r3, [r3, #0]
 801b882:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801b884:	78fb      	ldrb	r3, [r7, #3]
 801b886:	2b00      	cmp	r3, #0
 801b888:	f000 8086 	beq.w	801b998 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801b88c:	4948      	ldr	r1, [pc, #288]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b88e:	687a      	ldr	r2, [r7, #4]
 801b890:	4613      	mov	r3, r2
 801b892:	005b      	lsls	r3, r3, #1
 801b894:	4413      	add	r3, r2
 801b896:	00db      	lsls	r3, r3, #3
 801b898:	440b      	add	r3, r1
 801b89a:	3312      	adds	r3, #18
 801b89c:	881b      	ldrh	r3, [r3, #0]
 801b89e:	3301      	adds	r3, #1
 801b8a0:	b298      	uxth	r0, r3
 801b8a2:	4943      	ldr	r1, [pc, #268]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b8a4:	687a      	ldr	r2, [r7, #4]
 801b8a6:	4613      	mov	r3, r2
 801b8a8:	005b      	lsls	r3, r3, #1
 801b8aa:	4413      	add	r3, r2
 801b8ac:	00db      	lsls	r3, r3, #3
 801b8ae:	440b      	add	r3, r1
 801b8b0:	3312      	adds	r3, #18
 801b8b2:	4602      	mov	r2, r0
 801b8b4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b8b6:	493e      	ldr	r1, [pc, #248]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b8b8:	687a      	ldr	r2, [r7, #4]
 801b8ba:	4613      	mov	r3, r2
 801b8bc:	005b      	lsls	r3, r3, #1
 801b8be:	4413      	add	r3, r2
 801b8c0:	00db      	lsls	r3, r3, #3
 801b8c2:	440b      	add	r3, r1
 801b8c4:	3312      	adds	r3, #18
 801b8c6:	881b      	ldrh	r3, [r3, #0]
 801b8c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801b8cc:	d215      	bcs.n	801b8fa <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b8ce:	4938      	ldr	r1, [pc, #224]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b8d0:	687a      	ldr	r2, [r7, #4]
 801b8d2:	4613      	mov	r3, r2
 801b8d4:	005b      	lsls	r3, r3, #1
 801b8d6:	4413      	add	r3, r2
 801b8d8:	00db      	lsls	r3, r3, #3
 801b8da:	440b      	add	r3, r1
 801b8dc:	3314      	adds	r3, #20
 801b8de:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b8e0:	2b01      	cmp	r3, #1
 801b8e2:	d10e      	bne.n	801b902 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801b8e4:	4932      	ldr	r1, [pc, #200]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b8e6:	687a      	ldr	r2, [r7, #4]
 801b8e8:	4613      	mov	r3, r2
 801b8ea:	005b      	lsls	r3, r3, #1
 801b8ec:	4413      	add	r3, r2
 801b8ee:	00db      	lsls	r3, r3, #3
 801b8f0:	440b      	add	r3, r1
 801b8f2:	3312      	adds	r3, #18
 801b8f4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b8f6:	2b04      	cmp	r3, #4
 801b8f8:	d903      	bls.n	801b902 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801b8fa:	6878      	ldr	r0, [r7, #4]
 801b8fc:	f7ff ff80 	bl	801b800 <etharp_free_entry>
 801b900:	e04a      	b.n	801b998 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801b902:	492b      	ldr	r1, [pc, #172]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b904:	687a      	ldr	r2, [r7, #4]
 801b906:	4613      	mov	r3, r2
 801b908:	005b      	lsls	r3, r3, #1
 801b90a:	4413      	add	r3, r2
 801b90c:	00db      	lsls	r3, r3, #3
 801b90e:	440b      	add	r3, r1
 801b910:	3314      	adds	r3, #20
 801b912:	781b      	ldrb	r3, [r3, #0]
 801b914:	2b03      	cmp	r3, #3
 801b916:	d10a      	bne.n	801b92e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801b918:	4925      	ldr	r1, [pc, #148]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b91a:	687a      	ldr	r2, [r7, #4]
 801b91c:	4613      	mov	r3, r2
 801b91e:	005b      	lsls	r3, r3, #1
 801b920:	4413      	add	r3, r2
 801b922:	00db      	lsls	r3, r3, #3
 801b924:	440b      	add	r3, r1
 801b926:	3314      	adds	r3, #20
 801b928:	2204      	movs	r2, #4
 801b92a:	701a      	strb	r2, [r3, #0]
 801b92c:	e034      	b.n	801b998 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801b92e:	4920      	ldr	r1, [pc, #128]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b930:	687a      	ldr	r2, [r7, #4]
 801b932:	4613      	mov	r3, r2
 801b934:	005b      	lsls	r3, r3, #1
 801b936:	4413      	add	r3, r2
 801b938:	00db      	lsls	r3, r3, #3
 801b93a:	440b      	add	r3, r1
 801b93c:	3314      	adds	r3, #20
 801b93e:	781b      	ldrb	r3, [r3, #0]
 801b940:	2b04      	cmp	r3, #4
 801b942:	d10a      	bne.n	801b95a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801b944:	491a      	ldr	r1, [pc, #104]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b946:	687a      	ldr	r2, [r7, #4]
 801b948:	4613      	mov	r3, r2
 801b94a:	005b      	lsls	r3, r3, #1
 801b94c:	4413      	add	r3, r2
 801b94e:	00db      	lsls	r3, r3, #3
 801b950:	440b      	add	r3, r1
 801b952:	3314      	adds	r3, #20
 801b954:	2202      	movs	r2, #2
 801b956:	701a      	strb	r2, [r3, #0]
 801b958:	e01e      	b.n	801b998 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b95a:	4915      	ldr	r1, [pc, #84]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b95c:	687a      	ldr	r2, [r7, #4]
 801b95e:	4613      	mov	r3, r2
 801b960:	005b      	lsls	r3, r3, #1
 801b962:	4413      	add	r3, r2
 801b964:	00db      	lsls	r3, r3, #3
 801b966:	440b      	add	r3, r1
 801b968:	3314      	adds	r3, #20
 801b96a:	781b      	ldrb	r3, [r3, #0]
 801b96c:	2b01      	cmp	r3, #1
 801b96e:	d113      	bne.n	801b998 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801b970:	490f      	ldr	r1, [pc, #60]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b972:	687a      	ldr	r2, [r7, #4]
 801b974:	4613      	mov	r3, r2
 801b976:	005b      	lsls	r3, r3, #1
 801b978:	4413      	add	r3, r2
 801b97a:	00db      	lsls	r3, r3, #3
 801b97c:	440b      	add	r3, r1
 801b97e:	3308      	adds	r3, #8
 801b980:	6818      	ldr	r0, [r3, #0]
 801b982:	687a      	ldr	r2, [r7, #4]
 801b984:	4613      	mov	r3, r2
 801b986:	005b      	lsls	r3, r3, #1
 801b988:	4413      	add	r3, r2
 801b98a:	00db      	lsls	r3, r3, #3
 801b98c:	4a08      	ldr	r2, [pc, #32]	@ (801b9b0 <etharp_tmr+0x14c>)
 801b98e:	4413      	add	r3, r2
 801b990:	3304      	adds	r3, #4
 801b992:	4619      	mov	r1, r3
 801b994:	f000 fe6e 	bl	801c674 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	3301      	adds	r3, #1
 801b99c:	607b      	str	r3, [r7, #4]
 801b99e:	687b      	ldr	r3, [r7, #4]
 801b9a0:	2b09      	cmp	r3, #9
 801b9a2:	f77f af65 	ble.w	801b870 <etharp_tmr+0xc>
      }
    }
  }
}
 801b9a6:	bf00      	nop
 801b9a8:	bf00      	nop
 801b9aa:	3708      	adds	r7, #8
 801b9ac:	46bd      	mov	sp, r7
 801b9ae:	bd80      	pop	{r7, pc}
 801b9b0:	20012b6c 	.word	0x20012b6c

0801b9b4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801b9b4:	b580      	push	{r7, lr}
 801b9b6:	b08a      	sub	sp, #40	@ 0x28
 801b9b8:	af00      	add	r7, sp, #0
 801b9ba:	60f8      	str	r0, [r7, #12]
 801b9bc:	460b      	mov	r3, r1
 801b9be:	607a      	str	r2, [r7, #4]
 801b9c0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801b9c2:	230a      	movs	r3, #10
 801b9c4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801b9c6:	230a      	movs	r3, #10
 801b9c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801b9ca:	230a      	movs	r3, #10
 801b9cc:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801b9ce:	2300      	movs	r3, #0
 801b9d0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801b9d2:	230a      	movs	r3, #10
 801b9d4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801b9d6:	2300      	movs	r3, #0
 801b9d8:	83bb      	strh	r3, [r7, #28]
 801b9da:	2300      	movs	r3, #0
 801b9dc:	837b      	strh	r3, [r7, #26]
 801b9de:	2300      	movs	r3, #0
 801b9e0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b9e2:	2300      	movs	r3, #0
 801b9e4:	843b      	strh	r3, [r7, #32]
 801b9e6:	e0ae      	b.n	801bb46 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801b9e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b9ec:	49a6      	ldr	r1, [pc, #664]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801b9ee:	4613      	mov	r3, r2
 801b9f0:	005b      	lsls	r3, r3, #1
 801b9f2:	4413      	add	r3, r2
 801b9f4:	00db      	lsls	r3, r3, #3
 801b9f6:	440b      	add	r3, r1
 801b9f8:	3314      	adds	r3, #20
 801b9fa:	781b      	ldrb	r3, [r3, #0]
 801b9fc:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801b9fe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ba02:	2b0a      	cmp	r3, #10
 801ba04:	d105      	bne.n	801ba12 <etharp_find_entry+0x5e>
 801ba06:	7dfb      	ldrb	r3, [r7, #23]
 801ba08:	2b00      	cmp	r3, #0
 801ba0a:	d102      	bne.n	801ba12 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801ba0c:	8c3b      	ldrh	r3, [r7, #32]
 801ba0e:	847b      	strh	r3, [r7, #34]	@ 0x22
 801ba10:	e095      	b.n	801bb3e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801ba12:	7dfb      	ldrb	r3, [r7, #23]
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	f000 8092 	beq.w	801bb3e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801ba1a:	7dfb      	ldrb	r3, [r7, #23]
 801ba1c:	2b01      	cmp	r3, #1
 801ba1e:	d009      	beq.n	801ba34 <etharp_find_entry+0x80>
 801ba20:	7dfb      	ldrb	r3, [r7, #23]
 801ba22:	2b01      	cmp	r3, #1
 801ba24:	d806      	bhi.n	801ba34 <etharp_find_entry+0x80>
 801ba26:	4b99      	ldr	r3, [pc, #612]	@ (801bc8c <etharp_find_entry+0x2d8>)
 801ba28:	f240 1223 	movw	r2, #291	@ 0x123
 801ba2c:	4998      	ldr	r1, [pc, #608]	@ (801bc90 <etharp_find_entry+0x2dc>)
 801ba2e:	4899      	ldr	r0, [pc, #612]	@ (801bc94 <etharp_find_entry+0x2e0>)
 801ba30:	f002 fb9e 	bl	801e170 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801ba34:	68fb      	ldr	r3, [r7, #12]
 801ba36:	2b00      	cmp	r3, #0
 801ba38:	d020      	beq.n	801ba7c <etharp_find_entry+0xc8>
 801ba3a:	68fb      	ldr	r3, [r7, #12]
 801ba3c:	6819      	ldr	r1, [r3, #0]
 801ba3e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ba42:	4891      	ldr	r0, [pc, #580]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801ba44:	4613      	mov	r3, r2
 801ba46:	005b      	lsls	r3, r3, #1
 801ba48:	4413      	add	r3, r2
 801ba4a:	00db      	lsls	r3, r3, #3
 801ba4c:	4403      	add	r3, r0
 801ba4e:	3304      	adds	r3, #4
 801ba50:	681b      	ldr	r3, [r3, #0]
 801ba52:	4299      	cmp	r1, r3
 801ba54:	d112      	bne.n	801ba7c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ba56:	687b      	ldr	r3, [r7, #4]
 801ba58:	2b00      	cmp	r3, #0
 801ba5a:	d00c      	beq.n	801ba76 <etharp_find_entry+0xc2>
 801ba5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ba60:	4989      	ldr	r1, [pc, #548]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801ba62:	4613      	mov	r3, r2
 801ba64:	005b      	lsls	r3, r3, #1
 801ba66:	4413      	add	r3, r2
 801ba68:	00db      	lsls	r3, r3, #3
 801ba6a:	440b      	add	r3, r1
 801ba6c:	3308      	adds	r3, #8
 801ba6e:	681b      	ldr	r3, [r3, #0]
 801ba70:	687a      	ldr	r2, [r7, #4]
 801ba72:	429a      	cmp	r2, r3
 801ba74:	d102      	bne.n	801ba7c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ba76:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ba7a:	e100      	b.n	801bc7e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ba7c:	7dfb      	ldrb	r3, [r7, #23]
 801ba7e:	2b01      	cmp	r3, #1
 801ba80:	d140      	bne.n	801bb04 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ba82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ba86:	4980      	ldr	r1, [pc, #512]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801ba88:	4613      	mov	r3, r2
 801ba8a:	005b      	lsls	r3, r3, #1
 801ba8c:	4413      	add	r3, r2
 801ba8e:	00db      	lsls	r3, r3, #3
 801ba90:	440b      	add	r3, r1
 801ba92:	681b      	ldr	r3, [r3, #0]
 801ba94:	2b00      	cmp	r3, #0
 801ba96:	d01a      	beq.n	801bace <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801ba98:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ba9c:	497a      	ldr	r1, [pc, #488]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801ba9e:	4613      	mov	r3, r2
 801baa0:	005b      	lsls	r3, r3, #1
 801baa2:	4413      	add	r3, r2
 801baa4:	00db      	lsls	r3, r3, #3
 801baa6:	440b      	add	r3, r1
 801baa8:	3312      	adds	r3, #18
 801baaa:	881b      	ldrh	r3, [r3, #0]
 801baac:	8bba      	ldrh	r2, [r7, #28]
 801baae:	429a      	cmp	r2, r3
 801bab0:	d845      	bhi.n	801bb3e <etharp_find_entry+0x18a>
            old_queue = i;
 801bab2:	8c3b      	ldrh	r3, [r7, #32]
 801bab4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801bab6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801baba:	4973      	ldr	r1, [pc, #460]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801babc:	4613      	mov	r3, r2
 801babe:	005b      	lsls	r3, r3, #1
 801bac0:	4413      	add	r3, r2
 801bac2:	00db      	lsls	r3, r3, #3
 801bac4:	440b      	add	r3, r1
 801bac6:	3312      	adds	r3, #18
 801bac8:	881b      	ldrh	r3, [r3, #0]
 801baca:	83bb      	strh	r3, [r7, #28]
 801bacc:	e037      	b.n	801bb3e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801bace:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bad2:	496d      	ldr	r1, [pc, #436]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bad4:	4613      	mov	r3, r2
 801bad6:	005b      	lsls	r3, r3, #1
 801bad8:	4413      	add	r3, r2
 801bada:	00db      	lsls	r3, r3, #3
 801badc:	440b      	add	r3, r1
 801bade:	3312      	adds	r3, #18
 801bae0:	881b      	ldrh	r3, [r3, #0]
 801bae2:	8b7a      	ldrh	r2, [r7, #26]
 801bae4:	429a      	cmp	r2, r3
 801bae6:	d82a      	bhi.n	801bb3e <etharp_find_entry+0x18a>
            old_pending = i;
 801bae8:	8c3b      	ldrh	r3, [r7, #32]
 801baea:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801baec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801baf0:	4965      	ldr	r1, [pc, #404]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801baf2:	4613      	mov	r3, r2
 801baf4:	005b      	lsls	r3, r3, #1
 801baf6:	4413      	add	r3, r2
 801baf8:	00db      	lsls	r3, r3, #3
 801bafa:	440b      	add	r3, r1
 801bafc:	3312      	adds	r3, #18
 801bafe:	881b      	ldrh	r3, [r3, #0]
 801bb00:	837b      	strh	r3, [r7, #26]
 801bb02:	e01c      	b.n	801bb3e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801bb04:	7dfb      	ldrb	r3, [r7, #23]
 801bb06:	2b01      	cmp	r3, #1
 801bb08:	d919      	bls.n	801bb3e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801bb0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb0e:	495e      	ldr	r1, [pc, #376]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bb10:	4613      	mov	r3, r2
 801bb12:	005b      	lsls	r3, r3, #1
 801bb14:	4413      	add	r3, r2
 801bb16:	00db      	lsls	r3, r3, #3
 801bb18:	440b      	add	r3, r1
 801bb1a:	3312      	adds	r3, #18
 801bb1c:	881b      	ldrh	r3, [r3, #0]
 801bb1e:	8b3a      	ldrh	r2, [r7, #24]
 801bb20:	429a      	cmp	r2, r3
 801bb22:	d80c      	bhi.n	801bb3e <etharp_find_entry+0x18a>
            old_stable = i;
 801bb24:	8c3b      	ldrh	r3, [r7, #32]
 801bb26:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801bb28:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb2c:	4956      	ldr	r1, [pc, #344]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bb2e:	4613      	mov	r3, r2
 801bb30:	005b      	lsls	r3, r3, #1
 801bb32:	4413      	add	r3, r2
 801bb34:	00db      	lsls	r3, r3, #3
 801bb36:	440b      	add	r3, r1
 801bb38:	3312      	adds	r3, #18
 801bb3a:	881b      	ldrh	r3, [r3, #0]
 801bb3c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bb3e:	8c3b      	ldrh	r3, [r7, #32]
 801bb40:	3301      	adds	r3, #1
 801bb42:	b29b      	uxth	r3, r3
 801bb44:	843b      	strh	r3, [r7, #32]
 801bb46:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bb4a:	2b09      	cmp	r3, #9
 801bb4c:	f77f af4c 	ble.w	801b9e8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801bb50:	7afb      	ldrb	r3, [r7, #11]
 801bb52:	f003 0302 	and.w	r3, r3, #2
 801bb56:	2b00      	cmp	r3, #0
 801bb58:	d108      	bne.n	801bb6c <etharp_find_entry+0x1b8>
 801bb5a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801bb5e:	2b0a      	cmp	r3, #10
 801bb60:	d107      	bne.n	801bb72 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801bb62:	7afb      	ldrb	r3, [r7, #11]
 801bb64:	f003 0301 	and.w	r3, r3, #1
 801bb68:	2b00      	cmp	r3, #0
 801bb6a:	d102      	bne.n	801bb72 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801bb6c:	f04f 33ff 	mov.w	r3, #4294967295
 801bb70:	e085      	b.n	801bc7e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801bb72:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801bb76:	2b09      	cmp	r3, #9
 801bb78:	dc02      	bgt.n	801bb80 <etharp_find_entry+0x1cc>
    i = empty;
 801bb7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bb7c:	843b      	strh	r3, [r7, #32]
 801bb7e:	e039      	b.n	801bbf4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801bb80:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801bb84:	2b09      	cmp	r3, #9
 801bb86:	dc14      	bgt.n	801bbb2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801bb88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bb8a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801bb8c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb90:	493d      	ldr	r1, [pc, #244]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bb92:	4613      	mov	r3, r2
 801bb94:	005b      	lsls	r3, r3, #1
 801bb96:	4413      	add	r3, r2
 801bb98:	00db      	lsls	r3, r3, #3
 801bb9a:	440b      	add	r3, r1
 801bb9c:	681b      	ldr	r3, [r3, #0]
 801bb9e:	2b00      	cmp	r3, #0
 801bba0:	d018      	beq.n	801bbd4 <etharp_find_entry+0x220>
 801bba2:	4b3a      	ldr	r3, [pc, #232]	@ (801bc8c <etharp_find_entry+0x2d8>)
 801bba4:	f240 126d 	movw	r2, #365	@ 0x16d
 801bba8:	493b      	ldr	r1, [pc, #236]	@ (801bc98 <etharp_find_entry+0x2e4>)
 801bbaa:	483a      	ldr	r0, [pc, #232]	@ (801bc94 <etharp_find_entry+0x2e0>)
 801bbac:	f002 fae0 	bl	801e170 <iprintf>
 801bbb0:	e010      	b.n	801bbd4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801bbb2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801bbb6:	2b09      	cmp	r3, #9
 801bbb8:	dc02      	bgt.n	801bbc0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801bbba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801bbbc:	843b      	strh	r3, [r7, #32]
 801bbbe:	e009      	b.n	801bbd4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801bbc0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801bbc4:	2b09      	cmp	r3, #9
 801bbc6:	dc02      	bgt.n	801bbce <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801bbc8:	8bfb      	ldrh	r3, [r7, #30]
 801bbca:	843b      	strh	r3, [r7, #32]
 801bbcc:	e002      	b.n	801bbd4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801bbce:	f04f 33ff 	mov.w	r3, #4294967295
 801bbd2:	e054      	b.n	801bc7e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801bbd4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bbd8:	2b09      	cmp	r3, #9
 801bbda:	dd06      	ble.n	801bbea <etharp_find_entry+0x236>
 801bbdc:	4b2b      	ldr	r3, [pc, #172]	@ (801bc8c <etharp_find_entry+0x2d8>)
 801bbde:	f240 127f 	movw	r2, #383	@ 0x17f
 801bbe2:	492e      	ldr	r1, [pc, #184]	@ (801bc9c <etharp_find_entry+0x2e8>)
 801bbe4:	482b      	ldr	r0, [pc, #172]	@ (801bc94 <etharp_find_entry+0x2e0>)
 801bbe6:	f002 fac3 	bl	801e170 <iprintf>
    etharp_free_entry(i);
 801bbea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bbee:	4618      	mov	r0, r3
 801bbf0:	f7ff fe06 	bl	801b800 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801bbf4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bbf8:	2b09      	cmp	r3, #9
 801bbfa:	dd06      	ble.n	801bc0a <etharp_find_entry+0x256>
 801bbfc:	4b23      	ldr	r3, [pc, #140]	@ (801bc8c <etharp_find_entry+0x2d8>)
 801bbfe:	f240 1283 	movw	r2, #387	@ 0x183
 801bc02:	4926      	ldr	r1, [pc, #152]	@ (801bc9c <etharp_find_entry+0x2e8>)
 801bc04:	4823      	ldr	r0, [pc, #140]	@ (801bc94 <etharp_find_entry+0x2e0>)
 801bc06:	f002 fab3 	bl	801e170 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801bc0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc0e:	491e      	ldr	r1, [pc, #120]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bc10:	4613      	mov	r3, r2
 801bc12:	005b      	lsls	r3, r3, #1
 801bc14:	4413      	add	r3, r2
 801bc16:	00db      	lsls	r3, r3, #3
 801bc18:	440b      	add	r3, r1
 801bc1a:	3314      	adds	r3, #20
 801bc1c:	781b      	ldrb	r3, [r3, #0]
 801bc1e:	2b00      	cmp	r3, #0
 801bc20:	d006      	beq.n	801bc30 <etharp_find_entry+0x27c>
 801bc22:	4b1a      	ldr	r3, [pc, #104]	@ (801bc8c <etharp_find_entry+0x2d8>)
 801bc24:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801bc28:	491d      	ldr	r1, [pc, #116]	@ (801bca0 <etharp_find_entry+0x2ec>)
 801bc2a:	481a      	ldr	r0, [pc, #104]	@ (801bc94 <etharp_find_entry+0x2e0>)
 801bc2c:	f002 faa0 	bl	801e170 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801bc30:	68fb      	ldr	r3, [r7, #12]
 801bc32:	2b00      	cmp	r3, #0
 801bc34:	d00b      	beq.n	801bc4e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801bc36:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc3a:	68fb      	ldr	r3, [r7, #12]
 801bc3c:	6819      	ldr	r1, [r3, #0]
 801bc3e:	4812      	ldr	r0, [pc, #72]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bc40:	4613      	mov	r3, r2
 801bc42:	005b      	lsls	r3, r3, #1
 801bc44:	4413      	add	r3, r2
 801bc46:	00db      	lsls	r3, r3, #3
 801bc48:	4403      	add	r3, r0
 801bc4a:	3304      	adds	r3, #4
 801bc4c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801bc4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc52:	490d      	ldr	r1, [pc, #52]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bc54:	4613      	mov	r3, r2
 801bc56:	005b      	lsls	r3, r3, #1
 801bc58:	4413      	add	r3, r2
 801bc5a:	00db      	lsls	r3, r3, #3
 801bc5c:	440b      	add	r3, r1
 801bc5e:	3312      	adds	r3, #18
 801bc60:	2200      	movs	r2, #0
 801bc62:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801bc64:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc68:	4907      	ldr	r1, [pc, #28]	@ (801bc88 <etharp_find_entry+0x2d4>)
 801bc6a:	4613      	mov	r3, r2
 801bc6c:	005b      	lsls	r3, r3, #1
 801bc6e:	4413      	add	r3, r2
 801bc70:	00db      	lsls	r3, r3, #3
 801bc72:	440b      	add	r3, r1
 801bc74:	3308      	adds	r3, #8
 801bc76:	687a      	ldr	r2, [r7, #4]
 801bc78:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801bc7a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801bc7e:	4618      	mov	r0, r3
 801bc80:	3728      	adds	r7, #40	@ 0x28
 801bc82:	46bd      	mov	sp, r7
 801bc84:	bd80      	pop	{r7, pc}
 801bc86:	bf00      	nop
 801bc88:	20012b6c 	.word	0x20012b6c
 801bc8c:	08021bf0 	.word	0x08021bf0
 801bc90:	08021c28 	.word	0x08021c28
 801bc94:	08021c68 	.word	0x08021c68
 801bc98:	08021c90 	.word	0x08021c90
 801bc9c:	08021ca8 	.word	0x08021ca8
 801bca0:	08021cbc 	.word	0x08021cbc

0801bca4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801bca4:	b580      	push	{r7, lr}
 801bca6:	b088      	sub	sp, #32
 801bca8:	af02      	add	r7, sp, #8
 801bcaa:	60f8      	str	r0, [r7, #12]
 801bcac:	60b9      	str	r1, [r7, #8]
 801bcae:	607a      	str	r2, [r7, #4]
 801bcb0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801bcb2:	68fb      	ldr	r3, [r7, #12]
 801bcb4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801bcb8:	2b06      	cmp	r3, #6
 801bcba:	d006      	beq.n	801bcca <etharp_update_arp_entry+0x26>
 801bcbc:	4b48      	ldr	r3, [pc, #288]	@ (801bde0 <etharp_update_arp_entry+0x13c>)
 801bcbe:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801bcc2:	4948      	ldr	r1, [pc, #288]	@ (801bde4 <etharp_update_arp_entry+0x140>)
 801bcc4:	4848      	ldr	r0, [pc, #288]	@ (801bde8 <etharp_update_arp_entry+0x144>)
 801bcc6:	f002 fa53 	bl	801e170 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801bcca:	68bb      	ldr	r3, [r7, #8]
 801bccc:	2b00      	cmp	r3, #0
 801bcce:	d012      	beq.n	801bcf6 <etharp_update_arp_entry+0x52>
 801bcd0:	68bb      	ldr	r3, [r7, #8]
 801bcd2:	681b      	ldr	r3, [r3, #0]
 801bcd4:	2b00      	cmp	r3, #0
 801bcd6:	d00e      	beq.n	801bcf6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801bcd8:	68bb      	ldr	r3, [r7, #8]
 801bcda:	681b      	ldr	r3, [r3, #0]
 801bcdc:	68f9      	ldr	r1, [r7, #12]
 801bcde:	4618      	mov	r0, r3
 801bce0:	f001 f8fe 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801bce4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d105      	bne.n	801bcf6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801bcea:	68bb      	ldr	r3, [r7, #8]
 801bcec:	681b      	ldr	r3, [r3, #0]
 801bcee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801bcf2:	2be0      	cmp	r3, #224	@ 0xe0
 801bcf4:	d102      	bne.n	801bcfc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801bcf6:	f06f 030f 	mvn.w	r3, #15
 801bcfa:	e06c      	b.n	801bdd6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801bcfc:	78fb      	ldrb	r3, [r7, #3]
 801bcfe:	68fa      	ldr	r2, [r7, #12]
 801bd00:	4619      	mov	r1, r3
 801bd02:	68b8      	ldr	r0, [r7, #8]
 801bd04:	f7ff fe56 	bl	801b9b4 <etharp_find_entry>
 801bd08:	4603      	mov	r3, r0
 801bd0a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801bd0c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801bd10:	2b00      	cmp	r3, #0
 801bd12:	da02      	bge.n	801bd1a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801bd14:	8afb      	ldrh	r3, [r7, #22]
 801bd16:	b25b      	sxtb	r3, r3
 801bd18:	e05d      	b.n	801bdd6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801bd1a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bd1e:	4933      	ldr	r1, [pc, #204]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bd20:	4613      	mov	r3, r2
 801bd22:	005b      	lsls	r3, r3, #1
 801bd24:	4413      	add	r3, r2
 801bd26:	00db      	lsls	r3, r3, #3
 801bd28:	440b      	add	r3, r1
 801bd2a:	3314      	adds	r3, #20
 801bd2c:	2202      	movs	r2, #2
 801bd2e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801bd30:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bd34:	492d      	ldr	r1, [pc, #180]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bd36:	4613      	mov	r3, r2
 801bd38:	005b      	lsls	r3, r3, #1
 801bd3a:	4413      	add	r3, r2
 801bd3c:	00db      	lsls	r3, r3, #3
 801bd3e:	440b      	add	r3, r1
 801bd40:	3308      	adds	r3, #8
 801bd42:	68fa      	ldr	r2, [r7, #12]
 801bd44:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801bd46:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bd4a:	4613      	mov	r3, r2
 801bd4c:	005b      	lsls	r3, r3, #1
 801bd4e:	4413      	add	r3, r2
 801bd50:	00db      	lsls	r3, r3, #3
 801bd52:	3308      	adds	r3, #8
 801bd54:	4a25      	ldr	r2, [pc, #148]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bd56:	4413      	add	r3, r2
 801bd58:	3304      	adds	r3, #4
 801bd5a:	2206      	movs	r2, #6
 801bd5c:	6879      	ldr	r1, [r7, #4]
 801bd5e:	4618      	mov	r0, r3
 801bd60:	f002 fd31 	bl	801e7c6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801bd64:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bd68:	4920      	ldr	r1, [pc, #128]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bd6a:	4613      	mov	r3, r2
 801bd6c:	005b      	lsls	r3, r3, #1
 801bd6e:	4413      	add	r3, r2
 801bd70:	00db      	lsls	r3, r3, #3
 801bd72:	440b      	add	r3, r1
 801bd74:	3312      	adds	r3, #18
 801bd76:	2200      	movs	r2, #0
 801bd78:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801bd7a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bd7e:	491b      	ldr	r1, [pc, #108]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bd80:	4613      	mov	r3, r2
 801bd82:	005b      	lsls	r3, r3, #1
 801bd84:	4413      	add	r3, r2
 801bd86:	00db      	lsls	r3, r3, #3
 801bd88:	440b      	add	r3, r1
 801bd8a:	681b      	ldr	r3, [r3, #0]
 801bd8c:	2b00      	cmp	r3, #0
 801bd8e:	d021      	beq.n	801bdd4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801bd90:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bd94:	4915      	ldr	r1, [pc, #84]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bd96:	4613      	mov	r3, r2
 801bd98:	005b      	lsls	r3, r3, #1
 801bd9a:	4413      	add	r3, r2
 801bd9c:	00db      	lsls	r3, r3, #3
 801bd9e:	440b      	add	r3, r1
 801bda0:	681b      	ldr	r3, [r3, #0]
 801bda2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801bda4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bda8:	4910      	ldr	r1, [pc, #64]	@ (801bdec <etharp_update_arp_entry+0x148>)
 801bdaa:	4613      	mov	r3, r2
 801bdac:	005b      	lsls	r3, r3, #1
 801bdae:	4413      	add	r3, r2
 801bdb0:	00db      	lsls	r3, r3, #3
 801bdb2:	440b      	add	r3, r1
 801bdb4:	2200      	movs	r2, #0
 801bdb6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801bdb8:	68fb      	ldr	r3, [r7, #12]
 801bdba:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801bdbe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801bdc2:	9300      	str	r3, [sp, #0]
 801bdc4:	687b      	ldr	r3, [r7, #4]
 801bdc6:	6939      	ldr	r1, [r7, #16]
 801bdc8:	68f8      	ldr	r0, [r7, #12]
 801bdca:	f001 ff97 	bl	801dcfc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801bdce:	6938      	ldr	r0, [r7, #16]
 801bdd0:	f7f9 f9fe 	bl	80151d0 <pbuf_free>
  }
  return ERR_OK;
 801bdd4:	2300      	movs	r3, #0
}
 801bdd6:	4618      	mov	r0, r3
 801bdd8:	3718      	adds	r7, #24
 801bdda:	46bd      	mov	sp, r7
 801bddc:	bd80      	pop	{r7, pc}
 801bdde:	bf00      	nop
 801bde0:	08021bf0 	.word	0x08021bf0
 801bde4:	08021ce8 	.word	0x08021ce8
 801bde8:	08021c68 	.word	0x08021c68
 801bdec:	20012b6c 	.word	0x20012b6c

0801bdf0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801bdf0:	b580      	push	{r7, lr}
 801bdf2:	b084      	sub	sp, #16
 801bdf4:	af00      	add	r7, sp, #0
 801bdf6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bdf8:	2300      	movs	r3, #0
 801bdfa:	60fb      	str	r3, [r7, #12]
 801bdfc:	e01e      	b.n	801be3c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801bdfe:	4913      	ldr	r1, [pc, #76]	@ (801be4c <etharp_cleanup_netif+0x5c>)
 801be00:	68fa      	ldr	r2, [r7, #12]
 801be02:	4613      	mov	r3, r2
 801be04:	005b      	lsls	r3, r3, #1
 801be06:	4413      	add	r3, r2
 801be08:	00db      	lsls	r3, r3, #3
 801be0a:	440b      	add	r3, r1
 801be0c:	3314      	adds	r3, #20
 801be0e:	781b      	ldrb	r3, [r3, #0]
 801be10:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801be12:	7afb      	ldrb	r3, [r7, #11]
 801be14:	2b00      	cmp	r3, #0
 801be16:	d00e      	beq.n	801be36 <etharp_cleanup_netif+0x46>
 801be18:	490c      	ldr	r1, [pc, #48]	@ (801be4c <etharp_cleanup_netif+0x5c>)
 801be1a:	68fa      	ldr	r2, [r7, #12]
 801be1c:	4613      	mov	r3, r2
 801be1e:	005b      	lsls	r3, r3, #1
 801be20:	4413      	add	r3, r2
 801be22:	00db      	lsls	r3, r3, #3
 801be24:	440b      	add	r3, r1
 801be26:	3308      	adds	r3, #8
 801be28:	681b      	ldr	r3, [r3, #0]
 801be2a:	687a      	ldr	r2, [r7, #4]
 801be2c:	429a      	cmp	r2, r3
 801be2e:	d102      	bne.n	801be36 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801be30:	68f8      	ldr	r0, [r7, #12]
 801be32:	f7ff fce5 	bl	801b800 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801be36:	68fb      	ldr	r3, [r7, #12]
 801be38:	3301      	adds	r3, #1
 801be3a:	60fb      	str	r3, [r7, #12]
 801be3c:	68fb      	ldr	r3, [r7, #12]
 801be3e:	2b09      	cmp	r3, #9
 801be40:	dddd      	ble.n	801bdfe <etharp_cleanup_netif+0xe>
    }
  }
}
 801be42:	bf00      	nop
 801be44:	bf00      	nop
 801be46:	3710      	adds	r7, #16
 801be48:	46bd      	mov	sp, r7
 801be4a:	bd80      	pop	{r7, pc}
 801be4c:	20012b6c 	.word	0x20012b6c

0801be50 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801be50:	b5b0      	push	{r4, r5, r7, lr}
 801be52:	b08a      	sub	sp, #40	@ 0x28
 801be54:	af04      	add	r7, sp, #16
 801be56:	6078      	str	r0, [r7, #4]
 801be58:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801be5a:	683b      	ldr	r3, [r7, #0]
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d107      	bne.n	801be70 <etharp_input+0x20>
 801be60:	4b3d      	ldr	r3, [pc, #244]	@ (801bf58 <etharp_input+0x108>)
 801be62:	f240 228a 	movw	r2, #650	@ 0x28a
 801be66:	493d      	ldr	r1, [pc, #244]	@ (801bf5c <etharp_input+0x10c>)
 801be68:	483d      	ldr	r0, [pc, #244]	@ (801bf60 <etharp_input+0x110>)
 801be6a:	f002 f981 	bl	801e170 <iprintf>
 801be6e:	e06f      	b.n	801bf50 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801be70:	687b      	ldr	r3, [r7, #4]
 801be72:	685b      	ldr	r3, [r3, #4]
 801be74:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801be76:	693b      	ldr	r3, [r7, #16]
 801be78:	881b      	ldrh	r3, [r3, #0]
 801be7a:	b29b      	uxth	r3, r3
 801be7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801be80:	d10c      	bne.n	801be9c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801be82:	693b      	ldr	r3, [r7, #16]
 801be84:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801be86:	2b06      	cmp	r3, #6
 801be88:	d108      	bne.n	801be9c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801be8a:	693b      	ldr	r3, [r7, #16]
 801be8c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801be8e:	2b04      	cmp	r3, #4
 801be90:	d104      	bne.n	801be9c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801be92:	693b      	ldr	r3, [r7, #16]
 801be94:	885b      	ldrh	r3, [r3, #2]
 801be96:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801be98:	2b08      	cmp	r3, #8
 801be9a:	d003      	beq.n	801bea4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801be9c:	6878      	ldr	r0, [r7, #4]
 801be9e:	f7f9 f997 	bl	80151d0 <pbuf_free>
    return;
 801bea2:	e055      	b.n	801bf50 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801bea4:	693b      	ldr	r3, [r7, #16]
 801bea6:	330e      	adds	r3, #14
 801bea8:	681b      	ldr	r3, [r3, #0]
 801beaa:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801beac:	693b      	ldr	r3, [r7, #16]
 801beae:	3318      	adds	r3, #24
 801beb0:	681b      	ldr	r3, [r3, #0]
 801beb2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801beb4:	683b      	ldr	r3, [r7, #0]
 801beb6:	3304      	adds	r3, #4
 801beb8:	681b      	ldr	r3, [r3, #0]
 801beba:	2b00      	cmp	r3, #0
 801bebc:	d102      	bne.n	801bec4 <etharp_input+0x74>
    for_us = 0;
 801bebe:	2300      	movs	r3, #0
 801bec0:	75fb      	strb	r3, [r7, #23]
 801bec2:	e009      	b.n	801bed8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801bec4:	68ba      	ldr	r2, [r7, #8]
 801bec6:	683b      	ldr	r3, [r7, #0]
 801bec8:	3304      	adds	r3, #4
 801beca:	681b      	ldr	r3, [r3, #0]
 801becc:	429a      	cmp	r2, r3
 801bece:	bf0c      	ite	eq
 801bed0:	2301      	moveq	r3, #1
 801bed2:	2300      	movne	r3, #0
 801bed4:	b2db      	uxtb	r3, r3
 801bed6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801bed8:	693b      	ldr	r3, [r7, #16]
 801beda:	f103 0208 	add.w	r2, r3, #8
 801bede:	7dfb      	ldrb	r3, [r7, #23]
 801bee0:	2b00      	cmp	r3, #0
 801bee2:	d001      	beq.n	801bee8 <etharp_input+0x98>
 801bee4:	2301      	movs	r3, #1
 801bee6:	e000      	b.n	801beea <etharp_input+0x9a>
 801bee8:	2302      	movs	r3, #2
 801beea:	f107 010c 	add.w	r1, r7, #12
 801beee:	6838      	ldr	r0, [r7, #0]
 801bef0:	f7ff fed8 	bl	801bca4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801bef4:	693b      	ldr	r3, [r7, #16]
 801bef6:	88db      	ldrh	r3, [r3, #6]
 801bef8:	b29b      	uxth	r3, r3
 801befa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801befe:	d003      	beq.n	801bf08 <etharp_input+0xb8>
 801bf00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bf04:	d01e      	beq.n	801bf44 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801bf06:	e020      	b.n	801bf4a <etharp_input+0xfa>
      if (for_us) {
 801bf08:	7dfb      	ldrb	r3, [r7, #23]
 801bf0a:	2b00      	cmp	r3, #0
 801bf0c:	d01c      	beq.n	801bf48 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801bf0e:	683b      	ldr	r3, [r7, #0]
 801bf10:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801bf14:	693b      	ldr	r3, [r7, #16]
 801bf16:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801bf1a:	683b      	ldr	r3, [r7, #0]
 801bf1c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801bf20:	683b      	ldr	r3, [r7, #0]
 801bf22:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801bf24:	693a      	ldr	r2, [r7, #16]
 801bf26:	3208      	adds	r2, #8
        etharp_raw(netif,
 801bf28:	2102      	movs	r1, #2
 801bf2a:	9103      	str	r1, [sp, #12]
 801bf2c:	f107 010c 	add.w	r1, r7, #12
 801bf30:	9102      	str	r1, [sp, #8]
 801bf32:	9201      	str	r2, [sp, #4]
 801bf34:	9300      	str	r3, [sp, #0]
 801bf36:	462b      	mov	r3, r5
 801bf38:	4622      	mov	r2, r4
 801bf3a:	4601      	mov	r1, r0
 801bf3c:	6838      	ldr	r0, [r7, #0]
 801bf3e:	f000 faeb 	bl	801c518 <etharp_raw>
      break;
 801bf42:	e001      	b.n	801bf48 <etharp_input+0xf8>
      break;
 801bf44:	bf00      	nop
 801bf46:	e000      	b.n	801bf4a <etharp_input+0xfa>
      break;
 801bf48:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801bf4a:	6878      	ldr	r0, [r7, #4]
 801bf4c:	f7f9 f940 	bl	80151d0 <pbuf_free>
}
 801bf50:	3718      	adds	r7, #24
 801bf52:	46bd      	mov	sp, r7
 801bf54:	bdb0      	pop	{r4, r5, r7, pc}
 801bf56:	bf00      	nop
 801bf58:	08021bf0 	.word	0x08021bf0
 801bf5c:	08021d40 	.word	0x08021d40
 801bf60:	08021c68 	.word	0x08021c68

0801bf64 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801bf64:	b580      	push	{r7, lr}
 801bf66:	b086      	sub	sp, #24
 801bf68:	af02      	add	r7, sp, #8
 801bf6a:	60f8      	str	r0, [r7, #12]
 801bf6c:	60b9      	str	r1, [r7, #8]
 801bf6e:	4613      	mov	r3, r2
 801bf70:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801bf72:	79fa      	ldrb	r2, [r7, #7]
 801bf74:	4944      	ldr	r1, [pc, #272]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801bf76:	4613      	mov	r3, r2
 801bf78:	005b      	lsls	r3, r3, #1
 801bf7a:	4413      	add	r3, r2
 801bf7c:	00db      	lsls	r3, r3, #3
 801bf7e:	440b      	add	r3, r1
 801bf80:	3314      	adds	r3, #20
 801bf82:	781b      	ldrb	r3, [r3, #0]
 801bf84:	2b01      	cmp	r3, #1
 801bf86:	d806      	bhi.n	801bf96 <etharp_output_to_arp_index+0x32>
 801bf88:	4b40      	ldr	r3, [pc, #256]	@ (801c08c <etharp_output_to_arp_index+0x128>)
 801bf8a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801bf8e:	4940      	ldr	r1, [pc, #256]	@ (801c090 <etharp_output_to_arp_index+0x12c>)
 801bf90:	4840      	ldr	r0, [pc, #256]	@ (801c094 <etharp_output_to_arp_index+0x130>)
 801bf92:	f002 f8ed 	bl	801e170 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801bf96:	79fa      	ldrb	r2, [r7, #7]
 801bf98:	493b      	ldr	r1, [pc, #236]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801bf9a:	4613      	mov	r3, r2
 801bf9c:	005b      	lsls	r3, r3, #1
 801bf9e:	4413      	add	r3, r2
 801bfa0:	00db      	lsls	r3, r3, #3
 801bfa2:	440b      	add	r3, r1
 801bfa4:	3314      	adds	r3, #20
 801bfa6:	781b      	ldrb	r3, [r3, #0]
 801bfa8:	2b02      	cmp	r3, #2
 801bfaa:	d153      	bne.n	801c054 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801bfac:	79fa      	ldrb	r2, [r7, #7]
 801bfae:	4936      	ldr	r1, [pc, #216]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801bfb0:	4613      	mov	r3, r2
 801bfb2:	005b      	lsls	r3, r3, #1
 801bfb4:	4413      	add	r3, r2
 801bfb6:	00db      	lsls	r3, r3, #3
 801bfb8:	440b      	add	r3, r1
 801bfba:	3312      	adds	r3, #18
 801bfbc:	881b      	ldrh	r3, [r3, #0]
 801bfbe:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801bfc2:	d919      	bls.n	801bff8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801bfc4:	79fa      	ldrb	r2, [r7, #7]
 801bfc6:	4613      	mov	r3, r2
 801bfc8:	005b      	lsls	r3, r3, #1
 801bfca:	4413      	add	r3, r2
 801bfcc:	00db      	lsls	r3, r3, #3
 801bfce:	4a2e      	ldr	r2, [pc, #184]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801bfd0:	4413      	add	r3, r2
 801bfd2:	3304      	adds	r3, #4
 801bfd4:	4619      	mov	r1, r3
 801bfd6:	68f8      	ldr	r0, [r7, #12]
 801bfd8:	f000 fb4c 	bl	801c674 <etharp_request>
 801bfdc:	4603      	mov	r3, r0
 801bfde:	2b00      	cmp	r3, #0
 801bfe0:	d138      	bne.n	801c054 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bfe2:	79fa      	ldrb	r2, [r7, #7]
 801bfe4:	4928      	ldr	r1, [pc, #160]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801bfe6:	4613      	mov	r3, r2
 801bfe8:	005b      	lsls	r3, r3, #1
 801bfea:	4413      	add	r3, r2
 801bfec:	00db      	lsls	r3, r3, #3
 801bfee:	440b      	add	r3, r1
 801bff0:	3314      	adds	r3, #20
 801bff2:	2203      	movs	r2, #3
 801bff4:	701a      	strb	r2, [r3, #0]
 801bff6:	e02d      	b.n	801c054 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801bff8:	79fa      	ldrb	r2, [r7, #7]
 801bffa:	4923      	ldr	r1, [pc, #140]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801bffc:	4613      	mov	r3, r2
 801bffe:	005b      	lsls	r3, r3, #1
 801c000:	4413      	add	r3, r2
 801c002:	00db      	lsls	r3, r3, #3
 801c004:	440b      	add	r3, r1
 801c006:	3312      	adds	r3, #18
 801c008:	881b      	ldrh	r3, [r3, #0]
 801c00a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801c00e:	d321      	bcc.n	801c054 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c010:	79fa      	ldrb	r2, [r7, #7]
 801c012:	4613      	mov	r3, r2
 801c014:	005b      	lsls	r3, r3, #1
 801c016:	4413      	add	r3, r2
 801c018:	00db      	lsls	r3, r3, #3
 801c01a:	4a1b      	ldr	r2, [pc, #108]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801c01c:	4413      	add	r3, r2
 801c01e:	1d19      	adds	r1, r3, #4
 801c020:	79fa      	ldrb	r2, [r7, #7]
 801c022:	4613      	mov	r3, r2
 801c024:	005b      	lsls	r3, r3, #1
 801c026:	4413      	add	r3, r2
 801c028:	00db      	lsls	r3, r3, #3
 801c02a:	3308      	adds	r3, #8
 801c02c:	4a16      	ldr	r2, [pc, #88]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801c02e:	4413      	add	r3, r2
 801c030:	3304      	adds	r3, #4
 801c032:	461a      	mov	r2, r3
 801c034:	68f8      	ldr	r0, [r7, #12]
 801c036:	f000 fafb 	bl	801c630 <etharp_request_dst>
 801c03a:	4603      	mov	r3, r0
 801c03c:	2b00      	cmp	r3, #0
 801c03e:	d109      	bne.n	801c054 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c040:	79fa      	ldrb	r2, [r7, #7]
 801c042:	4911      	ldr	r1, [pc, #68]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801c044:	4613      	mov	r3, r2
 801c046:	005b      	lsls	r3, r3, #1
 801c048:	4413      	add	r3, r2
 801c04a:	00db      	lsls	r3, r3, #3
 801c04c:	440b      	add	r3, r1
 801c04e:	3314      	adds	r3, #20
 801c050:	2203      	movs	r2, #3
 801c052:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801c054:	68fb      	ldr	r3, [r7, #12]
 801c056:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801c05a:	79fa      	ldrb	r2, [r7, #7]
 801c05c:	4613      	mov	r3, r2
 801c05e:	005b      	lsls	r3, r3, #1
 801c060:	4413      	add	r3, r2
 801c062:	00db      	lsls	r3, r3, #3
 801c064:	3308      	adds	r3, #8
 801c066:	4a08      	ldr	r2, [pc, #32]	@ (801c088 <etharp_output_to_arp_index+0x124>)
 801c068:	4413      	add	r3, r2
 801c06a:	3304      	adds	r3, #4
 801c06c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c070:	9200      	str	r2, [sp, #0]
 801c072:	460a      	mov	r2, r1
 801c074:	68b9      	ldr	r1, [r7, #8]
 801c076:	68f8      	ldr	r0, [r7, #12]
 801c078:	f001 fe40 	bl	801dcfc <ethernet_output>
 801c07c:	4603      	mov	r3, r0
}
 801c07e:	4618      	mov	r0, r3
 801c080:	3710      	adds	r7, #16
 801c082:	46bd      	mov	sp, r7
 801c084:	bd80      	pop	{r7, pc}
 801c086:	bf00      	nop
 801c088:	20012b6c 	.word	0x20012b6c
 801c08c:	08021bf0 	.word	0x08021bf0
 801c090:	08021d60 	.word	0x08021d60
 801c094:	08021c68 	.word	0x08021c68

0801c098 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801c098:	b580      	push	{r7, lr}
 801c09a:	b08a      	sub	sp, #40	@ 0x28
 801c09c:	af02      	add	r7, sp, #8
 801c09e:	60f8      	str	r0, [r7, #12]
 801c0a0:	60b9      	str	r1, [r7, #8]
 801c0a2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801c0a4:	687b      	ldr	r3, [r7, #4]
 801c0a6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c0a8:	68fb      	ldr	r3, [r7, #12]
 801c0aa:	2b00      	cmp	r3, #0
 801c0ac:	d106      	bne.n	801c0bc <etharp_output+0x24>
 801c0ae:	4b73      	ldr	r3, [pc, #460]	@ (801c27c <etharp_output+0x1e4>)
 801c0b0:	f240 321e 	movw	r2, #798	@ 0x31e
 801c0b4:	4972      	ldr	r1, [pc, #456]	@ (801c280 <etharp_output+0x1e8>)
 801c0b6:	4873      	ldr	r0, [pc, #460]	@ (801c284 <etharp_output+0x1ec>)
 801c0b8:	f002 f85a 	bl	801e170 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801c0bc:	68bb      	ldr	r3, [r7, #8]
 801c0be:	2b00      	cmp	r3, #0
 801c0c0:	d106      	bne.n	801c0d0 <etharp_output+0x38>
 801c0c2:	4b6e      	ldr	r3, [pc, #440]	@ (801c27c <etharp_output+0x1e4>)
 801c0c4:	f240 321f 	movw	r2, #799	@ 0x31f
 801c0c8:	496f      	ldr	r1, [pc, #444]	@ (801c288 <etharp_output+0x1f0>)
 801c0ca:	486e      	ldr	r0, [pc, #440]	@ (801c284 <etharp_output+0x1ec>)
 801c0cc:	f002 f850 	bl	801e170 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801c0d0:	687b      	ldr	r3, [r7, #4]
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d106      	bne.n	801c0e4 <etharp_output+0x4c>
 801c0d6:	4b69      	ldr	r3, [pc, #420]	@ (801c27c <etharp_output+0x1e4>)
 801c0d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801c0dc:	496b      	ldr	r1, [pc, #428]	@ (801c28c <etharp_output+0x1f4>)
 801c0de:	4869      	ldr	r0, [pc, #420]	@ (801c284 <etharp_output+0x1ec>)
 801c0e0:	f002 f846 	bl	801e170 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801c0e4:	687b      	ldr	r3, [r7, #4]
 801c0e6:	681b      	ldr	r3, [r3, #0]
 801c0e8:	68f9      	ldr	r1, [r7, #12]
 801c0ea:	4618      	mov	r0, r3
 801c0ec:	f000 fef8 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801c0f0:	4603      	mov	r3, r0
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	d002      	beq.n	801c0fc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801c0f6:	4b66      	ldr	r3, [pc, #408]	@ (801c290 <etharp_output+0x1f8>)
 801c0f8:	61fb      	str	r3, [r7, #28]
 801c0fa:	e0af      	b.n	801c25c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801c0fc:	687b      	ldr	r3, [r7, #4]
 801c0fe:	681b      	ldr	r3, [r3, #0]
 801c100:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c104:	2be0      	cmp	r3, #224	@ 0xe0
 801c106:	d118      	bne.n	801c13a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801c108:	2301      	movs	r3, #1
 801c10a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801c10c:	2300      	movs	r3, #0
 801c10e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801c110:	235e      	movs	r3, #94	@ 0x5e
 801c112:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801c114:	687b      	ldr	r3, [r7, #4]
 801c116:	3301      	adds	r3, #1
 801c118:	781b      	ldrb	r3, [r3, #0]
 801c11a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c11e:	b2db      	uxtb	r3, r3
 801c120:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801c122:	687b      	ldr	r3, [r7, #4]
 801c124:	3302      	adds	r3, #2
 801c126:	781b      	ldrb	r3, [r3, #0]
 801c128:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801c12a:	687b      	ldr	r3, [r7, #4]
 801c12c:	3303      	adds	r3, #3
 801c12e:	781b      	ldrb	r3, [r3, #0]
 801c130:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801c132:	f107 0310 	add.w	r3, r7, #16
 801c136:	61fb      	str	r3, [r7, #28]
 801c138:	e090      	b.n	801c25c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c13a:	687b      	ldr	r3, [r7, #4]
 801c13c:	681a      	ldr	r2, [r3, #0]
 801c13e:	68fb      	ldr	r3, [r7, #12]
 801c140:	3304      	adds	r3, #4
 801c142:	681b      	ldr	r3, [r3, #0]
 801c144:	405a      	eors	r2, r3
 801c146:	68fb      	ldr	r3, [r7, #12]
 801c148:	3308      	adds	r3, #8
 801c14a:	681b      	ldr	r3, [r3, #0]
 801c14c:	4013      	ands	r3, r2
 801c14e:	2b00      	cmp	r3, #0
 801c150:	d012      	beq.n	801c178 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801c152:	687b      	ldr	r3, [r7, #4]
 801c154:	681b      	ldr	r3, [r3, #0]
 801c156:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c158:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801c15c:	4293      	cmp	r3, r2
 801c15e:	d00b      	beq.n	801c178 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801c160:	68fb      	ldr	r3, [r7, #12]
 801c162:	330c      	adds	r3, #12
 801c164:	681b      	ldr	r3, [r3, #0]
 801c166:	2b00      	cmp	r3, #0
 801c168:	d003      	beq.n	801c172 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801c16a:	68fb      	ldr	r3, [r7, #12]
 801c16c:	330c      	adds	r3, #12
 801c16e:	61bb      	str	r3, [r7, #24]
 801c170:	e002      	b.n	801c178 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801c172:	f06f 0303 	mvn.w	r3, #3
 801c176:	e07d      	b.n	801c274 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c178:	4b46      	ldr	r3, [pc, #280]	@ (801c294 <etharp_output+0x1fc>)
 801c17a:	781b      	ldrb	r3, [r3, #0]
 801c17c:	4619      	mov	r1, r3
 801c17e:	4a46      	ldr	r2, [pc, #280]	@ (801c298 <etharp_output+0x200>)
 801c180:	460b      	mov	r3, r1
 801c182:	005b      	lsls	r3, r3, #1
 801c184:	440b      	add	r3, r1
 801c186:	00db      	lsls	r3, r3, #3
 801c188:	4413      	add	r3, r2
 801c18a:	3314      	adds	r3, #20
 801c18c:	781b      	ldrb	r3, [r3, #0]
 801c18e:	2b01      	cmp	r3, #1
 801c190:	d925      	bls.n	801c1de <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c192:	4b40      	ldr	r3, [pc, #256]	@ (801c294 <etharp_output+0x1fc>)
 801c194:	781b      	ldrb	r3, [r3, #0]
 801c196:	4619      	mov	r1, r3
 801c198:	4a3f      	ldr	r2, [pc, #252]	@ (801c298 <etharp_output+0x200>)
 801c19a:	460b      	mov	r3, r1
 801c19c:	005b      	lsls	r3, r3, #1
 801c19e:	440b      	add	r3, r1
 801c1a0:	00db      	lsls	r3, r3, #3
 801c1a2:	4413      	add	r3, r2
 801c1a4:	3308      	adds	r3, #8
 801c1a6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c1a8:	68fa      	ldr	r2, [r7, #12]
 801c1aa:	429a      	cmp	r2, r3
 801c1ac:	d117      	bne.n	801c1de <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801c1ae:	69bb      	ldr	r3, [r7, #24]
 801c1b0:	681a      	ldr	r2, [r3, #0]
 801c1b2:	4b38      	ldr	r3, [pc, #224]	@ (801c294 <etharp_output+0x1fc>)
 801c1b4:	781b      	ldrb	r3, [r3, #0]
 801c1b6:	4618      	mov	r0, r3
 801c1b8:	4937      	ldr	r1, [pc, #220]	@ (801c298 <etharp_output+0x200>)
 801c1ba:	4603      	mov	r3, r0
 801c1bc:	005b      	lsls	r3, r3, #1
 801c1be:	4403      	add	r3, r0
 801c1c0:	00db      	lsls	r3, r3, #3
 801c1c2:	440b      	add	r3, r1
 801c1c4:	3304      	adds	r3, #4
 801c1c6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c1c8:	429a      	cmp	r2, r3
 801c1ca:	d108      	bne.n	801c1de <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801c1cc:	4b31      	ldr	r3, [pc, #196]	@ (801c294 <etharp_output+0x1fc>)
 801c1ce:	781b      	ldrb	r3, [r3, #0]
 801c1d0:	461a      	mov	r2, r3
 801c1d2:	68b9      	ldr	r1, [r7, #8]
 801c1d4:	68f8      	ldr	r0, [r7, #12]
 801c1d6:	f7ff fec5 	bl	801bf64 <etharp_output_to_arp_index>
 801c1da:	4603      	mov	r3, r0
 801c1dc:	e04a      	b.n	801c274 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c1de:	2300      	movs	r3, #0
 801c1e0:	75fb      	strb	r3, [r7, #23]
 801c1e2:	e031      	b.n	801c248 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c1e4:	7dfa      	ldrb	r2, [r7, #23]
 801c1e6:	492c      	ldr	r1, [pc, #176]	@ (801c298 <etharp_output+0x200>)
 801c1e8:	4613      	mov	r3, r2
 801c1ea:	005b      	lsls	r3, r3, #1
 801c1ec:	4413      	add	r3, r2
 801c1ee:	00db      	lsls	r3, r3, #3
 801c1f0:	440b      	add	r3, r1
 801c1f2:	3314      	adds	r3, #20
 801c1f4:	781b      	ldrb	r3, [r3, #0]
 801c1f6:	2b01      	cmp	r3, #1
 801c1f8:	d923      	bls.n	801c242 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801c1fa:	7dfa      	ldrb	r2, [r7, #23]
 801c1fc:	4926      	ldr	r1, [pc, #152]	@ (801c298 <etharp_output+0x200>)
 801c1fe:	4613      	mov	r3, r2
 801c200:	005b      	lsls	r3, r3, #1
 801c202:	4413      	add	r3, r2
 801c204:	00db      	lsls	r3, r3, #3
 801c206:	440b      	add	r3, r1
 801c208:	3308      	adds	r3, #8
 801c20a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c20c:	68fa      	ldr	r2, [r7, #12]
 801c20e:	429a      	cmp	r2, r3
 801c210:	d117      	bne.n	801c242 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801c212:	69bb      	ldr	r3, [r7, #24]
 801c214:	6819      	ldr	r1, [r3, #0]
 801c216:	7dfa      	ldrb	r2, [r7, #23]
 801c218:	481f      	ldr	r0, [pc, #124]	@ (801c298 <etharp_output+0x200>)
 801c21a:	4613      	mov	r3, r2
 801c21c:	005b      	lsls	r3, r3, #1
 801c21e:	4413      	add	r3, r2
 801c220:	00db      	lsls	r3, r3, #3
 801c222:	4403      	add	r3, r0
 801c224:	3304      	adds	r3, #4
 801c226:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801c228:	4299      	cmp	r1, r3
 801c22a:	d10a      	bne.n	801c242 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801c22c:	4a19      	ldr	r2, [pc, #100]	@ (801c294 <etharp_output+0x1fc>)
 801c22e:	7dfb      	ldrb	r3, [r7, #23]
 801c230:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801c232:	7dfb      	ldrb	r3, [r7, #23]
 801c234:	461a      	mov	r2, r3
 801c236:	68b9      	ldr	r1, [r7, #8]
 801c238:	68f8      	ldr	r0, [r7, #12]
 801c23a:	f7ff fe93 	bl	801bf64 <etharp_output_to_arp_index>
 801c23e:	4603      	mov	r3, r0
 801c240:	e018      	b.n	801c274 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c242:	7dfb      	ldrb	r3, [r7, #23]
 801c244:	3301      	adds	r3, #1
 801c246:	75fb      	strb	r3, [r7, #23]
 801c248:	7dfb      	ldrb	r3, [r7, #23]
 801c24a:	2b09      	cmp	r3, #9
 801c24c:	d9ca      	bls.n	801c1e4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801c24e:	68ba      	ldr	r2, [r7, #8]
 801c250:	69b9      	ldr	r1, [r7, #24]
 801c252:	68f8      	ldr	r0, [r7, #12]
 801c254:	f000 f822 	bl	801c29c <etharp_query>
 801c258:	4603      	mov	r3, r0
 801c25a:	e00b      	b.n	801c274 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801c25c:	68fb      	ldr	r3, [r7, #12]
 801c25e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801c262:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801c266:	9300      	str	r3, [sp, #0]
 801c268:	69fb      	ldr	r3, [r7, #28]
 801c26a:	68b9      	ldr	r1, [r7, #8]
 801c26c:	68f8      	ldr	r0, [r7, #12]
 801c26e:	f001 fd45 	bl	801dcfc <ethernet_output>
 801c272:	4603      	mov	r3, r0
}
 801c274:	4618      	mov	r0, r3
 801c276:	3720      	adds	r7, #32
 801c278:	46bd      	mov	sp, r7
 801c27a:	bd80      	pop	{r7, pc}
 801c27c:	08021bf0 	.word	0x08021bf0
 801c280:	08021d40 	.word	0x08021d40
 801c284:	08021c68 	.word	0x08021c68
 801c288:	08021d90 	.word	0x08021d90
 801c28c:	08021d30 	.word	0x08021d30
 801c290:	080229e8 	.word	0x080229e8
 801c294:	20012c5c 	.word	0x20012c5c
 801c298:	20012b6c 	.word	0x20012b6c

0801c29c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801c29c:	b580      	push	{r7, lr}
 801c29e:	b08c      	sub	sp, #48	@ 0x30
 801c2a0:	af02      	add	r7, sp, #8
 801c2a2:	60f8      	str	r0, [r7, #12]
 801c2a4:	60b9      	str	r1, [r7, #8]
 801c2a6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801c2a8:	68fb      	ldr	r3, [r7, #12]
 801c2aa:	3326      	adds	r3, #38	@ 0x26
 801c2ac:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801c2ae:	23ff      	movs	r3, #255	@ 0xff
 801c2b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801c2b4:	2300      	movs	r3, #0
 801c2b6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c2b8:	68bb      	ldr	r3, [r7, #8]
 801c2ba:	681b      	ldr	r3, [r3, #0]
 801c2bc:	68f9      	ldr	r1, [r7, #12]
 801c2be:	4618      	mov	r0, r3
 801c2c0:	f000 fe0e 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801c2c4:	4603      	mov	r3, r0
 801c2c6:	2b00      	cmp	r3, #0
 801c2c8:	d10c      	bne.n	801c2e4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c2ca:	68bb      	ldr	r3, [r7, #8]
 801c2cc:	681b      	ldr	r3, [r3, #0]
 801c2ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c2d2:	2be0      	cmp	r3, #224	@ 0xe0
 801c2d4:	d006      	beq.n	801c2e4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c2d6:	68bb      	ldr	r3, [r7, #8]
 801c2d8:	2b00      	cmp	r3, #0
 801c2da:	d003      	beq.n	801c2e4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801c2dc:	68bb      	ldr	r3, [r7, #8]
 801c2de:	681b      	ldr	r3, [r3, #0]
 801c2e0:	2b00      	cmp	r3, #0
 801c2e2:	d102      	bne.n	801c2ea <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c2e4:	f06f 030f 	mvn.w	r3, #15
 801c2e8:	e101      	b.n	801c4ee <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801c2ea:	68fa      	ldr	r2, [r7, #12]
 801c2ec:	2101      	movs	r1, #1
 801c2ee:	68b8      	ldr	r0, [r7, #8]
 801c2f0:	f7ff fb60 	bl	801b9b4 <etharp_find_entry>
 801c2f4:	4603      	mov	r3, r0
 801c2f6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801c2f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801c2fc:	2b00      	cmp	r3, #0
 801c2fe:	da02      	bge.n	801c306 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801c300:	8a7b      	ldrh	r3, [r7, #18]
 801c302:	b25b      	sxtb	r3, r3
 801c304:	e0f3      	b.n	801c4ee <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801c306:	8a7b      	ldrh	r3, [r7, #18]
 801c308:	2b7e      	cmp	r3, #126	@ 0x7e
 801c30a:	d906      	bls.n	801c31a <etharp_query+0x7e>
 801c30c:	4b7a      	ldr	r3, [pc, #488]	@ (801c4f8 <etharp_query+0x25c>)
 801c30e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801c312:	497a      	ldr	r1, [pc, #488]	@ (801c4fc <etharp_query+0x260>)
 801c314:	487a      	ldr	r0, [pc, #488]	@ (801c500 <etharp_query+0x264>)
 801c316:	f001 ff2b 	bl	801e170 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801c31a:	8a7b      	ldrh	r3, [r7, #18]
 801c31c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801c31e:	7c7a      	ldrb	r2, [r7, #17]
 801c320:	4978      	ldr	r1, [pc, #480]	@ (801c504 <etharp_query+0x268>)
 801c322:	4613      	mov	r3, r2
 801c324:	005b      	lsls	r3, r3, #1
 801c326:	4413      	add	r3, r2
 801c328:	00db      	lsls	r3, r3, #3
 801c32a:	440b      	add	r3, r1
 801c32c:	3314      	adds	r3, #20
 801c32e:	781b      	ldrb	r3, [r3, #0]
 801c330:	2b00      	cmp	r3, #0
 801c332:	d115      	bne.n	801c360 <etharp_query+0xc4>
    is_new_entry = 1;
 801c334:	2301      	movs	r3, #1
 801c336:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801c338:	7c7a      	ldrb	r2, [r7, #17]
 801c33a:	4972      	ldr	r1, [pc, #456]	@ (801c504 <etharp_query+0x268>)
 801c33c:	4613      	mov	r3, r2
 801c33e:	005b      	lsls	r3, r3, #1
 801c340:	4413      	add	r3, r2
 801c342:	00db      	lsls	r3, r3, #3
 801c344:	440b      	add	r3, r1
 801c346:	3314      	adds	r3, #20
 801c348:	2201      	movs	r2, #1
 801c34a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801c34c:	7c7a      	ldrb	r2, [r7, #17]
 801c34e:	496d      	ldr	r1, [pc, #436]	@ (801c504 <etharp_query+0x268>)
 801c350:	4613      	mov	r3, r2
 801c352:	005b      	lsls	r3, r3, #1
 801c354:	4413      	add	r3, r2
 801c356:	00db      	lsls	r3, r3, #3
 801c358:	440b      	add	r3, r1
 801c35a:	3308      	adds	r3, #8
 801c35c:	68fa      	ldr	r2, [r7, #12]
 801c35e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801c360:	7c7a      	ldrb	r2, [r7, #17]
 801c362:	4968      	ldr	r1, [pc, #416]	@ (801c504 <etharp_query+0x268>)
 801c364:	4613      	mov	r3, r2
 801c366:	005b      	lsls	r3, r3, #1
 801c368:	4413      	add	r3, r2
 801c36a:	00db      	lsls	r3, r3, #3
 801c36c:	440b      	add	r3, r1
 801c36e:	3314      	adds	r3, #20
 801c370:	781b      	ldrb	r3, [r3, #0]
 801c372:	2b01      	cmp	r3, #1
 801c374:	d011      	beq.n	801c39a <etharp_query+0xfe>
 801c376:	7c7a      	ldrb	r2, [r7, #17]
 801c378:	4962      	ldr	r1, [pc, #392]	@ (801c504 <etharp_query+0x268>)
 801c37a:	4613      	mov	r3, r2
 801c37c:	005b      	lsls	r3, r3, #1
 801c37e:	4413      	add	r3, r2
 801c380:	00db      	lsls	r3, r3, #3
 801c382:	440b      	add	r3, r1
 801c384:	3314      	adds	r3, #20
 801c386:	781b      	ldrb	r3, [r3, #0]
 801c388:	2b01      	cmp	r3, #1
 801c38a:	d806      	bhi.n	801c39a <etharp_query+0xfe>
 801c38c:	4b5a      	ldr	r3, [pc, #360]	@ (801c4f8 <etharp_query+0x25c>)
 801c38e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801c392:	495d      	ldr	r1, [pc, #372]	@ (801c508 <etharp_query+0x26c>)
 801c394:	485a      	ldr	r0, [pc, #360]	@ (801c500 <etharp_query+0x264>)
 801c396:	f001 feeb 	bl	801e170 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801c39a:	6a3b      	ldr	r3, [r7, #32]
 801c39c:	2b00      	cmp	r3, #0
 801c39e:	d102      	bne.n	801c3a6 <etharp_query+0x10a>
 801c3a0:	687b      	ldr	r3, [r7, #4]
 801c3a2:	2b00      	cmp	r3, #0
 801c3a4:	d10c      	bne.n	801c3c0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801c3a6:	68b9      	ldr	r1, [r7, #8]
 801c3a8:	68f8      	ldr	r0, [r7, #12]
 801c3aa:	f000 f963 	bl	801c674 <etharp_request>
 801c3ae:	4603      	mov	r3, r0
 801c3b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801c3b4:	687b      	ldr	r3, [r7, #4]
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	d102      	bne.n	801c3c0 <etharp_query+0x124>
      return result;
 801c3ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801c3be:	e096      	b.n	801c4ee <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	2b00      	cmp	r3, #0
 801c3c4:	d106      	bne.n	801c3d4 <etharp_query+0x138>
 801c3c6:	4b4c      	ldr	r3, [pc, #304]	@ (801c4f8 <etharp_query+0x25c>)
 801c3c8:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801c3cc:	494f      	ldr	r1, [pc, #316]	@ (801c50c <etharp_query+0x270>)
 801c3ce:	484c      	ldr	r0, [pc, #304]	@ (801c500 <etharp_query+0x264>)
 801c3d0:	f001 fece 	bl	801e170 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801c3d4:	7c7a      	ldrb	r2, [r7, #17]
 801c3d6:	494b      	ldr	r1, [pc, #300]	@ (801c504 <etharp_query+0x268>)
 801c3d8:	4613      	mov	r3, r2
 801c3da:	005b      	lsls	r3, r3, #1
 801c3dc:	4413      	add	r3, r2
 801c3de:	00db      	lsls	r3, r3, #3
 801c3e0:	440b      	add	r3, r1
 801c3e2:	3314      	adds	r3, #20
 801c3e4:	781b      	ldrb	r3, [r3, #0]
 801c3e6:	2b01      	cmp	r3, #1
 801c3e8:	d917      	bls.n	801c41a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801c3ea:	4a49      	ldr	r2, [pc, #292]	@ (801c510 <etharp_query+0x274>)
 801c3ec:	7c7b      	ldrb	r3, [r7, #17]
 801c3ee:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801c3f0:	7c7a      	ldrb	r2, [r7, #17]
 801c3f2:	4613      	mov	r3, r2
 801c3f4:	005b      	lsls	r3, r3, #1
 801c3f6:	4413      	add	r3, r2
 801c3f8:	00db      	lsls	r3, r3, #3
 801c3fa:	3308      	adds	r3, #8
 801c3fc:	4a41      	ldr	r2, [pc, #260]	@ (801c504 <etharp_query+0x268>)
 801c3fe:	4413      	add	r3, r2
 801c400:	3304      	adds	r3, #4
 801c402:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c406:	9200      	str	r2, [sp, #0]
 801c408:	697a      	ldr	r2, [r7, #20]
 801c40a:	6879      	ldr	r1, [r7, #4]
 801c40c:	68f8      	ldr	r0, [r7, #12]
 801c40e:	f001 fc75 	bl	801dcfc <ethernet_output>
 801c412:	4603      	mov	r3, r0
 801c414:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c418:	e067      	b.n	801c4ea <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801c41a:	7c7a      	ldrb	r2, [r7, #17]
 801c41c:	4939      	ldr	r1, [pc, #228]	@ (801c504 <etharp_query+0x268>)
 801c41e:	4613      	mov	r3, r2
 801c420:	005b      	lsls	r3, r3, #1
 801c422:	4413      	add	r3, r2
 801c424:	00db      	lsls	r3, r3, #3
 801c426:	440b      	add	r3, r1
 801c428:	3314      	adds	r3, #20
 801c42a:	781b      	ldrb	r3, [r3, #0]
 801c42c:	2b01      	cmp	r3, #1
 801c42e:	d15c      	bne.n	801c4ea <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801c430:	2300      	movs	r3, #0
 801c432:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801c434:	687b      	ldr	r3, [r7, #4]
 801c436:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c438:	e01c      	b.n	801c474 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801c43a:	69fb      	ldr	r3, [r7, #28]
 801c43c:	895a      	ldrh	r2, [r3, #10]
 801c43e:	69fb      	ldr	r3, [r7, #28]
 801c440:	891b      	ldrh	r3, [r3, #8]
 801c442:	429a      	cmp	r2, r3
 801c444:	d10a      	bne.n	801c45c <etharp_query+0x1c0>
 801c446:	69fb      	ldr	r3, [r7, #28]
 801c448:	681b      	ldr	r3, [r3, #0]
 801c44a:	2b00      	cmp	r3, #0
 801c44c:	d006      	beq.n	801c45c <etharp_query+0x1c0>
 801c44e:	4b2a      	ldr	r3, [pc, #168]	@ (801c4f8 <etharp_query+0x25c>)
 801c450:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801c454:	492f      	ldr	r1, [pc, #188]	@ (801c514 <etharp_query+0x278>)
 801c456:	482a      	ldr	r0, [pc, #168]	@ (801c500 <etharp_query+0x264>)
 801c458:	f001 fe8a 	bl	801e170 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801c45c:	69fb      	ldr	r3, [r7, #28]
 801c45e:	7b1b      	ldrb	r3, [r3, #12]
 801c460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c464:	2b00      	cmp	r3, #0
 801c466:	d002      	beq.n	801c46e <etharp_query+0x1d2>
        copy_needed = 1;
 801c468:	2301      	movs	r3, #1
 801c46a:	61bb      	str	r3, [r7, #24]
        break;
 801c46c:	e005      	b.n	801c47a <etharp_query+0x1de>
      }
      p = p->next;
 801c46e:	69fb      	ldr	r3, [r7, #28]
 801c470:	681b      	ldr	r3, [r3, #0]
 801c472:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c474:	69fb      	ldr	r3, [r7, #28]
 801c476:	2b00      	cmp	r3, #0
 801c478:	d1df      	bne.n	801c43a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801c47a:	69bb      	ldr	r3, [r7, #24]
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d007      	beq.n	801c490 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801c480:	687a      	ldr	r2, [r7, #4]
 801c482:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801c486:	200e      	movs	r0, #14
 801c488:	f7f9 f9ac 	bl	80157e4 <pbuf_clone>
 801c48c:	61f8      	str	r0, [r7, #28]
 801c48e:	e004      	b.n	801c49a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801c490:	687b      	ldr	r3, [r7, #4]
 801c492:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801c494:	69f8      	ldr	r0, [r7, #28]
 801c496:	f7f8 ff41 	bl	801531c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801c49a:	69fb      	ldr	r3, [r7, #28]
 801c49c:	2b00      	cmp	r3, #0
 801c49e:	d021      	beq.n	801c4e4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801c4a0:	7c7a      	ldrb	r2, [r7, #17]
 801c4a2:	4918      	ldr	r1, [pc, #96]	@ (801c504 <etharp_query+0x268>)
 801c4a4:	4613      	mov	r3, r2
 801c4a6:	005b      	lsls	r3, r3, #1
 801c4a8:	4413      	add	r3, r2
 801c4aa:	00db      	lsls	r3, r3, #3
 801c4ac:	440b      	add	r3, r1
 801c4ae:	681b      	ldr	r3, [r3, #0]
 801c4b0:	2b00      	cmp	r3, #0
 801c4b2:	d00a      	beq.n	801c4ca <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801c4b4:	7c7a      	ldrb	r2, [r7, #17]
 801c4b6:	4913      	ldr	r1, [pc, #76]	@ (801c504 <etharp_query+0x268>)
 801c4b8:	4613      	mov	r3, r2
 801c4ba:	005b      	lsls	r3, r3, #1
 801c4bc:	4413      	add	r3, r2
 801c4be:	00db      	lsls	r3, r3, #3
 801c4c0:	440b      	add	r3, r1
 801c4c2:	681b      	ldr	r3, [r3, #0]
 801c4c4:	4618      	mov	r0, r3
 801c4c6:	f7f8 fe83 	bl	80151d0 <pbuf_free>
      }
      arp_table[i].q = p;
 801c4ca:	7c7a      	ldrb	r2, [r7, #17]
 801c4cc:	490d      	ldr	r1, [pc, #52]	@ (801c504 <etharp_query+0x268>)
 801c4ce:	4613      	mov	r3, r2
 801c4d0:	005b      	lsls	r3, r3, #1
 801c4d2:	4413      	add	r3, r2
 801c4d4:	00db      	lsls	r3, r3, #3
 801c4d6:	440b      	add	r3, r1
 801c4d8:	69fa      	ldr	r2, [r7, #28]
 801c4da:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801c4dc:	2300      	movs	r3, #0
 801c4de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c4e2:	e002      	b.n	801c4ea <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801c4e4:	23ff      	movs	r3, #255	@ 0xff
 801c4e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801c4ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801c4ee:	4618      	mov	r0, r3
 801c4f0:	3728      	adds	r7, #40	@ 0x28
 801c4f2:	46bd      	mov	sp, r7
 801c4f4:	bd80      	pop	{r7, pc}
 801c4f6:	bf00      	nop
 801c4f8:	08021bf0 	.word	0x08021bf0
 801c4fc:	08021d9c 	.word	0x08021d9c
 801c500:	08021c68 	.word	0x08021c68
 801c504:	20012b6c 	.word	0x20012b6c
 801c508:	08021dac 	.word	0x08021dac
 801c50c:	08021d90 	.word	0x08021d90
 801c510:	20012c5c 	.word	0x20012c5c
 801c514:	08021dd4 	.word	0x08021dd4

0801c518 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c518:	b580      	push	{r7, lr}
 801c51a:	b08a      	sub	sp, #40	@ 0x28
 801c51c:	af02      	add	r7, sp, #8
 801c51e:	60f8      	str	r0, [r7, #12]
 801c520:	60b9      	str	r1, [r7, #8]
 801c522:	607a      	str	r2, [r7, #4]
 801c524:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801c526:	2300      	movs	r3, #0
 801c528:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c52a:	68fb      	ldr	r3, [r7, #12]
 801c52c:	2b00      	cmp	r3, #0
 801c52e:	d106      	bne.n	801c53e <etharp_raw+0x26>
 801c530:	4b3a      	ldr	r3, [pc, #232]	@ (801c61c <etharp_raw+0x104>)
 801c532:	f240 4257 	movw	r2, #1111	@ 0x457
 801c536:	493a      	ldr	r1, [pc, #232]	@ (801c620 <etharp_raw+0x108>)
 801c538:	483a      	ldr	r0, [pc, #232]	@ (801c624 <etharp_raw+0x10c>)
 801c53a:	f001 fe19 	bl	801e170 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c53e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c542:	211c      	movs	r1, #28
 801c544:	200e      	movs	r0, #14
 801c546:	f7f8 fb5f 	bl	8014c08 <pbuf_alloc>
 801c54a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c54c:	69bb      	ldr	r3, [r7, #24]
 801c54e:	2b00      	cmp	r3, #0
 801c550:	d102      	bne.n	801c558 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801c552:	f04f 33ff 	mov.w	r3, #4294967295
 801c556:	e05d      	b.n	801c614 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c558:	69bb      	ldr	r3, [r7, #24]
 801c55a:	895b      	ldrh	r3, [r3, #10]
 801c55c:	2b1b      	cmp	r3, #27
 801c55e:	d806      	bhi.n	801c56e <etharp_raw+0x56>
 801c560:	4b2e      	ldr	r3, [pc, #184]	@ (801c61c <etharp_raw+0x104>)
 801c562:	f240 4262 	movw	r2, #1122	@ 0x462
 801c566:	4930      	ldr	r1, [pc, #192]	@ (801c628 <etharp_raw+0x110>)
 801c568:	482e      	ldr	r0, [pc, #184]	@ (801c624 <etharp_raw+0x10c>)
 801c56a:	f001 fe01 	bl	801e170 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c56e:	69bb      	ldr	r3, [r7, #24]
 801c570:	685b      	ldr	r3, [r3, #4]
 801c572:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c574:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801c576:	4618      	mov	r0, r3
 801c578:	f7f7 fa38 	bl	80139ec <lwip_htons>
 801c57c:	4603      	mov	r3, r0
 801c57e:	461a      	mov	r2, r3
 801c580:	697b      	ldr	r3, [r7, #20]
 801c582:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c584:	68fb      	ldr	r3, [r7, #12]
 801c586:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c58a:	2b06      	cmp	r3, #6
 801c58c:	d006      	beq.n	801c59c <etharp_raw+0x84>
 801c58e:	4b23      	ldr	r3, [pc, #140]	@ (801c61c <etharp_raw+0x104>)
 801c590:	f240 4269 	movw	r2, #1129	@ 0x469
 801c594:	4925      	ldr	r1, [pc, #148]	@ (801c62c <etharp_raw+0x114>)
 801c596:	4823      	ldr	r0, [pc, #140]	@ (801c624 <etharp_raw+0x10c>)
 801c598:	f001 fdea 	bl	801e170 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c59c:	697b      	ldr	r3, [r7, #20]
 801c59e:	3308      	adds	r3, #8
 801c5a0:	2206      	movs	r2, #6
 801c5a2:	6839      	ldr	r1, [r7, #0]
 801c5a4:	4618      	mov	r0, r3
 801c5a6:	f002 f90e 	bl	801e7c6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c5aa:	697b      	ldr	r3, [r7, #20]
 801c5ac:	3312      	adds	r3, #18
 801c5ae:	2206      	movs	r2, #6
 801c5b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c5b2:	4618      	mov	r0, r3
 801c5b4:	f002 f907 	bl	801e7c6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c5b8:	697b      	ldr	r3, [r7, #20]
 801c5ba:	330e      	adds	r3, #14
 801c5bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c5be:	6812      	ldr	r2, [r2, #0]
 801c5c0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c5c2:	697b      	ldr	r3, [r7, #20]
 801c5c4:	3318      	adds	r3, #24
 801c5c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c5c8:	6812      	ldr	r2, [r2, #0]
 801c5ca:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c5cc:	697b      	ldr	r3, [r7, #20]
 801c5ce:	2200      	movs	r2, #0
 801c5d0:	701a      	strb	r2, [r3, #0]
 801c5d2:	2200      	movs	r2, #0
 801c5d4:	f042 0201 	orr.w	r2, r2, #1
 801c5d8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c5da:	697b      	ldr	r3, [r7, #20]
 801c5dc:	2200      	movs	r2, #0
 801c5de:	f042 0208 	orr.w	r2, r2, #8
 801c5e2:	709a      	strb	r2, [r3, #2]
 801c5e4:	2200      	movs	r2, #0
 801c5e6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801c5e8:	697b      	ldr	r3, [r7, #20]
 801c5ea:	2206      	movs	r2, #6
 801c5ec:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801c5ee:	697b      	ldr	r3, [r7, #20]
 801c5f0:	2204      	movs	r2, #4
 801c5f2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c5f4:	f640 0306 	movw	r3, #2054	@ 0x806
 801c5f8:	9300      	str	r3, [sp, #0]
 801c5fa:	687b      	ldr	r3, [r7, #4]
 801c5fc:	68ba      	ldr	r2, [r7, #8]
 801c5fe:	69b9      	ldr	r1, [r7, #24]
 801c600:	68f8      	ldr	r0, [r7, #12]
 801c602:	f001 fb7b 	bl	801dcfc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801c606:	69b8      	ldr	r0, [r7, #24]
 801c608:	f7f8 fde2 	bl	80151d0 <pbuf_free>
  p = NULL;
 801c60c:	2300      	movs	r3, #0
 801c60e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801c610:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c614:	4618      	mov	r0, r3
 801c616:	3720      	adds	r7, #32
 801c618:	46bd      	mov	sp, r7
 801c61a:	bd80      	pop	{r7, pc}
 801c61c:	08021bf0 	.word	0x08021bf0
 801c620:	08021d40 	.word	0x08021d40
 801c624:	08021c68 	.word	0x08021c68
 801c628:	08021df0 	.word	0x08021df0
 801c62c:	08021e24 	.word	0x08021e24

0801c630 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801c630:	b580      	push	{r7, lr}
 801c632:	b088      	sub	sp, #32
 801c634:	af04      	add	r7, sp, #16
 801c636:	60f8      	str	r0, [r7, #12]
 801c638:	60b9      	str	r1, [r7, #8]
 801c63a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c63c:	68fb      	ldr	r3, [r7, #12]
 801c63e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c642:	68fb      	ldr	r3, [r7, #12]
 801c644:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c648:	68fb      	ldr	r3, [r7, #12]
 801c64a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c64c:	2201      	movs	r2, #1
 801c64e:	9203      	str	r2, [sp, #12]
 801c650:	68ba      	ldr	r2, [r7, #8]
 801c652:	9202      	str	r2, [sp, #8]
 801c654:	4a06      	ldr	r2, [pc, #24]	@ (801c670 <etharp_request_dst+0x40>)
 801c656:	9201      	str	r2, [sp, #4]
 801c658:	9300      	str	r3, [sp, #0]
 801c65a:	4603      	mov	r3, r0
 801c65c:	687a      	ldr	r2, [r7, #4]
 801c65e:	68f8      	ldr	r0, [r7, #12]
 801c660:	f7ff ff5a 	bl	801c518 <etharp_raw>
 801c664:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801c666:	4618      	mov	r0, r3
 801c668:	3710      	adds	r7, #16
 801c66a:	46bd      	mov	sp, r7
 801c66c:	bd80      	pop	{r7, pc}
 801c66e:	bf00      	nop
 801c670:	080229f0 	.word	0x080229f0

0801c674 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c674:	b580      	push	{r7, lr}
 801c676:	b082      	sub	sp, #8
 801c678:	af00      	add	r7, sp, #0
 801c67a:	6078      	str	r0, [r7, #4]
 801c67c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801c67e:	4a05      	ldr	r2, [pc, #20]	@ (801c694 <etharp_request+0x20>)
 801c680:	6839      	ldr	r1, [r7, #0]
 801c682:	6878      	ldr	r0, [r7, #4]
 801c684:	f7ff ffd4 	bl	801c630 <etharp_request_dst>
 801c688:	4603      	mov	r3, r0
}
 801c68a:	4618      	mov	r0, r3
 801c68c:	3708      	adds	r7, #8
 801c68e:	46bd      	mov	sp, r7
 801c690:	bd80      	pop	{r7, pc}
 801c692:	bf00      	nop
 801c694:	080229e8 	.word	0x080229e8

0801c698 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801c698:	b580      	push	{r7, lr}
 801c69a:	b08e      	sub	sp, #56	@ 0x38
 801c69c:	af04      	add	r7, sp, #16
 801c69e:	6078      	str	r0, [r7, #4]
 801c6a0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801c6a2:	4b79      	ldr	r3, [pc, #484]	@ (801c888 <icmp_input+0x1f0>)
 801c6a4:	689b      	ldr	r3, [r3, #8]
 801c6a6:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801c6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6aa:	781b      	ldrb	r3, [r3, #0]
 801c6ac:	f003 030f 	and.w	r3, r3, #15
 801c6b0:	b2db      	uxtb	r3, r3
 801c6b2:	009b      	lsls	r3, r3, #2
 801c6b4:	b2db      	uxtb	r3, r3
 801c6b6:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801c6b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c6ba:	2b13      	cmp	r3, #19
 801c6bc:	f240 80cd 	bls.w	801c85a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801c6c0:	687b      	ldr	r3, [r7, #4]
 801c6c2:	895b      	ldrh	r3, [r3, #10]
 801c6c4:	2b03      	cmp	r3, #3
 801c6c6:	f240 80ca 	bls.w	801c85e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801c6ca:	687b      	ldr	r3, [r7, #4]
 801c6cc:	685b      	ldr	r3, [r3, #4]
 801c6ce:	781b      	ldrb	r3, [r3, #0]
 801c6d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801c6d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801c6d8:	2b00      	cmp	r3, #0
 801c6da:	f000 80b7 	beq.w	801c84c <icmp_input+0x1b4>
 801c6de:	2b08      	cmp	r3, #8
 801c6e0:	f040 80b7 	bne.w	801c852 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801c6e4:	4b69      	ldr	r3, [pc, #420]	@ (801c88c <icmp_input+0x1f4>)
 801c6e6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c6e8:	4b67      	ldr	r3, [pc, #412]	@ (801c888 <icmp_input+0x1f0>)
 801c6ea:	695b      	ldr	r3, [r3, #20]
 801c6ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c6f0:	2be0      	cmp	r3, #224	@ 0xe0
 801c6f2:	f000 80bb 	beq.w	801c86c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801c6f6:	4b64      	ldr	r3, [pc, #400]	@ (801c888 <icmp_input+0x1f0>)
 801c6f8:	695b      	ldr	r3, [r3, #20]
 801c6fa:	4a63      	ldr	r2, [pc, #396]	@ (801c888 <icmp_input+0x1f0>)
 801c6fc:	6812      	ldr	r2, [r2, #0]
 801c6fe:	4611      	mov	r1, r2
 801c700:	4618      	mov	r0, r3
 801c702:	f000 fbed 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801c706:	4603      	mov	r3, r0
 801c708:	2b00      	cmp	r3, #0
 801c70a:	f040 80b1 	bne.w	801c870 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801c70e:	687b      	ldr	r3, [r7, #4]
 801c710:	891b      	ldrh	r3, [r3, #8]
 801c712:	2b07      	cmp	r3, #7
 801c714:	f240 80a5 	bls.w	801c862 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c718:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c71a:	330e      	adds	r3, #14
 801c71c:	4619      	mov	r1, r3
 801c71e:	6878      	ldr	r0, [r7, #4]
 801c720:	f7f8 fcc0 	bl	80150a4 <pbuf_add_header>
 801c724:	4603      	mov	r3, r0
 801c726:	2b00      	cmp	r3, #0
 801c728:	d04b      	beq.n	801c7c2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801c72a:	687b      	ldr	r3, [r7, #4]
 801c72c:	891a      	ldrh	r2, [r3, #8]
 801c72e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c730:	4413      	add	r3, r2
 801c732:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801c734:	687b      	ldr	r3, [r7, #4]
 801c736:	891b      	ldrh	r3, [r3, #8]
 801c738:	8b7a      	ldrh	r2, [r7, #26]
 801c73a:	429a      	cmp	r2, r3
 801c73c:	f0c0 809a 	bcc.w	801c874 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801c740:	8b7b      	ldrh	r3, [r7, #26]
 801c742:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c746:	4619      	mov	r1, r3
 801c748:	200e      	movs	r0, #14
 801c74a:	f7f8 fa5d 	bl	8014c08 <pbuf_alloc>
 801c74e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801c750:	697b      	ldr	r3, [r7, #20]
 801c752:	2b00      	cmp	r3, #0
 801c754:	f000 8090 	beq.w	801c878 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801c758:	697b      	ldr	r3, [r7, #20]
 801c75a:	895b      	ldrh	r3, [r3, #10]
 801c75c:	461a      	mov	r2, r3
 801c75e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c760:	3308      	adds	r3, #8
 801c762:	429a      	cmp	r2, r3
 801c764:	d203      	bcs.n	801c76e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801c766:	6978      	ldr	r0, [r7, #20]
 801c768:	f7f8 fd32 	bl	80151d0 <pbuf_free>
          goto icmperr;
 801c76c:	e085      	b.n	801c87a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801c76e:	697b      	ldr	r3, [r7, #20]
 801c770:	685b      	ldr	r3, [r3, #4]
 801c772:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801c774:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c776:	4618      	mov	r0, r3
 801c778:	f002 f825 	bl	801e7c6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801c77c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c77e:	4619      	mov	r1, r3
 801c780:	6978      	ldr	r0, [r7, #20]
 801c782:	f7f8 fc9f 	bl	80150c4 <pbuf_remove_header>
 801c786:	4603      	mov	r3, r0
 801c788:	2b00      	cmp	r3, #0
 801c78a:	d009      	beq.n	801c7a0 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801c78c:	4b40      	ldr	r3, [pc, #256]	@ (801c890 <icmp_input+0x1f8>)
 801c78e:	22b6      	movs	r2, #182	@ 0xb6
 801c790:	4940      	ldr	r1, [pc, #256]	@ (801c894 <icmp_input+0x1fc>)
 801c792:	4841      	ldr	r0, [pc, #260]	@ (801c898 <icmp_input+0x200>)
 801c794:	f001 fcec 	bl	801e170 <iprintf>
          pbuf_free(r);
 801c798:	6978      	ldr	r0, [r7, #20]
 801c79a:	f7f8 fd19 	bl	80151d0 <pbuf_free>
          goto icmperr;
 801c79e:	e06c      	b.n	801c87a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801c7a0:	6879      	ldr	r1, [r7, #4]
 801c7a2:	6978      	ldr	r0, [r7, #20]
 801c7a4:	f7f8 fe48 	bl	8015438 <pbuf_copy>
 801c7a8:	4603      	mov	r3, r0
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d003      	beq.n	801c7b6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801c7ae:	6978      	ldr	r0, [r7, #20]
 801c7b0:	f7f8 fd0e 	bl	80151d0 <pbuf_free>
          goto icmperr;
 801c7b4:	e061      	b.n	801c87a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801c7b6:	6878      	ldr	r0, [r7, #4]
 801c7b8:	f7f8 fd0a 	bl	80151d0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801c7bc:	697b      	ldr	r3, [r7, #20]
 801c7be:	607b      	str	r3, [r7, #4]
 801c7c0:	e00f      	b.n	801c7e2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c7c2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c7c4:	330e      	adds	r3, #14
 801c7c6:	4619      	mov	r1, r3
 801c7c8:	6878      	ldr	r0, [r7, #4]
 801c7ca:	f7f8 fc7b 	bl	80150c4 <pbuf_remove_header>
 801c7ce:	4603      	mov	r3, r0
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	d006      	beq.n	801c7e2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801c7d4:	4b2e      	ldr	r3, [pc, #184]	@ (801c890 <icmp_input+0x1f8>)
 801c7d6:	22c7      	movs	r2, #199	@ 0xc7
 801c7d8:	4930      	ldr	r1, [pc, #192]	@ (801c89c <icmp_input+0x204>)
 801c7da:	482f      	ldr	r0, [pc, #188]	@ (801c898 <icmp_input+0x200>)
 801c7dc:	f001 fcc8 	bl	801e170 <iprintf>
          goto icmperr;
 801c7e0:	e04b      	b.n	801c87a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801c7e2:	687b      	ldr	r3, [r7, #4]
 801c7e4:	685b      	ldr	r3, [r3, #4]
 801c7e6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801c7e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c7ea:	4619      	mov	r1, r3
 801c7ec:	6878      	ldr	r0, [r7, #4]
 801c7ee:	f7f8 fc59 	bl	80150a4 <pbuf_add_header>
 801c7f2:	4603      	mov	r3, r0
 801c7f4:	2b00      	cmp	r3, #0
 801c7f6:	d12b      	bne.n	801c850 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801c7f8:	687b      	ldr	r3, [r7, #4]
 801c7fa:	685b      	ldr	r3, [r3, #4]
 801c7fc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801c7fe:	69fb      	ldr	r3, [r7, #28]
 801c800:	681a      	ldr	r2, [r3, #0]
 801c802:	68fb      	ldr	r3, [r7, #12]
 801c804:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801c806:	4b20      	ldr	r3, [pc, #128]	@ (801c888 <icmp_input+0x1f0>)
 801c808:	691a      	ldr	r2, [r3, #16]
 801c80a:	68fb      	ldr	r3, [r7, #12]
 801c80c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801c80e:	693b      	ldr	r3, [r7, #16]
 801c810:	2200      	movs	r2, #0
 801c812:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801c814:	693b      	ldr	r3, [r7, #16]
 801c816:	2200      	movs	r2, #0
 801c818:	709a      	strb	r2, [r3, #2]
 801c81a:	2200      	movs	r2, #0
 801c81c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801c81e:	68fb      	ldr	r3, [r7, #12]
 801c820:	22ff      	movs	r2, #255	@ 0xff
 801c822:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801c824:	68fb      	ldr	r3, [r7, #12]
 801c826:	2200      	movs	r2, #0
 801c828:	729a      	strb	r2, [r3, #10]
 801c82a:	2200      	movs	r2, #0
 801c82c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801c82e:	683b      	ldr	r3, [r7, #0]
 801c830:	9302      	str	r3, [sp, #8]
 801c832:	2301      	movs	r3, #1
 801c834:	9301      	str	r3, [sp, #4]
 801c836:	2300      	movs	r3, #0
 801c838:	9300      	str	r3, [sp, #0]
 801c83a:	23ff      	movs	r3, #255	@ 0xff
 801c83c:	2200      	movs	r2, #0
 801c83e:	69f9      	ldr	r1, [r7, #28]
 801c840:	6878      	ldr	r0, [r7, #4]
 801c842:	f000 fa75 	bl	801cd30 <ip4_output_if>
 801c846:	4603      	mov	r3, r0
 801c848:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801c84a:	e001      	b.n	801c850 <icmp_input+0x1b8>
      break;
 801c84c:	bf00      	nop
 801c84e:	e000      	b.n	801c852 <icmp_input+0x1ba>
      break;
 801c850:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801c852:	6878      	ldr	r0, [r7, #4]
 801c854:	f7f8 fcbc 	bl	80151d0 <pbuf_free>
  return;
 801c858:	e013      	b.n	801c882 <icmp_input+0x1ea>
    goto lenerr;
 801c85a:	bf00      	nop
 801c85c:	e002      	b.n	801c864 <icmp_input+0x1cc>
    goto lenerr;
 801c85e:	bf00      	nop
 801c860:	e000      	b.n	801c864 <icmp_input+0x1cc>
        goto lenerr;
 801c862:	bf00      	nop
lenerr:
  pbuf_free(p);
 801c864:	6878      	ldr	r0, [r7, #4]
 801c866:	f7f8 fcb3 	bl	80151d0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c86a:	e00a      	b.n	801c882 <icmp_input+0x1ea>
        goto icmperr;
 801c86c:	bf00      	nop
 801c86e:	e004      	b.n	801c87a <icmp_input+0x1e2>
        goto icmperr;
 801c870:	bf00      	nop
 801c872:	e002      	b.n	801c87a <icmp_input+0x1e2>
          goto icmperr;
 801c874:	bf00      	nop
 801c876:	e000      	b.n	801c87a <icmp_input+0x1e2>
          goto icmperr;
 801c878:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801c87a:	6878      	ldr	r0, [r7, #4]
 801c87c:	f7f8 fca8 	bl	80151d0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c880:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801c882:	3728      	adds	r7, #40	@ 0x28
 801c884:	46bd      	mov	sp, r7
 801c886:	bd80      	pop	{r7, pc}
 801c888:	2000f3b8 	.word	0x2000f3b8
 801c88c:	2000f3cc 	.word	0x2000f3cc
 801c890:	08021e68 	.word	0x08021e68
 801c894:	08021ea0 	.word	0x08021ea0
 801c898:	08021ed8 	.word	0x08021ed8
 801c89c:	08021f00 	.word	0x08021f00

0801c8a0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801c8a0:	b580      	push	{r7, lr}
 801c8a2:	b082      	sub	sp, #8
 801c8a4:	af00      	add	r7, sp, #0
 801c8a6:	6078      	str	r0, [r7, #4]
 801c8a8:	460b      	mov	r3, r1
 801c8aa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801c8ac:	78fb      	ldrb	r3, [r7, #3]
 801c8ae:	461a      	mov	r2, r3
 801c8b0:	2103      	movs	r1, #3
 801c8b2:	6878      	ldr	r0, [r7, #4]
 801c8b4:	f000 f814 	bl	801c8e0 <icmp_send_response>
}
 801c8b8:	bf00      	nop
 801c8ba:	3708      	adds	r7, #8
 801c8bc:	46bd      	mov	sp, r7
 801c8be:	bd80      	pop	{r7, pc}

0801c8c0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801c8c0:	b580      	push	{r7, lr}
 801c8c2:	b082      	sub	sp, #8
 801c8c4:	af00      	add	r7, sp, #0
 801c8c6:	6078      	str	r0, [r7, #4]
 801c8c8:	460b      	mov	r3, r1
 801c8ca:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801c8cc:	78fb      	ldrb	r3, [r7, #3]
 801c8ce:	461a      	mov	r2, r3
 801c8d0:	210b      	movs	r1, #11
 801c8d2:	6878      	ldr	r0, [r7, #4]
 801c8d4:	f000 f804 	bl	801c8e0 <icmp_send_response>
}
 801c8d8:	bf00      	nop
 801c8da:	3708      	adds	r7, #8
 801c8dc:	46bd      	mov	sp, r7
 801c8de:	bd80      	pop	{r7, pc}

0801c8e0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801c8e0:	b580      	push	{r7, lr}
 801c8e2:	b08c      	sub	sp, #48	@ 0x30
 801c8e4:	af04      	add	r7, sp, #16
 801c8e6:	6078      	str	r0, [r7, #4]
 801c8e8:	460b      	mov	r3, r1
 801c8ea:	70fb      	strb	r3, [r7, #3]
 801c8ec:	4613      	mov	r3, r2
 801c8ee:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801c8f0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c8f4:	2124      	movs	r1, #36	@ 0x24
 801c8f6:	2022      	movs	r0, #34	@ 0x22
 801c8f8:	f7f8 f986 	bl	8014c08 <pbuf_alloc>
 801c8fc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801c8fe:	69fb      	ldr	r3, [r7, #28]
 801c900:	2b00      	cmp	r3, #0
 801c902:	d04c      	beq.n	801c99e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801c904:	69fb      	ldr	r3, [r7, #28]
 801c906:	895b      	ldrh	r3, [r3, #10]
 801c908:	2b23      	cmp	r3, #35	@ 0x23
 801c90a:	d806      	bhi.n	801c91a <icmp_send_response+0x3a>
 801c90c:	4b26      	ldr	r3, [pc, #152]	@ (801c9a8 <icmp_send_response+0xc8>)
 801c90e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801c912:	4926      	ldr	r1, [pc, #152]	@ (801c9ac <icmp_send_response+0xcc>)
 801c914:	4826      	ldr	r0, [pc, #152]	@ (801c9b0 <icmp_send_response+0xd0>)
 801c916:	f001 fc2b 	bl	801e170 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801c91a:	687b      	ldr	r3, [r7, #4]
 801c91c:	685b      	ldr	r3, [r3, #4]
 801c91e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801c920:	69fb      	ldr	r3, [r7, #28]
 801c922:	685b      	ldr	r3, [r3, #4]
 801c924:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801c926:	697b      	ldr	r3, [r7, #20]
 801c928:	78fa      	ldrb	r2, [r7, #3]
 801c92a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801c92c:	697b      	ldr	r3, [r7, #20]
 801c92e:	78ba      	ldrb	r2, [r7, #2]
 801c930:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801c932:	697b      	ldr	r3, [r7, #20]
 801c934:	2200      	movs	r2, #0
 801c936:	711a      	strb	r2, [r3, #4]
 801c938:	2200      	movs	r2, #0
 801c93a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801c93c:	697b      	ldr	r3, [r7, #20]
 801c93e:	2200      	movs	r2, #0
 801c940:	719a      	strb	r2, [r3, #6]
 801c942:	2200      	movs	r2, #0
 801c944:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801c946:	69fb      	ldr	r3, [r7, #28]
 801c948:	685b      	ldr	r3, [r3, #4]
 801c94a:	f103 0008 	add.w	r0, r3, #8
 801c94e:	687b      	ldr	r3, [r7, #4]
 801c950:	685b      	ldr	r3, [r3, #4]
 801c952:	221c      	movs	r2, #28
 801c954:	4619      	mov	r1, r3
 801c956:	f001 ff36 	bl	801e7c6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801c95a:	69bb      	ldr	r3, [r7, #24]
 801c95c:	68db      	ldr	r3, [r3, #12]
 801c95e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801c960:	f107 030c 	add.w	r3, r7, #12
 801c964:	4618      	mov	r0, r3
 801c966:	f000 f825 	bl	801c9b4 <ip4_route>
 801c96a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801c96c:	693b      	ldr	r3, [r7, #16]
 801c96e:	2b00      	cmp	r3, #0
 801c970:	d011      	beq.n	801c996 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801c972:	697b      	ldr	r3, [r7, #20]
 801c974:	2200      	movs	r2, #0
 801c976:	709a      	strb	r2, [r3, #2]
 801c978:	2200      	movs	r2, #0
 801c97a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801c97c:	f107 020c 	add.w	r2, r7, #12
 801c980:	693b      	ldr	r3, [r7, #16]
 801c982:	9302      	str	r3, [sp, #8]
 801c984:	2301      	movs	r3, #1
 801c986:	9301      	str	r3, [sp, #4]
 801c988:	2300      	movs	r3, #0
 801c98a:	9300      	str	r3, [sp, #0]
 801c98c:	23ff      	movs	r3, #255	@ 0xff
 801c98e:	2100      	movs	r1, #0
 801c990:	69f8      	ldr	r0, [r7, #28]
 801c992:	f000 f9cd 	bl	801cd30 <ip4_output_if>
  }
  pbuf_free(q);
 801c996:	69f8      	ldr	r0, [r7, #28]
 801c998:	f7f8 fc1a 	bl	80151d0 <pbuf_free>
 801c99c:	e000      	b.n	801c9a0 <icmp_send_response+0xc0>
    return;
 801c99e:	bf00      	nop
}
 801c9a0:	3720      	adds	r7, #32
 801c9a2:	46bd      	mov	sp, r7
 801c9a4:	bd80      	pop	{r7, pc}
 801c9a6:	bf00      	nop
 801c9a8:	08021e68 	.word	0x08021e68
 801c9ac:	08021f34 	.word	0x08021f34
 801c9b0:	08021ed8 	.word	0x08021ed8

0801c9b4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801c9b4:	b480      	push	{r7}
 801c9b6:	b085      	sub	sp, #20
 801c9b8:	af00      	add	r7, sp, #0
 801c9ba:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801c9bc:	4b33      	ldr	r3, [pc, #204]	@ (801ca8c <ip4_route+0xd8>)
 801c9be:	681b      	ldr	r3, [r3, #0]
 801c9c0:	60fb      	str	r3, [r7, #12]
 801c9c2:	e036      	b.n	801ca32 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c9c4:	68fb      	ldr	r3, [r7, #12]
 801c9c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c9ca:	f003 0301 	and.w	r3, r3, #1
 801c9ce:	b2db      	uxtb	r3, r3
 801c9d0:	2b00      	cmp	r3, #0
 801c9d2:	d02b      	beq.n	801ca2c <ip4_route+0x78>
 801c9d4:	68fb      	ldr	r3, [r7, #12]
 801c9d6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c9da:	089b      	lsrs	r3, r3, #2
 801c9dc:	f003 0301 	and.w	r3, r3, #1
 801c9e0:	b2db      	uxtb	r3, r3
 801c9e2:	2b00      	cmp	r3, #0
 801c9e4:	d022      	beq.n	801ca2c <ip4_route+0x78>
 801c9e6:	68fb      	ldr	r3, [r7, #12]
 801c9e8:	3304      	adds	r3, #4
 801c9ea:	681b      	ldr	r3, [r3, #0]
 801c9ec:	2b00      	cmp	r3, #0
 801c9ee:	d01d      	beq.n	801ca2c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801c9f0:	687b      	ldr	r3, [r7, #4]
 801c9f2:	681a      	ldr	r2, [r3, #0]
 801c9f4:	68fb      	ldr	r3, [r7, #12]
 801c9f6:	3304      	adds	r3, #4
 801c9f8:	681b      	ldr	r3, [r3, #0]
 801c9fa:	405a      	eors	r2, r3
 801c9fc:	68fb      	ldr	r3, [r7, #12]
 801c9fe:	3308      	adds	r3, #8
 801ca00:	681b      	ldr	r3, [r3, #0]
 801ca02:	4013      	ands	r3, r2
 801ca04:	2b00      	cmp	r3, #0
 801ca06:	d101      	bne.n	801ca0c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801ca08:	68fb      	ldr	r3, [r7, #12]
 801ca0a:	e038      	b.n	801ca7e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801ca0c:	68fb      	ldr	r3, [r7, #12]
 801ca0e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ca12:	f003 0302 	and.w	r3, r3, #2
 801ca16:	2b00      	cmp	r3, #0
 801ca18:	d108      	bne.n	801ca2c <ip4_route+0x78>
 801ca1a:	687b      	ldr	r3, [r7, #4]
 801ca1c:	681a      	ldr	r2, [r3, #0]
 801ca1e:	68fb      	ldr	r3, [r7, #12]
 801ca20:	330c      	adds	r3, #12
 801ca22:	681b      	ldr	r3, [r3, #0]
 801ca24:	429a      	cmp	r2, r3
 801ca26:	d101      	bne.n	801ca2c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801ca28:	68fb      	ldr	r3, [r7, #12]
 801ca2a:	e028      	b.n	801ca7e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801ca2c:	68fb      	ldr	r3, [r7, #12]
 801ca2e:	681b      	ldr	r3, [r3, #0]
 801ca30:	60fb      	str	r3, [r7, #12]
 801ca32:	68fb      	ldr	r3, [r7, #12]
 801ca34:	2b00      	cmp	r3, #0
 801ca36:	d1c5      	bne.n	801c9c4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801ca38:	4b15      	ldr	r3, [pc, #84]	@ (801ca90 <ip4_route+0xdc>)
 801ca3a:	681b      	ldr	r3, [r3, #0]
 801ca3c:	2b00      	cmp	r3, #0
 801ca3e:	d01a      	beq.n	801ca76 <ip4_route+0xc2>
 801ca40:	4b13      	ldr	r3, [pc, #76]	@ (801ca90 <ip4_route+0xdc>)
 801ca42:	681b      	ldr	r3, [r3, #0]
 801ca44:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ca48:	f003 0301 	and.w	r3, r3, #1
 801ca4c:	2b00      	cmp	r3, #0
 801ca4e:	d012      	beq.n	801ca76 <ip4_route+0xc2>
 801ca50:	4b0f      	ldr	r3, [pc, #60]	@ (801ca90 <ip4_route+0xdc>)
 801ca52:	681b      	ldr	r3, [r3, #0]
 801ca54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ca58:	f003 0304 	and.w	r3, r3, #4
 801ca5c:	2b00      	cmp	r3, #0
 801ca5e:	d00a      	beq.n	801ca76 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801ca60:	4b0b      	ldr	r3, [pc, #44]	@ (801ca90 <ip4_route+0xdc>)
 801ca62:	681b      	ldr	r3, [r3, #0]
 801ca64:	3304      	adds	r3, #4
 801ca66:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801ca68:	2b00      	cmp	r3, #0
 801ca6a:	d004      	beq.n	801ca76 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801ca6c:	687b      	ldr	r3, [r7, #4]
 801ca6e:	681b      	ldr	r3, [r3, #0]
 801ca70:	b2db      	uxtb	r3, r3
 801ca72:	2b7f      	cmp	r3, #127	@ 0x7f
 801ca74:	d101      	bne.n	801ca7a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801ca76:	2300      	movs	r3, #0
 801ca78:	e001      	b.n	801ca7e <ip4_route+0xca>
  }

  return netif_default;
 801ca7a:	4b05      	ldr	r3, [pc, #20]	@ (801ca90 <ip4_route+0xdc>)
 801ca7c:	681b      	ldr	r3, [r3, #0]
}
 801ca7e:	4618      	mov	r0, r3
 801ca80:	3714      	adds	r7, #20
 801ca82:	46bd      	mov	sp, r7
 801ca84:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca88:	4770      	bx	lr
 801ca8a:	bf00      	nop
 801ca8c:	20012b00 	.word	0x20012b00
 801ca90:	20012b04 	.word	0x20012b04

0801ca94 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801ca94:	b580      	push	{r7, lr}
 801ca96:	b082      	sub	sp, #8
 801ca98:	af00      	add	r7, sp, #0
 801ca9a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801ca9c:	687b      	ldr	r3, [r7, #4]
 801ca9e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801caa2:	f003 0301 	and.w	r3, r3, #1
 801caa6:	b2db      	uxtb	r3, r3
 801caa8:	2b00      	cmp	r3, #0
 801caaa:	d016      	beq.n	801cada <ip4_input_accept+0x46>
 801caac:	687b      	ldr	r3, [r7, #4]
 801caae:	3304      	adds	r3, #4
 801cab0:	681b      	ldr	r3, [r3, #0]
 801cab2:	2b00      	cmp	r3, #0
 801cab4:	d011      	beq.n	801cada <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801cab6:	4b0b      	ldr	r3, [pc, #44]	@ (801cae4 <ip4_input_accept+0x50>)
 801cab8:	695a      	ldr	r2, [r3, #20]
 801caba:	687b      	ldr	r3, [r7, #4]
 801cabc:	3304      	adds	r3, #4
 801cabe:	681b      	ldr	r3, [r3, #0]
 801cac0:	429a      	cmp	r2, r3
 801cac2:	d008      	beq.n	801cad6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801cac4:	4b07      	ldr	r3, [pc, #28]	@ (801cae4 <ip4_input_accept+0x50>)
 801cac6:	695b      	ldr	r3, [r3, #20]
 801cac8:	6879      	ldr	r1, [r7, #4]
 801caca:	4618      	mov	r0, r3
 801cacc:	f000 fa08 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801cad0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801cad2:	2b00      	cmp	r3, #0
 801cad4:	d001      	beq.n	801cada <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801cad6:	2301      	movs	r3, #1
 801cad8:	e000      	b.n	801cadc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801cada:	2300      	movs	r3, #0
}
 801cadc:	4618      	mov	r0, r3
 801cade:	3708      	adds	r7, #8
 801cae0:	46bd      	mov	sp, r7
 801cae2:	bd80      	pop	{r7, pc}
 801cae4:	2000f3b8 	.word	0x2000f3b8

0801cae8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801cae8:	b580      	push	{r7, lr}
 801caea:	b086      	sub	sp, #24
 801caec:	af00      	add	r7, sp, #0
 801caee:	6078      	str	r0, [r7, #4]
 801caf0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801caf2:	687b      	ldr	r3, [r7, #4]
 801caf4:	685b      	ldr	r3, [r3, #4]
 801caf6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801caf8:	697b      	ldr	r3, [r7, #20]
 801cafa:	781b      	ldrb	r3, [r3, #0]
 801cafc:	091b      	lsrs	r3, r3, #4
 801cafe:	b2db      	uxtb	r3, r3
 801cb00:	2b04      	cmp	r3, #4
 801cb02:	d004      	beq.n	801cb0e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801cb04:	6878      	ldr	r0, [r7, #4]
 801cb06:	f7f8 fb63 	bl	80151d0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801cb0a:	2300      	movs	r3, #0
 801cb0c:	e107      	b.n	801cd1e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801cb0e:	697b      	ldr	r3, [r7, #20]
 801cb10:	781b      	ldrb	r3, [r3, #0]
 801cb12:	f003 030f 	and.w	r3, r3, #15
 801cb16:	b2db      	uxtb	r3, r3
 801cb18:	009b      	lsls	r3, r3, #2
 801cb1a:	b2db      	uxtb	r3, r3
 801cb1c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801cb1e:	697b      	ldr	r3, [r7, #20]
 801cb20:	885b      	ldrh	r3, [r3, #2]
 801cb22:	b29b      	uxth	r3, r3
 801cb24:	4618      	mov	r0, r3
 801cb26:	f7f6 ff61 	bl	80139ec <lwip_htons>
 801cb2a:	4603      	mov	r3, r0
 801cb2c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801cb2e:	687b      	ldr	r3, [r7, #4]
 801cb30:	891b      	ldrh	r3, [r3, #8]
 801cb32:	89ba      	ldrh	r2, [r7, #12]
 801cb34:	429a      	cmp	r2, r3
 801cb36:	d204      	bcs.n	801cb42 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801cb38:	89bb      	ldrh	r3, [r7, #12]
 801cb3a:	4619      	mov	r1, r3
 801cb3c:	6878      	ldr	r0, [r7, #4]
 801cb3e:	f7f8 f9c1 	bl	8014ec4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801cb42:	687b      	ldr	r3, [r7, #4]
 801cb44:	895b      	ldrh	r3, [r3, #10]
 801cb46:	89fa      	ldrh	r2, [r7, #14]
 801cb48:	429a      	cmp	r2, r3
 801cb4a:	d807      	bhi.n	801cb5c <ip4_input+0x74>
 801cb4c:	687b      	ldr	r3, [r7, #4]
 801cb4e:	891b      	ldrh	r3, [r3, #8]
 801cb50:	89ba      	ldrh	r2, [r7, #12]
 801cb52:	429a      	cmp	r2, r3
 801cb54:	d802      	bhi.n	801cb5c <ip4_input+0x74>
 801cb56:	89fb      	ldrh	r3, [r7, #14]
 801cb58:	2b13      	cmp	r3, #19
 801cb5a:	d804      	bhi.n	801cb66 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801cb5c:	6878      	ldr	r0, [r7, #4]
 801cb5e:	f7f8 fb37 	bl	80151d0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801cb62:	2300      	movs	r3, #0
 801cb64:	e0db      	b.n	801cd1e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801cb66:	697b      	ldr	r3, [r7, #20]
 801cb68:	691b      	ldr	r3, [r3, #16]
 801cb6a:	4a6f      	ldr	r2, [pc, #444]	@ (801cd28 <ip4_input+0x240>)
 801cb6c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801cb6e:	697b      	ldr	r3, [r7, #20]
 801cb70:	68db      	ldr	r3, [r3, #12]
 801cb72:	4a6d      	ldr	r2, [pc, #436]	@ (801cd28 <ip4_input+0x240>)
 801cb74:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801cb76:	4b6c      	ldr	r3, [pc, #432]	@ (801cd28 <ip4_input+0x240>)
 801cb78:	695b      	ldr	r3, [r3, #20]
 801cb7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801cb7e:	2be0      	cmp	r3, #224	@ 0xe0
 801cb80:	d112      	bne.n	801cba8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801cb82:	683b      	ldr	r3, [r7, #0]
 801cb84:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cb88:	f003 0301 	and.w	r3, r3, #1
 801cb8c:	b2db      	uxtb	r3, r3
 801cb8e:	2b00      	cmp	r3, #0
 801cb90:	d007      	beq.n	801cba2 <ip4_input+0xba>
 801cb92:	683b      	ldr	r3, [r7, #0]
 801cb94:	3304      	adds	r3, #4
 801cb96:	681b      	ldr	r3, [r3, #0]
 801cb98:	2b00      	cmp	r3, #0
 801cb9a:	d002      	beq.n	801cba2 <ip4_input+0xba>
      netif = inp;
 801cb9c:	683b      	ldr	r3, [r7, #0]
 801cb9e:	613b      	str	r3, [r7, #16]
 801cba0:	e02a      	b.n	801cbf8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801cba2:	2300      	movs	r3, #0
 801cba4:	613b      	str	r3, [r7, #16]
 801cba6:	e027      	b.n	801cbf8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801cba8:	6838      	ldr	r0, [r7, #0]
 801cbaa:	f7ff ff73 	bl	801ca94 <ip4_input_accept>
 801cbae:	4603      	mov	r3, r0
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d002      	beq.n	801cbba <ip4_input+0xd2>
      netif = inp;
 801cbb4:	683b      	ldr	r3, [r7, #0]
 801cbb6:	613b      	str	r3, [r7, #16]
 801cbb8:	e01e      	b.n	801cbf8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801cbba:	2300      	movs	r3, #0
 801cbbc:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801cbbe:	4b5a      	ldr	r3, [pc, #360]	@ (801cd28 <ip4_input+0x240>)
 801cbc0:	695b      	ldr	r3, [r3, #20]
 801cbc2:	b2db      	uxtb	r3, r3
 801cbc4:	2b7f      	cmp	r3, #127	@ 0x7f
 801cbc6:	d017      	beq.n	801cbf8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801cbc8:	4b58      	ldr	r3, [pc, #352]	@ (801cd2c <ip4_input+0x244>)
 801cbca:	681b      	ldr	r3, [r3, #0]
 801cbcc:	613b      	str	r3, [r7, #16]
 801cbce:	e00e      	b.n	801cbee <ip4_input+0x106>
          if (netif == inp) {
 801cbd0:	693a      	ldr	r2, [r7, #16]
 801cbd2:	683b      	ldr	r3, [r7, #0]
 801cbd4:	429a      	cmp	r2, r3
 801cbd6:	d006      	beq.n	801cbe6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801cbd8:	6938      	ldr	r0, [r7, #16]
 801cbda:	f7ff ff5b 	bl	801ca94 <ip4_input_accept>
 801cbde:	4603      	mov	r3, r0
 801cbe0:	2b00      	cmp	r3, #0
 801cbe2:	d108      	bne.n	801cbf6 <ip4_input+0x10e>
 801cbe4:	e000      	b.n	801cbe8 <ip4_input+0x100>
            continue;
 801cbe6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801cbe8:	693b      	ldr	r3, [r7, #16]
 801cbea:	681b      	ldr	r3, [r3, #0]
 801cbec:	613b      	str	r3, [r7, #16]
 801cbee:	693b      	ldr	r3, [r7, #16]
 801cbf0:	2b00      	cmp	r3, #0
 801cbf2:	d1ed      	bne.n	801cbd0 <ip4_input+0xe8>
 801cbf4:	e000      	b.n	801cbf8 <ip4_input+0x110>
            break;
 801cbf6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801cbf8:	4b4b      	ldr	r3, [pc, #300]	@ (801cd28 <ip4_input+0x240>)
 801cbfa:	691b      	ldr	r3, [r3, #16]
 801cbfc:	6839      	ldr	r1, [r7, #0]
 801cbfe:	4618      	mov	r0, r3
 801cc00:	f000 f96e 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801cc04:	4603      	mov	r3, r0
 801cc06:	2b00      	cmp	r3, #0
 801cc08:	d105      	bne.n	801cc16 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801cc0a:	4b47      	ldr	r3, [pc, #284]	@ (801cd28 <ip4_input+0x240>)
 801cc0c:	691b      	ldr	r3, [r3, #16]
 801cc0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801cc12:	2be0      	cmp	r3, #224	@ 0xe0
 801cc14:	d104      	bne.n	801cc20 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801cc16:	6878      	ldr	r0, [r7, #4]
 801cc18:	f7f8 fada 	bl	80151d0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801cc1c:	2300      	movs	r3, #0
 801cc1e:	e07e      	b.n	801cd1e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801cc20:	693b      	ldr	r3, [r7, #16]
 801cc22:	2b00      	cmp	r3, #0
 801cc24:	d104      	bne.n	801cc30 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801cc26:	6878      	ldr	r0, [r7, #4]
 801cc28:	f7f8 fad2 	bl	80151d0 <pbuf_free>
    return ERR_OK;
 801cc2c:	2300      	movs	r3, #0
 801cc2e:	e076      	b.n	801cd1e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801cc30:	697b      	ldr	r3, [r7, #20]
 801cc32:	88db      	ldrh	r3, [r3, #6]
 801cc34:	b29b      	uxth	r3, r3
 801cc36:	461a      	mov	r2, r3
 801cc38:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801cc3c:	4013      	ands	r3, r2
 801cc3e:	2b00      	cmp	r3, #0
 801cc40:	d00b      	beq.n	801cc5a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801cc42:	6878      	ldr	r0, [r7, #4]
 801cc44:	f000 fc92 	bl	801d56c <ip4_reass>
 801cc48:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801cc4a:	687b      	ldr	r3, [r7, #4]
 801cc4c:	2b00      	cmp	r3, #0
 801cc4e:	d101      	bne.n	801cc54 <ip4_input+0x16c>
      return ERR_OK;
 801cc50:	2300      	movs	r3, #0
 801cc52:	e064      	b.n	801cd1e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801cc54:	687b      	ldr	r3, [r7, #4]
 801cc56:	685b      	ldr	r3, [r3, #4]
 801cc58:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801cc5a:	4a33      	ldr	r2, [pc, #204]	@ (801cd28 <ip4_input+0x240>)
 801cc5c:	693b      	ldr	r3, [r7, #16]
 801cc5e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801cc60:	4a31      	ldr	r2, [pc, #196]	@ (801cd28 <ip4_input+0x240>)
 801cc62:	683b      	ldr	r3, [r7, #0]
 801cc64:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801cc66:	4a30      	ldr	r2, [pc, #192]	@ (801cd28 <ip4_input+0x240>)
 801cc68:	697b      	ldr	r3, [r7, #20]
 801cc6a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801cc6c:	697b      	ldr	r3, [r7, #20]
 801cc6e:	781b      	ldrb	r3, [r3, #0]
 801cc70:	f003 030f 	and.w	r3, r3, #15
 801cc74:	b2db      	uxtb	r3, r3
 801cc76:	009b      	lsls	r3, r3, #2
 801cc78:	b2db      	uxtb	r3, r3
 801cc7a:	461a      	mov	r2, r3
 801cc7c:	4b2a      	ldr	r3, [pc, #168]	@ (801cd28 <ip4_input+0x240>)
 801cc7e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801cc80:	89fb      	ldrh	r3, [r7, #14]
 801cc82:	4619      	mov	r1, r3
 801cc84:	6878      	ldr	r0, [r7, #4]
 801cc86:	f7f8 fa1d 	bl	80150c4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801cc8a:	697b      	ldr	r3, [r7, #20]
 801cc8c:	7a5b      	ldrb	r3, [r3, #9]
 801cc8e:	2b11      	cmp	r3, #17
 801cc90:	d006      	beq.n	801cca0 <ip4_input+0x1b8>
 801cc92:	2b11      	cmp	r3, #17
 801cc94:	dc13      	bgt.n	801ccbe <ip4_input+0x1d6>
 801cc96:	2b01      	cmp	r3, #1
 801cc98:	d00c      	beq.n	801ccb4 <ip4_input+0x1cc>
 801cc9a:	2b06      	cmp	r3, #6
 801cc9c:	d005      	beq.n	801ccaa <ip4_input+0x1c2>
 801cc9e:	e00e      	b.n	801ccbe <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801cca0:	6839      	ldr	r1, [r7, #0]
 801cca2:	6878      	ldr	r0, [r7, #4]
 801cca4:	f7fe f950 	bl	801af48 <udp_input>
        break;
 801cca8:	e026      	b.n	801ccf8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801ccaa:	6839      	ldr	r1, [r7, #0]
 801ccac:	6878      	ldr	r0, [r7, #4]
 801ccae:	f7fa f967 	bl	8016f80 <tcp_input>
        break;
 801ccb2:	e021      	b.n	801ccf8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801ccb4:	6839      	ldr	r1, [r7, #0]
 801ccb6:	6878      	ldr	r0, [r7, #4]
 801ccb8:	f7ff fcee 	bl	801c698 <icmp_input>
        break;
 801ccbc:	e01c      	b.n	801ccf8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ccbe:	4b1a      	ldr	r3, [pc, #104]	@ (801cd28 <ip4_input+0x240>)
 801ccc0:	695b      	ldr	r3, [r3, #20]
 801ccc2:	6939      	ldr	r1, [r7, #16]
 801ccc4:	4618      	mov	r0, r3
 801ccc6:	f000 f90b 	bl	801cee0 <ip4_addr_isbroadcast_u32>
 801ccca:	4603      	mov	r3, r0
 801cccc:	2b00      	cmp	r3, #0
 801ccce:	d10f      	bne.n	801ccf0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ccd0:	4b15      	ldr	r3, [pc, #84]	@ (801cd28 <ip4_input+0x240>)
 801ccd2:	695b      	ldr	r3, [r3, #20]
 801ccd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ccd8:	2be0      	cmp	r3, #224	@ 0xe0
 801ccda:	d009      	beq.n	801ccf0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801ccdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801cce0:	4619      	mov	r1, r3
 801cce2:	6878      	ldr	r0, [r7, #4]
 801cce4:	f7f8 fa61 	bl	80151aa <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801cce8:	2102      	movs	r1, #2
 801ccea:	6878      	ldr	r0, [r7, #4]
 801ccec:	f7ff fdd8 	bl	801c8a0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801ccf0:	6878      	ldr	r0, [r7, #4]
 801ccf2:	f7f8 fa6d 	bl	80151d0 <pbuf_free>
        break;
 801ccf6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801ccf8:	4b0b      	ldr	r3, [pc, #44]	@ (801cd28 <ip4_input+0x240>)
 801ccfa:	2200      	movs	r2, #0
 801ccfc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ccfe:	4b0a      	ldr	r3, [pc, #40]	@ (801cd28 <ip4_input+0x240>)
 801cd00:	2200      	movs	r2, #0
 801cd02:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801cd04:	4b08      	ldr	r3, [pc, #32]	@ (801cd28 <ip4_input+0x240>)
 801cd06:	2200      	movs	r2, #0
 801cd08:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801cd0a:	4b07      	ldr	r3, [pc, #28]	@ (801cd28 <ip4_input+0x240>)
 801cd0c:	2200      	movs	r2, #0
 801cd0e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801cd10:	4b05      	ldr	r3, [pc, #20]	@ (801cd28 <ip4_input+0x240>)
 801cd12:	2200      	movs	r2, #0
 801cd14:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801cd16:	4b04      	ldr	r3, [pc, #16]	@ (801cd28 <ip4_input+0x240>)
 801cd18:	2200      	movs	r2, #0
 801cd1a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801cd1c:	2300      	movs	r3, #0
}
 801cd1e:	4618      	mov	r0, r3
 801cd20:	3718      	adds	r7, #24
 801cd22:	46bd      	mov	sp, r7
 801cd24:	bd80      	pop	{r7, pc}
 801cd26:	bf00      	nop
 801cd28:	2000f3b8 	.word	0x2000f3b8
 801cd2c:	20012b00 	.word	0x20012b00

0801cd30 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801cd30:	b580      	push	{r7, lr}
 801cd32:	b08a      	sub	sp, #40	@ 0x28
 801cd34:	af04      	add	r7, sp, #16
 801cd36:	60f8      	str	r0, [r7, #12]
 801cd38:	60b9      	str	r1, [r7, #8]
 801cd3a:	607a      	str	r2, [r7, #4]
 801cd3c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801cd3e:	68bb      	ldr	r3, [r7, #8]
 801cd40:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801cd42:	687b      	ldr	r3, [r7, #4]
 801cd44:	2b00      	cmp	r3, #0
 801cd46:	d009      	beq.n	801cd5c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801cd48:	68bb      	ldr	r3, [r7, #8]
 801cd4a:	2b00      	cmp	r3, #0
 801cd4c:	d003      	beq.n	801cd56 <ip4_output_if+0x26>
 801cd4e:	68bb      	ldr	r3, [r7, #8]
 801cd50:	681b      	ldr	r3, [r3, #0]
 801cd52:	2b00      	cmp	r3, #0
 801cd54:	d102      	bne.n	801cd5c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801cd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd58:	3304      	adds	r3, #4
 801cd5a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801cd5c:	78fa      	ldrb	r2, [r7, #3]
 801cd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd60:	9302      	str	r3, [sp, #8]
 801cd62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801cd66:	9301      	str	r3, [sp, #4]
 801cd68:	f897 3020 	ldrb.w	r3, [r7, #32]
 801cd6c:	9300      	str	r3, [sp, #0]
 801cd6e:	4613      	mov	r3, r2
 801cd70:	687a      	ldr	r2, [r7, #4]
 801cd72:	6979      	ldr	r1, [r7, #20]
 801cd74:	68f8      	ldr	r0, [r7, #12]
 801cd76:	f000 f805 	bl	801cd84 <ip4_output_if_src>
 801cd7a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801cd7c:	4618      	mov	r0, r3
 801cd7e:	3718      	adds	r7, #24
 801cd80:	46bd      	mov	sp, r7
 801cd82:	bd80      	pop	{r7, pc}

0801cd84 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801cd84:	b580      	push	{r7, lr}
 801cd86:	b088      	sub	sp, #32
 801cd88:	af00      	add	r7, sp, #0
 801cd8a:	60f8      	str	r0, [r7, #12]
 801cd8c:	60b9      	str	r1, [r7, #8]
 801cd8e:	607a      	str	r2, [r7, #4]
 801cd90:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801cd92:	68fb      	ldr	r3, [r7, #12]
 801cd94:	7b9b      	ldrb	r3, [r3, #14]
 801cd96:	2b01      	cmp	r3, #1
 801cd98:	d006      	beq.n	801cda8 <ip4_output_if_src+0x24>
 801cd9a:	4b4b      	ldr	r3, [pc, #300]	@ (801cec8 <ip4_output_if_src+0x144>)
 801cd9c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801cda0:	494a      	ldr	r1, [pc, #296]	@ (801cecc <ip4_output_if_src+0x148>)
 801cda2:	484b      	ldr	r0, [pc, #300]	@ (801ced0 <ip4_output_if_src+0x14c>)
 801cda4:	f001 f9e4 	bl	801e170 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801cda8:	687b      	ldr	r3, [r7, #4]
 801cdaa:	2b00      	cmp	r3, #0
 801cdac:	d060      	beq.n	801ce70 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801cdae:	2314      	movs	r3, #20
 801cdb0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801cdb2:	2114      	movs	r1, #20
 801cdb4:	68f8      	ldr	r0, [r7, #12]
 801cdb6:	f7f8 f975 	bl	80150a4 <pbuf_add_header>
 801cdba:	4603      	mov	r3, r0
 801cdbc:	2b00      	cmp	r3, #0
 801cdbe:	d002      	beq.n	801cdc6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cdc0:	f06f 0301 	mvn.w	r3, #1
 801cdc4:	e07c      	b.n	801cec0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801cdc6:	68fb      	ldr	r3, [r7, #12]
 801cdc8:	685b      	ldr	r3, [r3, #4]
 801cdca:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801cdcc:	68fb      	ldr	r3, [r7, #12]
 801cdce:	895b      	ldrh	r3, [r3, #10]
 801cdd0:	2b13      	cmp	r3, #19
 801cdd2:	d806      	bhi.n	801cde2 <ip4_output_if_src+0x5e>
 801cdd4:	4b3c      	ldr	r3, [pc, #240]	@ (801cec8 <ip4_output_if_src+0x144>)
 801cdd6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801cdda:	493e      	ldr	r1, [pc, #248]	@ (801ced4 <ip4_output_if_src+0x150>)
 801cddc:	483c      	ldr	r0, [pc, #240]	@ (801ced0 <ip4_output_if_src+0x14c>)
 801cdde:	f001 f9c7 	bl	801e170 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801cde2:	69fb      	ldr	r3, [r7, #28]
 801cde4:	78fa      	ldrb	r2, [r7, #3]
 801cde6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801cde8:	69fb      	ldr	r3, [r7, #28]
 801cdea:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801cdee:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801cdf0:	687b      	ldr	r3, [r7, #4]
 801cdf2:	681a      	ldr	r2, [r3, #0]
 801cdf4:	69fb      	ldr	r3, [r7, #28]
 801cdf6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801cdf8:	8b7b      	ldrh	r3, [r7, #26]
 801cdfa:	089b      	lsrs	r3, r3, #2
 801cdfc:	b29b      	uxth	r3, r3
 801cdfe:	b2db      	uxtb	r3, r3
 801ce00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ce04:	b2da      	uxtb	r2, r3
 801ce06:	69fb      	ldr	r3, [r7, #28]
 801ce08:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801ce0a:	69fb      	ldr	r3, [r7, #28]
 801ce0c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801ce10:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801ce12:	68fb      	ldr	r3, [r7, #12]
 801ce14:	891b      	ldrh	r3, [r3, #8]
 801ce16:	4618      	mov	r0, r3
 801ce18:	f7f6 fde8 	bl	80139ec <lwip_htons>
 801ce1c:	4603      	mov	r3, r0
 801ce1e:	461a      	mov	r2, r3
 801ce20:	69fb      	ldr	r3, [r7, #28]
 801ce22:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801ce24:	69fb      	ldr	r3, [r7, #28]
 801ce26:	2200      	movs	r2, #0
 801ce28:	719a      	strb	r2, [r3, #6]
 801ce2a:	2200      	movs	r2, #0
 801ce2c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801ce2e:	4b2a      	ldr	r3, [pc, #168]	@ (801ced8 <ip4_output_if_src+0x154>)
 801ce30:	881b      	ldrh	r3, [r3, #0]
 801ce32:	4618      	mov	r0, r3
 801ce34:	f7f6 fdda 	bl	80139ec <lwip_htons>
 801ce38:	4603      	mov	r3, r0
 801ce3a:	461a      	mov	r2, r3
 801ce3c:	69fb      	ldr	r3, [r7, #28]
 801ce3e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801ce40:	4b25      	ldr	r3, [pc, #148]	@ (801ced8 <ip4_output_if_src+0x154>)
 801ce42:	881b      	ldrh	r3, [r3, #0]
 801ce44:	3301      	adds	r3, #1
 801ce46:	b29a      	uxth	r2, r3
 801ce48:	4b23      	ldr	r3, [pc, #140]	@ (801ced8 <ip4_output_if_src+0x154>)
 801ce4a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801ce4c:	68bb      	ldr	r3, [r7, #8]
 801ce4e:	2b00      	cmp	r3, #0
 801ce50:	d104      	bne.n	801ce5c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801ce52:	4b22      	ldr	r3, [pc, #136]	@ (801cedc <ip4_output_if_src+0x158>)
 801ce54:	681a      	ldr	r2, [r3, #0]
 801ce56:	69fb      	ldr	r3, [r7, #28]
 801ce58:	60da      	str	r2, [r3, #12]
 801ce5a:	e003      	b.n	801ce64 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801ce5c:	68bb      	ldr	r3, [r7, #8]
 801ce5e:	681a      	ldr	r2, [r3, #0]
 801ce60:	69fb      	ldr	r3, [r7, #28]
 801ce62:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801ce64:	69fb      	ldr	r3, [r7, #28]
 801ce66:	2200      	movs	r2, #0
 801ce68:	729a      	strb	r2, [r3, #10]
 801ce6a:	2200      	movs	r2, #0
 801ce6c:	72da      	strb	r2, [r3, #11]
 801ce6e:	e00f      	b.n	801ce90 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801ce70:	68fb      	ldr	r3, [r7, #12]
 801ce72:	895b      	ldrh	r3, [r3, #10]
 801ce74:	2b13      	cmp	r3, #19
 801ce76:	d802      	bhi.n	801ce7e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801ce78:	f06f 0301 	mvn.w	r3, #1
 801ce7c:	e020      	b.n	801cec0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801ce7e:	68fb      	ldr	r3, [r7, #12]
 801ce80:	685b      	ldr	r3, [r3, #4]
 801ce82:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801ce84:	69fb      	ldr	r3, [r7, #28]
 801ce86:	691b      	ldr	r3, [r3, #16]
 801ce88:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801ce8a:	f107 0314 	add.w	r3, r7, #20
 801ce8e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801ce90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce92:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ce94:	2b00      	cmp	r3, #0
 801ce96:	d00c      	beq.n	801ceb2 <ip4_output_if_src+0x12e>
 801ce98:	68fb      	ldr	r3, [r7, #12]
 801ce9a:	891a      	ldrh	r2, [r3, #8]
 801ce9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce9e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cea0:	429a      	cmp	r2, r3
 801cea2:	d906      	bls.n	801ceb2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801cea4:	687a      	ldr	r2, [r7, #4]
 801cea6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801cea8:	68f8      	ldr	r0, [r7, #12]
 801ceaa:	f000 fd53 	bl	801d954 <ip4_frag>
 801ceae:	4603      	mov	r3, r0
 801ceb0:	e006      	b.n	801cec0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801ceb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceb4:	695b      	ldr	r3, [r3, #20]
 801ceb6:	687a      	ldr	r2, [r7, #4]
 801ceb8:	68f9      	ldr	r1, [r7, #12]
 801ceba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cebc:	4798      	blx	r3
 801cebe:	4603      	mov	r3, r0
}
 801cec0:	4618      	mov	r0, r3
 801cec2:	3720      	adds	r7, #32
 801cec4:	46bd      	mov	sp, r7
 801cec6:	bd80      	pop	{r7, pc}
 801cec8:	08021f60 	.word	0x08021f60
 801cecc:	08021f94 	.word	0x08021f94
 801ced0:	08021fa0 	.word	0x08021fa0
 801ced4:	08021fc8 	.word	0x08021fc8
 801ced8:	20012c5e 	.word	0x20012c5e
 801cedc:	080229e4 	.word	0x080229e4

0801cee0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801cee0:	b480      	push	{r7}
 801cee2:	b085      	sub	sp, #20
 801cee4:	af00      	add	r7, sp, #0
 801cee6:	6078      	str	r0, [r7, #4]
 801cee8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801ceea:	687b      	ldr	r3, [r7, #4]
 801ceec:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801ceee:	687b      	ldr	r3, [r7, #4]
 801cef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cef4:	d002      	beq.n	801cefc <ip4_addr_isbroadcast_u32+0x1c>
 801cef6:	687b      	ldr	r3, [r7, #4]
 801cef8:	2b00      	cmp	r3, #0
 801cefa:	d101      	bne.n	801cf00 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801cefc:	2301      	movs	r3, #1
 801cefe:	e02a      	b.n	801cf56 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801cf00:	683b      	ldr	r3, [r7, #0]
 801cf02:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cf06:	f003 0302 	and.w	r3, r3, #2
 801cf0a:	2b00      	cmp	r3, #0
 801cf0c:	d101      	bne.n	801cf12 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801cf0e:	2300      	movs	r3, #0
 801cf10:	e021      	b.n	801cf56 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801cf12:	683b      	ldr	r3, [r7, #0]
 801cf14:	3304      	adds	r3, #4
 801cf16:	681b      	ldr	r3, [r3, #0]
 801cf18:	687a      	ldr	r2, [r7, #4]
 801cf1a:	429a      	cmp	r2, r3
 801cf1c:	d101      	bne.n	801cf22 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801cf1e:	2300      	movs	r3, #0
 801cf20:	e019      	b.n	801cf56 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801cf22:	68fa      	ldr	r2, [r7, #12]
 801cf24:	683b      	ldr	r3, [r7, #0]
 801cf26:	3304      	adds	r3, #4
 801cf28:	681b      	ldr	r3, [r3, #0]
 801cf2a:	405a      	eors	r2, r3
 801cf2c:	683b      	ldr	r3, [r7, #0]
 801cf2e:	3308      	adds	r3, #8
 801cf30:	681b      	ldr	r3, [r3, #0]
 801cf32:	4013      	ands	r3, r2
 801cf34:	2b00      	cmp	r3, #0
 801cf36:	d10d      	bne.n	801cf54 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cf38:	683b      	ldr	r3, [r7, #0]
 801cf3a:	3308      	adds	r3, #8
 801cf3c:	681b      	ldr	r3, [r3, #0]
 801cf3e:	43da      	mvns	r2, r3
 801cf40:	687b      	ldr	r3, [r7, #4]
 801cf42:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801cf44:	683b      	ldr	r3, [r7, #0]
 801cf46:	3308      	adds	r3, #8
 801cf48:	681b      	ldr	r3, [r3, #0]
 801cf4a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cf4c:	429a      	cmp	r2, r3
 801cf4e:	d101      	bne.n	801cf54 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801cf50:	2301      	movs	r3, #1
 801cf52:	e000      	b.n	801cf56 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801cf54:	2300      	movs	r3, #0
  }
}
 801cf56:	4618      	mov	r0, r3
 801cf58:	3714      	adds	r7, #20
 801cf5a:	46bd      	mov	sp, r7
 801cf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf60:	4770      	bx	lr
	...

0801cf64 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801cf64:	b580      	push	{r7, lr}
 801cf66:	b084      	sub	sp, #16
 801cf68:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801cf6a:	2300      	movs	r3, #0
 801cf6c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801cf6e:	4b12      	ldr	r3, [pc, #72]	@ (801cfb8 <ip_reass_tmr+0x54>)
 801cf70:	681b      	ldr	r3, [r3, #0]
 801cf72:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801cf74:	e018      	b.n	801cfa8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801cf76:	68fb      	ldr	r3, [r7, #12]
 801cf78:	7fdb      	ldrb	r3, [r3, #31]
 801cf7a:	2b00      	cmp	r3, #0
 801cf7c:	d00b      	beq.n	801cf96 <ip_reass_tmr+0x32>
      r->timer--;
 801cf7e:	68fb      	ldr	r3, [r7, #12]
 801cf80:	7fdb      	ldrb	r3, [r3, #31]
 801cf82:	3b01      	subs	r3, #1
 801cf84:	b2da      	uxtb	r2, r3
 801cf86:	68fb      	ldr	r3, [r7, #12]
 801cf88:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801cf8a:	68fb      	ldr	r3, [r7, #12]
 801cf8c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801cf8e:	68fb      	ldr	r3, [r7, #12]
 801cf90:	681b      	ldr	r3, [r3, #0]
 801cf92:	60fb      	str	r3, [r7, #12]
 801cf94:	e008      	b.n	801cfa8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801cf96:	68fb      	ldr	r3, [r7, #12]
 801cf98:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801cf9a:	68fb      	ldr	r3, [r7, #12]
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801cfa0:	68b9      	ldr	r1, [r7, #8]
 801cfa2:	6878      	ldr	r0, [r7, #4]
 801cfa4:	f000 f80a 	bl	801cfbc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801cfa8:	68fb      	ldr	r3, [r7, #12]
 801cfaa:	2b00      	cmp	r3, #0
 801cfac:	d1e3      	bne.n	801cf76 <ip_reass_tmr+0x12>
    }
  }
}
 801cfae:	bf00      	nop
 801cfb0:	bf00      	nop
 801cfb2:	3710      	adds	r7, #16
 801cfb4:	46bd      	mov	sp, r7
 801cfb6:	bd80      	pop	{r7, pc}
 801cfb8:	20012c60 	.word	0x20012c60

0801cfbc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801cfbc:	b580      	push	{r7, lr}
 801cfbe:	b088      	sub	sp, #32
 801cfc0:	af00      	add	r7, sp, #0
 801cfc2:	6078      	str	r0, [r7, #4]
 801cfc4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801cfc6:	2300      	movs	r3, #0
 801cfc8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801cfca:	683a      	ldr	r2, [r7, #0]
 801cfcc:	687b      	ldr	r3, [r7, #4]
 801cfce:	429a      	cmp	r2, r3
 801cfd0:	d105      	bne.n	801cfde <ip_reass_free_complete_datagram+0x22>
 801cfd2:	4b45      	ldr	r3, [pc, #276]	@ (801d0e8 <ip_reass_free_complete_datagram+0x12c>)
 801cfd4:	22ab      	movs	r2, #171	@ 0xab
 801cfd6:	4945      	ldr	r1, [pc, #276]	@ (801d0ec <ip_reass_free_complete_datagram+0x130>)
 801cfd8:	4845      	ldr	r0, [pc, #276]	@ (801d0f0 <ip_reass_free_complete_datagram+0x134>)
 801cfda:	f001 f8c9 	bl	801e170 <iprintf>
  if (prev != NULL) {
 801cfde:	683b      	ldr	r3, [r7, #0]
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	d00a      	beq.n	801cffa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801cfe4:	683b      	ldr	r3, [r7, #0]
 801cfe6:	681b      	ldr	r3, [r3, #0]
 801cfe8:	687a      	ldr	r2, [r7, #4]
 801cfea:	429a      	cmp	r2, r3
 801cfec:	d005      	beq.n	801cffa <ip_reass_free_complete_datagram+0x3e>
 801cfee:	4b3e      	ldr	r3, [pc, #248]	@ (801d0e8 <ip_reass_free_complete_datagram+0x12c>)
 801cff0:	22ad      	movs	r2, #173	@ 0xad
 801cff2:	4940      	ldr	r1, [pc, #256]	@ (801d0f4 <ip_reass_free_complete_datagram+0x138>)
 801cff4:	483e      	ldr	r0, [pc, #248]	@ (801d0f0 <ip_reass_free_complete_datagram+0x134>)
 801cff6:	f001 f8bb 	bl	801e170 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801cffa:	687b      	ldr	r3, [r7, #4]
 801cffc:	685b      	ldr	r3, [r3, #4]
 801cffe:	685b      	ldr	r3, [r3, #4]
 801d000:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d002:	697b      	ldr	r3, [r7, #20]
 801d004:	889b      	ldrh	r3, [r3, #4]
 801d006:	b29b      	uxth	r3, r3
 801d008:	2b00      	cmp	r3, #0
 801d00a:	d12a      	bne.n	801d062 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d00c:	687b      	ldr	r3, [r7, #4]
 801d00e:	685b      	ldr	r3, [r3, #4]
 801d010:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d012:	697b      	ldr	r3, [r7, #20]
 801d014:	681a      	ldr	r2, [r3, #0]
 801d016:	687b      	ldr	r3, [r7, #4]
 801d018:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d01a:	69bb      	ldr	r3, [r7, #24]
 801d01c:	6858      	ldr	r0, [r3, #4]
 801d01e:	687b      	ldr	r3, [r7, #4]
 801d020:	3308      	adds	r3, #8
 801d022:	2214      	movs	r2, #20
 801d024:	4619      	mov	r1, r3
 801d026:	f001 fbce 	bl	801e7c6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d02a:	2101      	movs	r1, #1
 801d02c:	69b8      	ldr	r0, [r7, #24]
 801d02e:	f7ff fc47 	bl	801c8c0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d032:	69b8      	ldr	r0, [r7, #24]
 801d034:	f7f8 f95a 	bl	80152ec <pbuf_clen>
 801d038:	4603      	mov	r3, r0
 801d03a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d03c:	8bfa      	ldrh	r2, [r7, #30]
 801d03e:	8a7b      	ldrh	r3, [r7, #18]
 801d040:	4413      	add	r3, r2
 801d042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d046:	db05      	blt.n	801d054 <ip_reass_free_complete_datagram+0x98>
 801d048:	4b27      	ldr	r3, [pc, #156]	@ (801d0e8 <ip_reass_free_complete_datagram+0x12c>)
 801d04a:	22bc      	movs	r2, #188	@ 0xbc
 801d04c:	492a      	ldr	r1, [pc, #168]	@ (801d0f8 <ip_reass_free_complete_datagram+0x13c>)
 801d04e:	4828      	ldr	r0, [pc, #160]	@ (801d0f0 <ip_reass_free_complete_datagram+0x134>)
 801d050:	f001 f88e 	bl	801e170 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d054:	8bfa      	ldrh	r2, [r7, #30]
 801d056:	8a7b      	ldrh	r3, [r7, #18]
 801d058:	4413      	add	r3, r2
 801d05a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d05c:	69b8      	ldr	r0, [r7, #24]
 801d05e:	f7f8 f8b7 	bl	80151d0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d062:	687b      	ldr	r3, [r7, #4]
 801d064:	685b      	ldr	r3, [r3, #4]
 801d066:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d068:	e01f      	b.n	801d0aa <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d06a:	69bb      	ldr	r3, [r7, #24]
 801d06c:	685b      	ldr	r3, [r3, #4]
 801d06e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d070:	69bb      	ldr	r3, [r7, #24]
 801d072:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d074:	697b      	ldr	r3, [r7, #20]
 801d076:	681b      	ldr	r3, [r3, #0]
 801d078:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d07a:	68f8      	ldr	r0, [r7, #12]
 801d07c:	f7f8 f936 	bl	80152ec <pbuf_clen>
 801d080:	4603      	mov	r3, r0
 801d082:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d084:	8bfa      	ldrh	r2, [r7, #30]
 801d086:	8a7b      	ldrh	r3, [r7, #18]
 801d088:	4413      	add	r3, r2
 801d08a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d08e:	db05      	blt.n	801d09c <ip_reass_free_complete_datagram+0xe0>
 801d090:	4b15      	ldr	r3, [pc, #84]	@ (801d0e8 <ip_reass_free_complete_datagram+0x12c>)
 801d092:	22cc      	movs	r2, #204	@ 0xcc
 801d094:	4918      	ldr	r1, [pc, #96]	@ (801d0f8 <ip_reass_free_complete_datagram+0x13c>)
 801d096:	4816      	ldr	r0, [pc, #88]	@ (801d0f0 <ip_reass_free_complete_datagram+0x134>)
 801d098:	f001 f86a 	bl	801e170 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d09c:	8bfa      	ldrh	r2, [r7, #30]
 801d09e:	8a7b      	ldrh	r3, [r7, #18]
 801d0a0:	4413      	add	r3, r2
 801d0a2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d0a4:	68f8      	ldr	r0, [r7, #12]
 801d0a6:	f7f8 f893 	bl	80151d0 <pbuf_free>
  while (p != NULL) {
 801d0aa:	69bb      	ldr	r3, [r7, #24]
 801d0ac:	2b00      	cmp	r3, #0
 801d0ae:	d1dc      	bne.n	801d06a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d0b0:	6839      	ldr	r1, [r7, #0]
 801d0b2:	6878      	ldr	r0, [r7, #4]
 801d0b4:	f000 f8c2 	bl	801d23c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d0b8:	4b10      	ldr	r3, [pc, #64]	@ (801d0fc <ip_reass_free_complete_datagram+0x140>)
 801d0ba:	881b      	ldrh	r3, [r3, #0]
 801d0bc:	8bfa      	ldrh	r2, [r7, #30]
 801d0be:	429a      	cmp	r2, r3
 801d0c0:	d905      	bls.n	801d0ce <ip_reass_free_complete_datagram+0x112>
 801d0c2:	4b09      	ldr	r3, [pc, #36]	@ (801d0e8 <ip_reass_free_complete_datagram+0x12c>)
 801d0c4:	22d2      	movs	r2, #210	@ 0xd2
 801d0c6:	490e      	ldr	r1, [pc, #56]	@ (801d100 <ip_reass_free_complete_datagram+0x144>)
 801d0c8:	4809      	ldr	r0, [pc, #36]	@ (801d0f0 <ip_reass_free_complete_datagram+0x134>)
 801d0ca:	f001 f851 	bl	801e170 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d0ce:	4b0b      	ldr	r3, [pc, #44]	@ (801d0fc <ip_reass_free_complete_datagram+0x140>)
 801d0d0:	881a      	ldrh	r2, [r3, #0]
 801d0d2:	8bfb      	ldrh	r3, [r7, #30]
 801d0d4:	1ad3      	subs	r3, r2, r3
 801d0d6:	b29a      	uxth	r2, r3
 801d0d8:	4b08      	ldr	r3, [pc, #32]	@ (801d0fc <ip_reass_free_complete_datagram+0x140>)
 801d0da:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d0dc:	8bfb      	ldrh	r3, [r7, #30]
}
 801d0de:	4618      	mov	r0, r3
 801d0e0:	3720      	adds	r7, #32
 801d0e2:	46bd      	mov	sp, r7
 801d0e4:	bd80      	pop	{r7, pc}
 801d0e6:	bf00      	nop
 801d0e8:	08021ff8 	.word	0x08021ff8
 801d0ec:	08022034 	.word	0x08022034
 801d0f0:	08022040 	.word	0x08022040
 801d0f4:	08022068 	.word	0x08022068
 801d0f8:	0802207c 	.word	0x0802207c
 801d0fc:	20012c64 	.word	0x20012c64
 801d100:	0802209c 	.word	0x0802209c

0801d104 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d104:	b580      	push	{r7, lr}
 801d106:	b08a      	sub	sp, #40	@ 0x28
 801d108:	af00      	add	r7, sp, #0
 801d10a:	6078      	str	r0, [r7, #4]
 801d10c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d10e:	2300      	movs	r3, #0
 801d110:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d112:	2300      	movs	r3, #0
 801d114:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d116:	2300      	movs	r3, #0
 801d118:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d11a:	2300      	movs	r3, #0
 801d11c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d11e:	2300      	movs	r3, #0
 801d120:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d122:	4b28      	ldr	r3, [pc, #160]	@ (801d1c4 <ip_reass_remove_oldest_datagram+0xc0>)
 801d124:	681b      	ldr	r3, [r3, #0]
 801d126:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d128:	e030      	b.n	801d18c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d12c:	695a      	ldr	r2, [r3, #20]
 801d12e:	687b      	ldr	r3, [r7, #4]
 801d130:	68db      	ldr	r3, [r3, #12]
 801d132:	429a      	cmp	r2, r3
 801d134:	d10c      	bne.n	801d150 <ip_reass_remove_oldest_datagram+0x4c>
 801d136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d138:	699a      	ldr	r2, [r3, #24]
 801d13a:	687b      	ldr	r3, [r7, #4]
 801d13c:	691b      	ldr	r3, [r3, #16]
 801d13e:	429a      	cmp	r2, r3
 801d140:	d106      	bne.n	801d150 <ip_reass_remove_oldest_datagram+0x4c>
 801d142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d144:	899a      	ldrh	r2, [r3, #12]
 801d146:	687b      	ldr	r3, [r7, #4]
 801d148:	889b      	ldrh	r3, [r3, #4]
 801d14a:	b29b      	uxth	r3, r3
 801d14c:	429a      	cmp	r2, r3
 801d14e:	d014      	beq.n	801d17a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d150:	693b      	ldr	r3, [r7, #16]
 801d152:	3301      	adds	r3, #1
 801d154:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d156:	6a3b      	ldr	r3, [r7, #32]
 801d158:	2b00      	cmp	r3, #0
 801d15a:	d104      	bne.n	801d166 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d15e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d160:	69fb      	ldr	r3, [r7, #28]
 801d162:	61bb      	str	r3, [r7, #24]
 801d164:	e009      	b.n	801d17a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d168:	7fda      	ldrb	r2, [r3, #31]
 801d16a:	6a3b      	ldr	r3, [r7, #32]
 801d16c:	7fdb      	ldrb	r3, [r3, #31]
 801d16e:	429a      	cmp	r2, r3
 801d170:	d803      	bhi.n	801d17a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d174:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d176:	69fb      	ldr	r3, [r7, #28]
 801d178:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d17a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d17c:	681b      	ldr	r3, [r3, #0]
 801d17e:	2b00      	cmp	r3, #0
 801d180:	d001      	beq.n	801d186 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d184:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d188:	681b      	ldr	r3, [r3, #0]
 801d18a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d18e:	2b00      	cmp	r3, #0
 801d190:	d1cb      	bne.n	801d12a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d192:	6a3b      	ldr	r3, [r7, #32]
 801d194:	2b00      	cmp	r3, #0
 801d196:	d008      	beq.n	801d1aa <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d198:	69b9      	ldr	r1, [r7, #24]
 801d19a:	6a38      	ldr	r0, [r7, #32]
 801d19c:	f7ff ff0e 	bl	801cfbc <ip_reass_free_complete_datagram>
 801d1a0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d1a2:	697a      	ldr	r2, [r7, #20]
 801d1a4:	68fb      	ldr	r3, [r7, #12]
 801d1a6:	4413      	add	r3, r2
 801d1a8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d1aa:	697a      	ldr	r2, [r7, #20]
 801d1ac:	683b      	ldr	r3, [r7, #0]
 801d1ae:	429a      	cmp	r2, r3
 801d1b0:	da02      	bge.n	801d1b8 <ip_reass_remove_oldest_datagram+0xb4>
 801d1b2:	693b      	ldr	r3, [r7, #16]
 801d1b4:	2b01      	cmp	r3, #1
 801d1b6:	dcac      	bgt.n	801d112 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d1b8:	697b      	ldr	r3, [r7, #20]
}
 801d1ba:	4618      	mov	r0, r3
 801d1bc:	3728      	adds	r7, #40	@ 0x28
 801d1be:	46bd      	mov	sp, r7
 801d1c0:	bd80      	pop	{r7, pc}
 801d1c2:	bf00      	nop
 801d1c4:	20012c60 	.word	0x20012c60

0801d1c8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d1c8:	b580      	push	{r7, lr}
 801d1ca:	b084      	sub	sp, #16
 801d1cc:	af00      	add	r7, sp, #0
 801d1ce:	6078      	str	r0, [r7, #4]
 801d1d0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d1d2:	2004      	movs	r0, #4
 801d1d4:	f7f7 f8e2 	bl	801439c <memp_malloc>
 801d1d8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d1da:	68fb      	ldr	r3, [r7, #12]
 801d1dc:	2b00      	cmp	r3, #0
 801d1de:	d110      	bne.n	801d202 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d1e0:	6839      	ldr	r1, [r7, #0]
 801d1e2:	6878      	ldr	r0, [r7, #4]
 801d1e4:	f7ff ff8e 	bl	801d104 <ip_reass_remove_oldest_datagram>
 801d1e8:	4602      	mov	r2, r0
 801d1ea:	683b      	ldr	r3, [r7, #0]
 801d1ec:	4293      	cmp	r3, r2
 801d1ee:	dc03      	bgt.n	801d1f8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d1f0:	2004      	movs	r0, #4
 801d1f2:	f7f7 f8d3 	bl	801439c <memp_malloc>
 801d1f6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d1f8:	68fb      	ldr	r3, [r7, #12]
 801d1fa:	2b00      	cmp	r3, #0
 801d1fc:	d101      	bne.n	801d202 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d1fe:	2300      	movs	r3, #0
 801d200:	e016      	b.n	801d230 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d202:	2220      	movs	r2, #32
 801d204:	2100      	movs	r1, #0
 801d206:	68f8      	ldr	r0, [r7, #12]
 801d208:	f001 f946 	bl	801e498 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d20c:	68fb      	ldr	r3, [r7, #12]
 801d20e:	220f      	movs	r2, #15
 801d210:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d212:	4b09      	ldr	r3, [pc, #36]	@ (801d238 <ip_reass_enqueue_new_datagram+0x70>)
 801d214:	681a      	ldr	r2, [r3, #0]
 801d216:	68fb      	ldr	r3, [r7, #12]
 801d218:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d21a:	4a07      	ldr	r2, [pc, #28]	@ (801d238 <ip_reass_enqueue_new_datagram+0x70>)
 801d21c:	68fb      	ldr	r3, [r7, #12]
 801d21e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d220:	68fb      	ldr	r3, [r7, #12]
 801d222:	3308      	adds	r3, #8
 801d224:	2214      	movs	r2, #20
 801d226:	6879      	ldr	r1, [r7, #4]
 801d228:	4618      	mov	r0, r3
 801d22a:	f001 facc 	bl	801e7c6 <memcpy>
  return ipr;
 801d22e:	68fb      	ldr	r3, [r7, #12]
}
 801d230:	4618      	mov	r0, r3
 801d232:	3710      	adds	r7, #16
 801d234:	46bd      	mov	sp, r7
 801d236:	bd80      	pop	{r7, pc}
 801d238:	20012c60 	.word	0x20012c60

0801d23c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d23c:	b580      	push	{r7, lr}
 801d23e:	b082      	sub	sp, #8
 801d240:	af00      	add	r7, sp, #0
 801d242:	6078      	str	r0, [r7, #4]
 801d244:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d246:	4b10      	ldr	r3, [pc, #64]	@ (801d288 <ip_reass_dequeue_datagram+0x4c>)
 801d248:	681b      	ldr	r3, [r3, #0]
 801d24a:	687a      	ldr	r2, [r7, #4]
 801d24c:	429a      	cmp	r2, r3
 801d24e:	d104      	bne.n	801d25a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d250:	687b      	ldr	r3, [r7, #4]
 801d252:	681b      	ldr	r3, [r3, #0]
 801d254:	4a0c      	ldr	r2, [pc, #48]	@ (801d288 <ip_reass_dequeue_datagram+0x4c>)
 801d256:	6013      	str	r3, [r2, #0]
 801d258:	e00d      	b.n	801d276 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d25a:	683b      	ldr	r3, [r7, #0]
 801d25c:	2b00      	cmp	r3, #0
 801d25e:	d106      	bne.n	801d26e <ip_reass_dequeue_datagram+0x32>
 801d260:	4b0a      	ldr	r3, [pc, #40]	@ (801d28c <ip_reass_dequeue_datagram+0x50>)
 801d262:	f240 1245 	movw	r2, #325	@ 0x145
 801d266:	490a      	ldr	r1, [pc, #40]	@ (801d290 <ip_reass_dequeue_datagram+0x54>)
 801d268:	480a      	ldr	r0, [pc, #40]	@ (801d294 <ip_reass_dequeue_datagram+0x58>)
 801d26a:	f000 ff81 	bl	801e170 <iprintf>
    prev->next = ipr->next;
 801d26e:	687b      	ldr	r3, [r7, #4]
 801d270:	681a      	ldr	r2, [r3, #0]
 801d272:	683b      	ldr	r3, [r7, #0]
 801d274:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d276:	6879      	ldr	r1, [r7, #4]
 801d278:	2004      	movs	r0, #4
 801d27a:	f7f7 f905 	bl	8014488 <memp_free>
}
 801d27e:	bf00      	nop
 801d280:	3708      	adds	r7, #8
 801d282:	46bd      	mov	sp, r7
 801d284:	bd80      	pop	{r7, pc}
 801d286:	bf00      	nop
 801d288:	20012c60 	.word	0x20012c60
 801d28c:	08021ff8 	.word	0x08021ff8
 801d290:	080220c0 	.word	0x080220c0
 801d294:	08022040 	.word	0x08022040

0801d298 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d298:	b580      	push	{r7, lr}
 801d29a:	b08c      	sub	sp, #48	@ 0x30
 801d29c:	af00      	add	r7, sp, #0
 801d29e:	60f8      	str	r0, [r7, #12]
 801d2a0:	60b9      	str	r1, [r7, #8]
 801d2a2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d2a4:	2300      	movs	r3, #0
 801d2a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d2a8:	2301      	movs	r3, #1
 801d2aa:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d2ac:	68bb      	ldr	r3, [r7, #8]
 801d2ae:	685b      	ldr	r3, [r3, #4]
 801d2b0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d2b2:	69fb      	ldr	r3, [r7, #28]
 801d2b4:	885b      	ldrh	r3, [r3, #2]
 801d2b6:	b29b      	uxth	r3, r3
 801d2b8:	4618      	mov	r0, r3
 801d2ba:	f7f6 fb97 	bl	80139ec <lwip_htons>
 801d2be:	4603      	mov	r3, r0
 801d2c0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d2c2:	69fb      	ldr	r3, [r7, #28]
 801d2c4:	781b      	ldrb	r3, [r3, #0]
 801d2c6:	f003 030f 	and.w	r3, r3, #15
 801d2ca:	b2db      	uxtb	r3, r3
 801d2cc:	009b      	lsls	r3, r3, #2
 801d2ce:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d2d0:	7e7b      	ldrb	r3, [r7, #25]
 801d2d2:	b29b      	uxth	r3, r3
 801d2d4:	8b7a      	ldrh	r2, [r7, #26]
 801d2d6:	429a      	cmp	r2, r3
 801d2d8:	d202      	bcs.n	801d2e0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d2da:	f04f 33ff 	mov.w	r3, #4294967295
 801d2de:	e135      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d2e0:	7e7b      	ldrb	r3, [r7, #25]
 801d2e2:	b29b      	uxth	r3, r3
 801d2e4:	8b7a      	ldrh	r2, [r7, #26]
 801d2e6:	1ad3      	subs	r3, r2, r3
 801d2e8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d2ea:	69fb      	ldr	r3, [r7, #28]
 801d2ec:	88db      	ldrh	r3, [r3, #6]
 801d2ee:	b29b      	uxth	r3, r3
 801d2f0:	4618      	mov	r0, r3
 801d2f2:	f7f6 fb7b 	bl	80139ec <lwip_htons>
 801d2f6:	4603      	mov	r3, r0
 801d2f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d2fc:	b29b      	uxth	r3, r3
 801d2fe:	00db      	lsls	r3, r3, #3
 801d300:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d302:	68bb      	ldr	r3, [r7, #8]
 801d304:	685b      	ldr	r3, [r3, #4]
 801d306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801d308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d30a:	2200      	movs	r2, #0
 801d30c:	701a      	strb	r2, [r3, #0]
 801d30e:	2200      	movs	r2, #0
 801d310:	705a      	strb	r2, [r3, #1]
 801d312:	2200      	movs	r2, #0
 801d314:	709a      	strb	r2, [r3, #2]
 801d316:	2200      	movs	r2, #0
 801d318:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d31c:	8afa      	ldrh	r2, [r7, #22]
 801d31e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d320:	8afa      	ldrh	r2, [r7, #22]
 801d322:	8b7b      	ldrh	r3, [r7, #26]
 801d324:	4413      	add	r3, r2
 801d326:	b29a      	uxth	r2, r3
 801d328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d32a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d32e:	88db      	ldrh	r3, [r3, #6]
 801d330:	b29b      	uxth	r3, r3
 801d332:	8afa      	ldrh	r2, [r7, #22]
 801d334:	429a      	cmp	r2, r3
 801d336:	d902      	bls.n	801d33e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d338:	f04f 33ff 	mov.w	r3, #4294967295
 801d33c:	e106      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d33e:	68fb      	ldr	r3, [r7, #12]
 801d340:	685b      	ldr	r3, [r3, #4]
 801d342:	627b      	str	r3, [r7, #36]	@ 0x24
 801d344:	e068      	b.n	801d418 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d348:	685b      	ldr	r3, [r3, #4]
 801d34a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d34c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d34e:	889b      	ldrh	r3, [r3, #4]
 801d350:	b29a      	uxth	r2, r3
 801d352:	693b      	ldr	r3, [r7, #16]
 801d354:	889b      	ldrh	r3, [r3, #4]
 801d356:	b29b      	uxth	r3, r3
 801d358:	429a      	cmp	r2, r3
 801d35a:	d235      	bcs.n	801d3c8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d35e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d360:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d364:	2b00      	cmp	r3, #0
 801d366:	d020      	beq.n	801d3aa <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d36a:	889b      	ldrh	r3, [r3, #4]
 801d36c:	b29a      	uxth	r2, r3
 801d36e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d370:	88db      	ldrh	r3, [r3, #6]
 801d372:	b29b      	uxth	r3, r3
 801d374:	429a      	cmp	r2, r3
 801d376:	d307      	bcc.n	801d388 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d37a:	88db      	ldrh	r3, [r3, #6]
 801d37c:	b29a      	uxth	r2, r3
 801d37e:	693b      	ldr	r3, [r7, #16]
 801d380:	889b      	ldrh	r3, [r3, #4]
 801d382:	b29b      	uxth	r3, r3
 801d384:	429a      	cmp	r2, r3
 801d386:	d902      	bls.n	801d38e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d388:	f04f 33ff 	mov.w	r3, #4294967295
 801d38c:	e0de      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d390:	68ba      	ldr	r2, [r7, #8]
 801d392:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d396:	88db      	ldrh	r3, [r3, #6]
 801d398:	b29a      	uxth	r2, r3
 801d39a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d39c:	889b      	ldrh	r3, [r3, #4]
 801d39e:	b29b      	uxth	r3, r3
 801d3a0:	429a      	cmp	r2, r3
 801d3a2:	d03d      	beq.n	801d420 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d3a4:	2300      	movs	r3, #0
 801d3a6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d3a8:	e03a      	b.n	801d420 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d3aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3ac:	88db      	ldrh	r3, [r3, #6]
 801d3ae:	b29a      	uxth	r2, r3
 801d3b0:	693b      	ldr	r3, [r7, #16]
 801d3b2:	889b      	ldrh	r3, [r3, #4]
 801d3b4:	b29b      	uxth	r3, r3
 801d3b6:	429a      	cmp	r2, r3
 801d3b8:	d902      	bls.n	801d3c0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d3ba:	f04f 33ff 	mov.w	r3, #4294967295
 801d3be:	e0c5      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d3c0:	68fb      	ldr	r3, [r7, #12]
 801d3c2:	68ba      	ldr	r2, [r7, #8]
 801d3c4:	605a      	str	r2, [r3, #4]
      break;
 801d3c6:	e02b      	b.n	801d420 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3ca:	889b      	ldrh	r3, [r3, #4]
 801d3cc:	b29a      	uxth	r2, r3
 801d3ce:	693b      	ldr	r3, [r7, #16]
 801d3d0:	889b      	ldrh	r3, [r3, #4]
 801d3d2:	b29b      	uxth	r3, r3
 801d3d4:	429a      	cmp	r2, r3
 801d3d6:	d102      	bne.n	801d3de <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d3d8:	f04f 33ff 	mov.w	r3, #4294967295
 801d3dc:	e0b6      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801d3de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3e0:	889b      	ldrh	r3, [r3, #4]
 801d3e2:	b29a      	uxth	r2, r3
 801d3e4:	693b      	ldr	r3, [r7, #16]
 801d3e6:	88db      	ldrh	r3, [r3, #6]
 801d3e8:	b29b      	uxth	r3, r3
 801d3ea:	429a      	cmp	r2, r3
 801d3ec:	d202      	bcs.n	801d3f4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d3ee:	f04f 33ff 	mov.w	r3, #4294967295
 801d3f2:	e0ab      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801d3f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d3f6:	2b00      	cmp	r3, #0
 801d3f8:	d009      	beq.n	801d40e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801d3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d3fc:	88db      	ldrh	r3, [r3, #6]
 801d3fe:	b29a      	uxth	r2, r3
 801d400:	693b      	ldr	r3, [r7, #16]
 801d402:	889b      	ldrh	r3, [r3, #4]
 801d404:	b29b      	uxth	r3, r3
 801d406:	429a      	cmp	r2, r3
 801d408:	d001      	beq.n	801d40e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d40a:	2300      	movs	r3, #0
 801d40c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801d40e:	693b      	ldr	r3, [r7, #16]
 801d410:	681b      	ldr	r3, [r3, #0]
 801d412:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801d414:	693b      	ldr	r3, [r7, #16]
 801d416:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801d418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d41a:	2b00      	cmp	r3, #0
 801d41c:	d193      	bne.n	801d346 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801d41e:	e000      	b.n	801d422 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801d420:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801d422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d424:	2b00      	cmp	r3, #0
 801d426:	d12d      	bne.n	801d484 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801d428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d42a:	2b00      	cmp	r3, #0
 801d42c:	d01c      	beq.n	801d468 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801d42e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d430:	88db      	ldrh	r3, [r3, #6]
 801d432:	b29a      	uxth	r2, r3
 801d434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d436:	889b      	ldrh	r3, [r3, #4]
 801d438:	b29b      	uxth	r3, r3
 801d43a:	429a      	cmp	r2, r3
 801d43c:	d906      	bls.n	801d44c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801d43e:	4b45      	ldr	r3, [pc, #276]	@ (801d554 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d440:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801d444:	4944      	ldr	r1, [pc, #272]	@ (801d558 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801d446:	4845      	ldr	r0, [pc, #276]	@ (801d55c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d448:	f000 fe92 	bl	801e170 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801d44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d44e:	68ba      	ldr	r2, [r7, #8]
 801d450:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801d452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d454:	88db      	ldrh	r3, [r3, #6]
 801d456:	b29a      	uxth	r2, r3
 801d458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d45a:	889b      	ldrh	r3, [r3, #4]
 801d45c:	b29b      	uxth	r3, r3
 801d45e:	429a      	cmp	r2, r3
 801d460:	d010      	beq.n	801d484 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801d462:	2300      	movs	r3, #0
 801d464:	623b      	str	r3, [r7, #32]
 801d466:	e00d      	b.n	801d484 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801d468:	68fb      	ldr	r3, [r7, #12]
 801d46a:	685b      	ldr	r3, [r3, #4]
 801d46c:	2b00      	cmp	r3, #0
 801d46e:	d006      	beq.n	801d47e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801d470:	4b38      	ldr	r3, [pc, #224]	@ (801d554 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d472:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801d476:	493a      	ldr	r1, [pc, #232]	@ (801d560 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801d478:	4838      	ldr	r0, [pc, #224]	@ (801d55c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d47a:	f000 fe79 	bl	801e170 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801d47e:	68fb      	ldr	r3, [r7, #12]
 801d480:	68ba      	ldr	r2, [r7, #8]
 801d482:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801d484:	687b      	ldr	r3, [r7, #4]
 801d486:	2b00      	cmp	r3, #0
 801d488:	d105      	bne.n	801d496 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801d48a:	68fb      	ldr	r3, [r7, #12]
 801d48c:	7f9b      	ldrb	r3, [r3, #30]
 801d48e:	f003 0301 	and.w	r3, r3, #1
 801d492:	2b00      	cmp	r3, #0
 801d494:	d059      	beq.n	801d54a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801d496:	6a3b      	ldr	r3, [r7, #32]
 801d498:	2b00      	cmp	r3, #0
 801d49a:	d04f      	beq.n	801d53c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801d49c:	68fb      	ldr	r3, [r7, #12]
 801d49e:	685b      	ldr	r3, [r3, #4]
 801d4a0:	2b00      	cmp	r3, #0
 801d4a2:	d006      	beq.n	801d4b2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801d4a4:	68fb      	ldr	r3, [r7, #12]
 801d4a6:	685b      	ldr	r3, [r3, #4]
 801d4a8:	685b      	ldr	r3, [r3, #4]
 801d4aa:	889b      	ldrh	r3, [r3, #4]
 801d4ac:	b29b      	uxth	r3, r3
 801d4ae:	2b00      	cmp	r3, #0
 801d4b0:	d002      	beq.n	801d4b8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801d4b2:	2300      	movs	r3, #0
 801d4b4:	623b      	str	r3, [r7, #32]
 801d4b6:	e041      	b.n	801d53c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801d4b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801d4bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4be:	681b      	ldr	r3, [r3, #0]
 801d4c0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d4c2:	e012      	b.n	801d4ea <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801d4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4c6:	685b      	ldr	r3, [r3, #4]
 801d4c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801d4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4cc:	88db      	ldrh	r3, [r3, #6]
 801d4ce:	b29a      	uxth	r2, r3
 801d4d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4d2:	889b      	ldrh	r3, [r3, #4]
 801d4d4:	b29b      	uxth	r3, r3
 801d4d6:	429a      	cmp	r2, r3
 801d4d8:	d002      	beq.n	801d4e0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801d4da:	2300      	movs	r3, #0
 801d4dc:	623b      	str	r3, [r7, #32]
            break;
 801d4de:	e007      	b.n	801d4f0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801d4e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4e2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801d4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4e6:	681b      	ldr	r3, [r3, #0]
 801d4e8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4ec:	2b00      	cmp	r3, #0
 801d4ee:	d1e9      	bne.n	801d4c4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801d4f0:	6a3b      	ldr	r3, [r7, #32]
 801d4f2:	2b00      	cmp	r3, #0
 801d4f4:	d022      	beq.n	801d53c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801d4f6:	68fb      	ldr	r3, [r7, #12]
 801d4f8:	685b      	ldr	r3, [r3, #4]
 801d4fa:	2b00      	cmp	r3, #0
 801d4fc:	d106      	bne.n	801d50c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801d4fe:	4b15      	ldr	r3, [pc, #84]	@ (801d554 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d500:	f240 12df 	movw	r2, #479	@ 0x1df
 801d504:	4917      	ldr	r1, [pc, #92]	@ (801d564 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d506:	4815      	ldr	r0, [pc, #84]	@ (801d55c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d508:	f000 fe32 	bl	801e170 <iprintf>
          LWIP_ASSERT("sanity check",
 801d50c:	68fb      	ldr	r3, [r7, #12]
 801d50e:	685b      	ldr	r3, [r3, #4]
 801d510:	685b      	ldr	r3, [r3, #4]
 801d512:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d514:	429a      	cmp	r2, r3
 801d516:	d106      	bne.n	801d526 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801d518:	4b0e      	ldr	r3, [pc, #56]	@ (801d554 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d51a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801d51e:	4911      	ldr	r1, [pc, #68]	@ (801d564 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d520:	480e      	ldr	r0, [pc, #56]	@ (801d55c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d522:	f000 fe25 	bl	801e170 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801d526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d528:	681b      	ldr	r3, [r3, #0]
 801d52a:	2b00      	cmp	r3, #0
 801d52c:	d006      	beq.n	801d53c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801d52e:	4b09      	ldr	r3, [pc, #36]	@ (801d554 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d530:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801d534:	490c      	ldr	r1, [pc, #48]	@ (801d568 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801d536:	4809      	ldr	r0, [pc, #36]	@ (801d55c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d538:	f000 fe1a 	bl	801e170 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801d53c:	6a3b      	ldr	r3, [r7, #32]
 801d53e:	2b00      	cmp	r3, #0
 801d540:	bf14      	ite	ne
 801d542:	2301      	movne	r3, #1
 801d544:	2300      	moveq	r3, #0
 801d546:	b2db      	uxtb	r3, r3
 801d548:	e000      	b.n	801d54c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801d54a:	2300      	movs	r3, #0
}
 801d54c:	4618      	mov	r0, r3
 801d54e:	3730      	adds	r7, #48	@ 0x30
 801d550:	46bd      	mov	sp, r7
 801d552:	bd80      	pop	{r7, pc}
 801d554:	08021ff8 	.word	0x08021ff8
 801d558:	080220dc 	.word	0x080220dc
 801d55c:	08022040 	.word	0x08022040
 801d560:	080220fc 	.word	0x080220fc
 801d564:	08022134 	.word	0x08022134
 801d568:	08022144 	.word	0x08022144

0801d56c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801d56c:	b580      	push	{r7, lr}
 801d56e:	b08e      	sub	sp, #56	@ 0x38
 801d570:	af00      	add	r7, sp, #0
 801d572:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801d574:	687b      	ldr	r3, [r7, #4]
 801d576:	685b      	ldr	r3, [r3, #4]
 801d578:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801d57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d57c:	781b      	ldrb	r3, [r3, #0]
 801d57e:	f003 030f 	and.w	r3, r3, #15
 801d582:	b2db      	uxtb	r3, r3
 801d584:	009b      	lsls	r3, r3, #2
 801d586:	b2db      	uxtb	r3, r3
 801d588:	2b14      	cmp	r3, #20
 801d58a:	f040 8171 	bne.w	801d870 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801d58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d590:	88db      	ldrh	r3, [r3, #6]
 801d592:	b29b      	uxth	r3, r3
 801d594:	4618      	mov	r0, r3
 801d596:	f7f6 fa29 	bl	80139ec <lwip_htons>
 801d59a:	4603      	mov	r3, r0
 801d59c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d5a0:	b29b      	uxth	r3, r3
 801d5a2:	00db      	lsls	r3, r3, #3
 801d5a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5a8:	885b      	ldrh	r3, [r3, #2]
 801d5aa:	b29b      	uxth	r3, r3
 801d5ac:	4618      	mov	r0, r3
 801d5ae:	f7f6 fa1d 	bl	80139ec <lwip_htons>
 801d5b2:	4603      	mov	r3, r0
 801d5b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801d5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5b8:	781b      	ldrb	r3, [r3, #0]
 801d5ba:	f003 030f 	and.w	r3, r3, #15
 801d5be:	b2db      	uxtb	r3, r3
 801d5c0:	009b      	lsls	r3, r3, #2
 801d5c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801d5c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d5ca:	b29b      	uxth	r3, r3
 801d5cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d5ce:	429a      	cmp	r2, r3
 801d5d0:	f0c0 8150 	bcc.w	801d874 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801d5d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d5d8:	b29b      	uxth	r3, r3
 801d5da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d5dc:	1ad3      	subs	r3, r2, r3
 801d5de:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801d5e0:	6878      	ldr	r0, [r7, #4]
 801d5e2:	f7f7 fe83 	bl	80152ec <pbuf_clen>
 801d5e6:	4603      	mov	r3, r0
 801d5e8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801d5ea:	4b8c      	ldr	r3, [pc, #560]	@ (801d81c <ip4_reass+0x2b0>)
 801d5ec:	881b      	ldrh	r3, [r3, #0]
 801d5ee:	461a      	mov	r2, r3
 801d5f0:	8c3b      	ldrh	r3, [r7, #32]
 801d5f2:	4413      	add	r3, r2
 801d5f4:	2b0a      	cmp	r3, #10
 801d5f6:	dd10      	ble.n	801d61a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d5f8:	8c3b      	ldrh	r3, [r7, #32]
 801d5fa:	4619      	mov	r1, r3
 801d5fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d5fe:	f7ff fd81 	bl	801d104 <ip_reass_remove_oldest_datagram>
 801d602:	4603      	mov	r3, r0
 801d604:	2b00      	cmp	r3, #0
 801d606:	f000 8137 	beq.w	801d878 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801d60a:	4b84      	ldr	r3, [pc, #528]	@ (801d81c <ip4_reass+0x2b0>)
 801d60c:	881b      	ldrh	r3, [r3, #0]
 801d60e:	461a      	mov	r2, r3
 801d610:	8c3b      	ldrh	r3, [r7, #32]
 801d612:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d614:	2b0a      	cmp	r3, #10
 801d616:	f300 812f 	bgt.w	801d878 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d61a:	4b81      	ldr	r3, [pc, #516]	@ (801d820 <ip4_reass+0x2b4>)
 801d61c:	681b      	ldr	r3, [r3, #0]
 801d61e:	633b      	str	r3, [r7, #48]	@ 0x30
 801d620:	e015      	b.n	801d64e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801d622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d624:	695a      	ldr	r2, [r3, #20]
 801d626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d628:	68db      	ldr	r3, [r3, #12]
 801d62a:	429a      	cmp	r2, r3
 801d62c:	d10c      	bne.n	801d648 <ip4_reass+0xdc>
 801d62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d630:	699a      	ldr	r2, [r3, #24]
 801d632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d634:	691b      	ldr	r3, [r3, #16]
 801d636:	429a      	cmp	r2, r3
 801d638:	d106      	bne.n	801d648 <ip4_reass+0xdc>
 801d63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d63c:	899a      	ldrh	r2, [r3, #12]
 801d63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d640:	889b      	ldrh	r3, [r3, #4]
 801d642:	b29b      	uxth	r3, r3
 801d644:	429a      	cmp	r2, r3
 801d646:	d006      	beq.n	801d656 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d64a:	681b      	ldr	r3, [r3, #0]
 801d64c:	633b      	str	r3, [r7, #48]	@ 0x30
 801d64e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d650:	2b00      	cmp	r3, #0
 801d652:	d1e6      	bne.n	801d622 <ip4_reass+0xb6>
 801d654:	e000      	b.n	801d658 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801d656:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801d658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d65a:	2b00      	cmp	r3, #0
 801d65c:	d109      	bne.n	801d672 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801d65e:	8c3b      	ldrh	r3, [r7, #32]
 801d660:	4619      	mov	r1, r3
 801d662:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d664:	f7ff fdb0 	bl	801d1c8 <ip_reass_enqueue_new_datagram>
 801d668:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801d66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d66c:	2b00      	cmp	r3, #0
 801d66e:	d11c      	bne.n	801d6aa <ip4_reass+0x13e>
      goto nullreturn;
 801d670:	e105      	b.n	801d87e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d674:	88db      	ldrh	r3, [r3, #6]
 801d676:	b29b      	uxth	r3, r3
 801d678:	4618      	mov	r0, r3
 801d67a:	f7f6 f9b7 	bl	80139ec <lwip_htons>
 801d67e:	4603      	mov	r3, r0
 801d680:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d684:	2b00      	cmp	r3, #0
 801d686:	d110      	bne.n	801d6aa <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801d688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d68a:	89db      	ldrh	r3, [r3, #14]
 801d68c:	4618      	mov	r0, r3
 801d68e:	f7f6 f9ad 	bl	80139ec <lwip_htons>
 801d692:	4603      	mov	r3, r0
 801d694:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d698:	2b00      	cmp	r3, #0
 801d69a:	d006      	beq.n	801d6aa <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801d69c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d69e:	3308      	adds	r3, #8
 801d6a0:	2214      	movs	r2, #20
 801d6a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d6a4:	4618      	mov	r0, r3
 801d6a6:	f001 f88e 	bl	801e7c6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801d6aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6ac:	88db      	ldrh	r3, [r3, #6]
 801d6ae:	b29b      	uxth	r3, r3
 801d6b0:	f003 0320 	and.w	r3, r3, #32
 801d6b4:	2b00      	cmp	r3, #0
 801d6b6:	bf0c      	ite	eq
 801d6b8:	2301      	moveq	r3, #1
 801d6ba:	2300      	movne	r3, #0
 801d6bc:	b2db      	uxtb	r3, r3
 801d6be:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801d6c0:	69fb      	ldr	r3, [r7, #28]
 801d6c2:	2b00      	cmp	r3, #0
 801d6c4:	d00e      	beq.n	801d6e4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801d6c6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d6c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d6ca:	4413      	add	r3, r2
 801d6cc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801d6ce:	8b7a      	ldrh	r2, [r7, #26]
 801d6d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801d6d2:	429a      	cmp	r2, r3
 801d6d4:	f0c0 80a0 	bcc.w	801d818 <ip4_reass+0x2ac>
 801d6d8:	8b7b      	ldrh	r3, [r7, #26]
 801d6da:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801d6de:	4293      	cmp	r3, r2
 801d6e0:	f200 809a 	bhi.w	801d818 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801d6e4:	69fa      	ldr	r2, [r7, #28]
 801d6e6:	6879      	ldr	r1, [r7, #4]
 801d6e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d6ea:	f7ff fdd5 	bl	801d298 <ip_reass_chain_frag_into_datagram_and_validate>
 801d6ee:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801d6f0:	697b      	ldr	r3, [r7, #20]
 801d6f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d6f6:	f000 809b 	beq.w	801d830 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801d6fa:	4b48      	ldr	r3, [pc, #288]	@ (801d81c <ip4_reass+0x2b0>)
 801d6fc:	881a      	ldrh	r2, [r3, #0]
 801d6fe:	8c3b      	ldrh	r3, [r7, #32]
 801d700:	4413      	add	r3, r2
 801d702:	b29a      	uxth	r2, r3
 801d704:	4b45      	ldr	r3, [pc, #276]	@ (801d81c <ip4_reass+0x2b0>)
 801d706:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801d708:	69fb      	ldr	r3, [r7, #28]
 801d70a:	2b00      	cmp	r3, #0
 801d70c:	d00d      	beq.n	801d72a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801d70e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d710:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d712:	4413      	add	r3, r2
 801d714:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801d716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d718:	8a7a      	ldrh	r2, [r7, #18]
 801d71a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801d71c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d71e:	7f9b      	ldrb	r3, [r3, #30]
 801d720:	f043 0301 	orr.w	r3, r3, #1
 801d724:	b2da      	uxtb	r2, r3
 801d726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d728:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801d72a:	697b      	ldr	r3, [r7, #20]
 801d72c:	2b01      	cmp	r3, #1
 801d72e:	d171      	bne.n	801d814 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801d730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d732:	8b9b      	ldrh	r3, [r3, #28]
 801d734:	3314      	adds	r3, #20
 801d736:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801d738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d73a:	685b      	ldr	r3, [r3, #4]
 801d73c:	685b      	ldr	r3, [r3, #4]
 801d73e:	681b      	ldr	r3, [r3, #0]
 801d740:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801d742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d744:	685b      	ldr	r3, [r3, #4]
 801d746:	685b      	ldr	r3, [r3, #4]
 801d748:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801d74a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d74c:	3308      	adds	r3, #8
 801d74e:	2214      	movs	r2, #20
 801d750:	4619      	mov	r1, r3
 801d752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d754:	f001 f837 	bl	801e7c6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801d758:	8a3b      	ldrh	r3, [r7, #16]
 801d75a:	4618      	mov	r0, r3
 801d75c:	f7f6 f946 	bl	80139ec <lwip_htons>
 801d760:	4603      	mov	r3, r0
 801d762:	461a      	mov	r2, r3
 801d764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d766:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801d768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d76a:	2200      	movs	r2, #0
 801d76c:	719a      	strb	r2, [r3, #6]
 801d76e:	2200      	movs	r2, #0
 801d770:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801d772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d774:	2200      	movs	r2, #0
 801d776:	729a      	strb	r2, [r3, #10]
 801d778:	2200      	movs	r2, #0
 801d77a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801d77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d77e:	685b      	ldr	r3, [r3, #4]
 801d780:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801d782:	e00d      	b.n	801d7a0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801d784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d786:	685b      	ldr	r3, [r3, #4]
 801d788:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801d78a:	2114      	movs	r1, #20
 801d78c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801d78e:	f7f7 fc99 	bl	80150c4 <pbuf_remove_header>
      pbuf_cat(p, r);
 801d792:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d794:	6878      	ldr	r0, [r7, #4]
 801d796:	f7f7 fde9 	bl	801536c <pbuf_cat>
      r = iprh->next_pbuf;
 801d79a:	68fb      	ldr	r3, [r7, #12]
 801d79c:	681b      	ldr	r3, [r3, #0]
 801d79e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801d7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d7a2:	2b00      	cmp	r3, #0
 801d7a4:	d1ee      	bne.n	801d784 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d7a6:	4b1e      	ldr	r3, [pc, #120]	@ (801d820 <ip4_reass+0x2b4>)
 801d7a8:	681b      	ldr	r3, [r3, #0]
 801d7aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d7ac:	429a      	cmp	r2, r3
 801d7ae:	d102      	bne.n	801d7b6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d7b0:	2300      	movs	r3, #0
 801d7b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d7b4:	e010      	b.n	801d7d8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d7b6:	4b1a      	ldr	r3, [pc, #104]	@ (801d820 <ip4_reass+0x2b4>)
 801d7b8:	681b      	ldr	r3, [r3, #0]
 801d7ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d7bc:	e007      	b.n	801d7ce <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d7be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d7c0:	681b      	ldr	r3, [r3, #0]
 801d7c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d7c4:	429a      	cmp	r2, r3
 801d7c6:	d006      	beq.n	801d7d6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d7c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d7ca:	681b      	ldr	r3, [r3, #0]
 801d7cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d7d0:	2b00      	cmp	r3, #0
 801d7d2:	d1f4      	bne.n	801d7be <ip4_reass+0x252>
 801d7d4:	e000      	b.n	801d7d8 <ip4_reass+0x26c>
          break;
 801d7d6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d7d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d7da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d7dc:	f7ff fd2e 	bl	801d23c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d7e0:	6878      	ldr	r0, [r7, #4]
 801d7e2:	f7f7 fd83 	bl	80152ec <pbuf_clen>
 801d7e6:	4603      	mov	r3, r0
 801d7e8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d7ea:	4b0c      	ldr	r3, [pc, #48]	@ (801d81c <ip4_reass+0x2b0>)
 801d7ec:	881b      	ldrh	r3, [r3, #0]
 801d7ee:	8c3a      	ldrh	r2, [r7, #32]
 801d7f0:	429a      	cmp	r2, r3
 801d7f2:	d906      	bls.n	801d802 <ip4_reass+0x296>
 801d7f4:	4b0b      	ldr	r3, [pc, #44]	@ (801d824 <ip4_reass+0x2b8>)
 801d7f6:	f240 229b 	movw	r2, #667	@ 0x29b
 801d7fa:	490b      	ldr	r1, [pc, #44]	@ (801d828 <ip4_reass+0x2bc>)
 801d7fc:	480b      	ldr	r0, [pc, #44]	@ (801d82c <ip4_reass+0x2c0>)
 801d7fe:	f000 fcb7 	bl	801e170 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d802:	4b06      	ldr	r3, [pc, #24]	@ (801d81c <ip4_reass+0x2b0>)
 801d804:	881a      	ldrh	r2, [r3, #0]
 801d806:	8c3b      	ldrh	r3, [r7, #32]
 801d808:	1ad3      	subs	r3, r2, r3
 801d80a:	b29a      	uxth	r2, r3
 801d80c:	4b03      	ldr	r3, [pc, #12]	@ (801d81c <ip4_reass+0x2b0>)
 801d80e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d810:	687b      	ldr	r3, [r7, #4]
 801d812:	e038      	b.n	801d886 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d814:	2300      	movs	r3, #0
 801d816:	e036      	b.n	801d886 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801d818:	bf00      	nop
 801d81a:	e00a      	b.n	801d832 <ip4_reass+0x2c6>
 801d81c:	20012c64 	.word	0x20012c64
 801d820:	20012c60 	.word	0x20012c60
 801d824:	08021ff8 	.word	0x08021ff8
 801d828:	08022168 	.word	0x08022168
 801d82c:	08022040 	.word	0x08022040
    goto nullreturn_ipr;
 801d830:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d834:	2b00      	cmp	r3, #0
 801d836:	d106      	bne.n	801d846 <ip4_reass+0x2da>
 801d838:	4b15      	ldr	r3, [pc, #84]	@ (801d890 <ip4_reass+0x324>)
 801d83a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801d83e:	4915      	ldr	r1, [pc, #84]	@ (801d894 <ip4_reass+0x328>)
 801d840:	4815      	ldr	r0, [pc, #84]	@ (801d898 <ip4_reass+0x32c>)
 801d842:	f000 fc95 	bl	801e170 <iprintf>
  if (ipr->p == NULL) {
 801d846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d848:	685b      	ldr	r3, [r3, #4]
 801d84a:	2b00      	cmp	r3, #0
 801d84c:	d116      	bne.n	801d87c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d84e:	4b13      	ldr	r3, [pc, #76]	@ (801d89c <ip4_reass+0x330>)
 801d850:	681b      	ldr	r3, [r3, #0]
 801d852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d854:	429a      	cmp	r2, r3
 801d856:	d006      	beq.n	801d866 <ip4_reass+0x2fa>
 801d858:	4b0d      	ldr	r3, [pc, #52]	@ (801d890 <ip4_reass+0x324>)
 801d85a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801d85e:	4910      	ldr	r1, [pc, #64]	@ (801d8a0 <ip4_reass+0x334>)
 801d860:	480d      	ldr	r0, [pc, #52]	@ (801d898 <ip4_reass+0x32c>)
 801d862:	f000 fc85 	bl	801e170 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d866:	2100      	movs	r1, #0
 801d868:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d86a:	f7ff fce7 	bl	801d23c <ip_reass_dequeue_datagram>
 801d86e:	e006      	b.n	801d87e <ip4_reass+0x312>
    goto nullreturn;
 801d870:	bf00      	nop
 801d872:	e004      	b.n	801d87e <ip4_reass+0x312>
    goto nullreturn;
 801d874:	bf00      	nop
 801d876:	e002      	b.n	801d87e <ip4_reass+0x312>
      goto nullreturn;
 801d878:	bf00      	nop
 801d87a:	e000      	b.n	801d87e <ip4_reass+0x312>
  }

nullreturn:
 801d87c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d87e:	6878      	ldr	r0, [r7, #4]
 801d880:	f7f7 fca6 	bl	80151d0 <pbuf_free>
  return NULL;
 801d884:	2300      	movs	r3, #0
}
 801d886:	4618      	mov	r0, r3
 801d888:	3738      	adds	r7, #56	@ 0x38
 801d88a:	46bd      	mov	sp, r7
 801d88c:	bd80      	pop	{r7, pc}
 801d88e:	bf00      	nop
 801d890:	08021ff8 	.word	0x08021ff8
 801d894:	08022184 	.word	0x08022184
 801d898:	08022040 	.word	0x08022040
 801d89c:	20012c60 	.word	0x20012c60
 801d8a0:	08022190 	.word	0x08022190

0801d8a4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801d8a4:	b580      	push	{r7, lr}
 801d8a6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801d8a8:	2005      	movs	r0, #5
 801d8aa:	f7f6 fd77 	bl	801439c <memp_malloc>
 801d8ae:	4603      	mov	r3, r0
}
 801d8b0:	4618      	mov	r0, r3
 801d8b2:	bd80      	pop	{r7, pc}

0801d8b4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801d8b4:	b580      	push	{r7, lr}
 801d8b6:	b082      	sub	sp, #8
 801d8b8:	af00      	add	r7, sp, #0
 801d8ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801d8bc:	687b      	ldr	r3, [r7, #4]
 801d8be:	2b00      	cmp	r3, #0
 801d8c0:	d106      	bne.n	801d8d0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801d8c2:	4b07      	ldr	r3, [pc, #28]	@ (801d8e0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801d8c4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801d8c8:	4906      	ldr	r1, [pc, #24]	@ (801d8e4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801d8ca:	4807      	ldr	r0, [pc, #28]	@ (801d8e8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801d8cc:	f000 fc50 	bl	801e170 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801d8d0:	6879      	ldr	r1, [r7, #4]
 801d8d2:	2005      	movs	r0, #5
 801d8d4:	f7f6 fdd8 	bl	8014488 <memp_free>
}
 801d8d8:	bf00      	nop
 801d8da:	3708      	adds	r7, #8
 801d8dc:	46bd      	mov	sp, r7
 801d8de:	bd80      	pop	{r7, pc}
 801d8e0:	08021ff8 	.word	0x08021ff8
 801d8e4:	080221b0 	.word	0x080221b0
 801d8e8:	08022040 	.word	0x08022040

0801d8ec <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801d8ec:	b580      	push	{r7, lr}
 801d8ee:	b084      	sub	sp, #16
 801d8f0:	af00      	add	r7, sp, #0
 801d8f2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801d8f4:	687b      	ldr	r3, [r7, #4]
 801d8f6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801d8f8:	68fb      	ldr	r3, [r7, #12]
 801d8fa:	2b00      	cmp	r3, #0
 801d8fc:	d106      	bne.n	801d90c <ipfrag_free_pbuf_custom+0x20>
 801d8fe:	4b11      	ldr	r3, [pc, #68]	@ (801d944 <ipfrag_free_pbuf_custom+0x58>)
 801d900:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801d904:	4910      	ldr	r1, [pc, #64]	@ (801d948 <ipfrag_free_pbuf_custom+0x5c>)
 801d906:	4811      	ldr	r0, [pc, #68]	@ (801d94c <ipfrag_free_pbuf_custom+0x60>)
 801d908:	f000 fc32 	bl	801e170 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801d90c:	68fa      	ldr	r2, [r7, #12]
 801d90e:	687b      	ldr	r3, [r7, #4]
 801d910:	429a      	cmp	r2, r3
 801d912:	d006      	beq.n	801d922 <ipfrag_free_pbuf_custom+0x36>
 801d914:	4b0b      	ldr	r3, [pc, #44]	@ (801d944 <ipfrag_free_pbuf_custom+0x58>)
 801d916:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801d91a:	490d      	ldr	r1, [pc, #52]	@ (801d950 <ipfrag_free_pbuf_custom+0x64>)
 801d91c:	480b      	ldr	r0, [pc, #44]	@ (801d94c <ipfrag_free_pbuf_custom+0x60>)
 801d91e:	f000 fc27 	bl	801e170 <iprintf>
  if (pcr->original != NULL) {
 801d922:	68fb      	ldr	r3, [r7, #12]
 801d924:	695b      	ldr	r3, [r3, #20]
 801d926:	2b00      	cmp	r3, #0
 801d928:	d004      	beq.n	801d934 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801d92a:	68fb      	ldr	r3, [r7, #12]
 801d92c:	695b      	ldr	r3, [r3, #20]
 801d92e:	4618      	mov	r0, r3
 801d930:	f7f7 fc4e 	bl	80151d0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801d934:	68f8      	ldr	r0, [r7, #12]
 801d936:	f7ff ffbd 	bl	801d8b4 <ip_frag_free_pbuf_custom_ref>
}
 801d93a:	bf00      	nop
 801d93c:	3710      	adds	r7, #16
 801d93e:	46bd      	mov	sp, r7
 801d940:	bd80      	pop	{r7, pc}
 801d942:	bf00      	nop
 801d944:	08021ff8 	.word	0x08021ff8
 801d948:	080221bc 	.word	0x080221bc
 801d94c:	08022040 	.word	0x08022040
 801d950:	080221c8 	.word	0x080221c8

0801d954 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801d954:	b580      	push	{r7, lr}
 801d956:	b094      	sub	sp, #80	@ 0x50
 801d958:	af02      	add	r7, sp, #8
 801d95a:	60f8      	str	r0, [r7, #12]
 801d95c:	60b9      	str	r1, [r7, #8]
 801d95e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801d960:	2300      	movs	r3, #0
 801d962:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801d966:	68bb      	ldr	r3, [r7, #8]
 801d968:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d96a:	3b14      	subs	r3, #20
 801d96c:	2b00      	cmp	r3, #0
 801d96e:	da00      	bge.n	801d972 <ip4_frag+0x1e>
 801d970:	3307      	adds	r3, #7
 801d972:	10db      	asrs	r3, r3, #3
 801d974:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801d976:	2314      	movs	r3, #20
 801d978:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801d97a:	68fb      	ldr	r3, [r7, #12]
 801d97c:	685b      	ldr	r3, [r3, #4]
 801d97e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801d980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d982:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801d984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d986:	781b      	ldrb	r3, [r3, #0]
 801d988:	f003 030f 	and.w	r3, r3, #15
 801d98c:	b2db      	uxtb	r3, r3
 801d98e:	009b      	lsls	r3, r3, #2
 801d990:	b2db      	uxtb	r3, r3
 801d992:	2b14      	cmp	r3, #20
 801d994:	d002      	beq.n	801d99c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801d996:	f06f 0305 	mvn.w	r3, #5
 801d99a:	e110      	b.n	801dbbe <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801d99c:	68fb      	ldr	r3, [r7, #12]
 801d99e:	895b      	ldrh	r3, [r3, #10]
 801d9a0:	2b13      	cmp	r3, #19
 801d9a2:	d809      	bhi.n	801d9b8 <ip4_frag+0x64>
 801d9a4:	4b88      	ldr	r3, [pc, #544]	@ (801dbc8 <ip4_frag+0x274>)
 801d9a6:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801d9aa:	4988      	ldr	r1, [pc, #544]	@ (801dbcc <ip4_frag+0x278>)
 801d9ac:	4888      	ldr	r0, [pc, #544]	@ (801dbd0 <ip4_frag+0x27c>)
 801d9ae:	f000 fbdf 	bl	801e170 <iprintf>
 801d9b2:	f06f 0305 	mvn.w	r3, #5
 801d9b6:	e102      	b.n	801dbbe <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801d9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d9ba:	88db      	ldrh	r3, [r3, #6]
 801d9bc:	b29b      	uxth	r3, r3
 801d9be:	4618      	mov	r0, r3
 801d9c0:	f7f6 f814 	bl	80139ec <lwip_htons>
 801d9c4:	4603      	mov	r3, r0
 801d9c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801d9c8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d9ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d9ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801d9d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d9d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801d9d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801d9da:	68fb      	ldr	r3, [r7, #12]
 801d9dc:	891b      	ldrh	r3, [r3, #8]
 801d9de:	3b14      	subs	r3, #20
 801d9e0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801d9e4:	e0e1      	b.n	801dbaa <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801d9e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d9e8:	00db      	lsls	r3, r3, #3
 801d9ea:	b29b      	uxth	r3, r3
 801d9ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d9f0:	4293      	cmp	r3, r2
 801d9f2:	bf28      	it	cs
 801d9f4:	4613      	movcs	r3, r2
 801d9f6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801d9f8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d9fc:	2114      	movs	r1, #20
 801d9fe:	200e      	movs	r0, #14
 801da00:	f7f7 f902 	bl	8014c08 <pbuf_alloc>
 801da04:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801da06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da08:	2b00      	cmp	r3, #0
 801da0a:	f000 80d5 	beq.w	801dbb8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801da0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da10:	895b      	ldrh	r3, [r3, #10]
 801da12:	2b13      	cmp	r3, #19
 801da14:	d806      	bhi.n	801da24 <ip4_frag+0xd0>
 801da16:	4b6c      	ldr	r3, [pc, #432]	@ (801dbc8 <ip4_frag+0x274>)
 801da18:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801da1c:	496d      	ldr	r1, [pc, #436]	@ (801dbd4 <ip4_frag+0x280>)
 801da1e:	486c      	ldr	r0, [pc, #432]	@ (801dbd0 <ip4_frag+0x27c>)
 801da20:	f000 fba6 	bl	801e170 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801da24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da26:	685b      	ldr	r3, [r3, #4]
 801da28:	2214      	movs	r2, #20
 801da2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801da2c:	4618      	mov	r0, r3
 801da2e:	f000 feca 	bl	801e7c6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801da32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801da34:	685b      	ldr	r3, [r3, #4]
 801da36:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801da38:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801da3a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801da3e:	e064      	b.n	801db0a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801da40:	68fb      	ldr	r3, [r7, #12]
 801da42:	895a      	ldrh	r2, [r3, #10]
 801da44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801da46:	1ad3      	subs	r3, r2, r3
 801da48:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801da4a:	68fb      	ldr	r3, [r7, #12]
 801da4c:	895b      	ldrh	r3, [r3, #10]
 801da4e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801da50:	429a      	cmp	r2, r3
 801da52:	d906      	bls.n	801da62 <ip4_frag+0x10e>
 801da54:	4b5c      	ldr	r3, [pc, #368]	@ (801dbc8 <ip4_frag+0x274>)
 801da56:	f240 322d 	movw	r2, #813	@ 0x32d
 801da5a:	495f      	ldr	r1, [pc, #380]	@ (801dbd8 <ip4_frag+0x284>)
 801da5c:	485c      	ldr	r0, [pc, #368]	@ (801dbd0 <ip4_frag+0x27c>)
 801da5e:	f000 fb87 	bl	801e170 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801da62:	8bfa      	ldrh	r2, [r7, #30]
 801da64:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801da68:	4293      	cmp	r3, r2
 801da6a:	bf28      	it	cs
 801da6c:	4613      	movcs	r3, r2
 801da6e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801da72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801da76:	2b00      	cmp	r3, #0
 801da78:	d105      	bne.n	801da86 <ip4_frag+0x132>
        poff = 0;
 801da7a:	2300      	movs	r3, #0
 801da7c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801da7e:	68fb      	ldr	r3, [r7, #12]
 801da80:	681b      	ldr	r3, [r3, #0]
 801da82:	60fb      	str	r3, [r7, #12]
        continue;
 801da84:	e041      	b.n	801db0a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801da86:	f7ff ff0d 	bl	801d8a4 <ip_frag_alloc_pbuf_custom_ref>
 801da8a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801da8c:	69bb      	ldr	r3, [r7, #24]
 801da8e:	2b00      	cmp	r3, #0
 801da90:	d103      	bne.n	801da9a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801da92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801da94:	f7f7 fb9c 	bl	80151d0 <pbuf_free>
        goto memerr;
 801da98:	e08f      	b.n	801dbba <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801da9a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801da9c:	68fb      	ldr	r3, [r7, #12]
 801da9e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801daa0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801daa2:	4413      	add	r3, r2
 801daa4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801daa8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801daac:	9201      	str	r2, [sp, #4]
 801daae:	9300      	str	r3, [sp, #0]
 801dab0:	4603      	mov	r3, r0
 801dab2:	2241      	movs	r2, #65	@ 0x41
 801dab4:	2000      	movs	r0, #0
 801dab6:	f7f7 f9d1 	bl	8014e5c <pbuf_alloced_custom>
 801daba:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801dabc:	697b      	ldr	r3, [r7, #20]
 801dabe:	2b00      	cmp	r3, #0
 801dac0:	d106      	bne.n	801dad0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801dac2:	69b8      	ldr	r0, [r7, #24]
 801dac4:	f7ff fef6 	bl	801d8b4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801dac8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801daca:	f7f7 fb81 	bl	80151d0 <pbuf_free>
        goto memerr;
 801dace:	e074      	b.n	801dbba <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801dad0:	68f8      	ldr	r0, [r7, #12]
 801dad2:	f7f7 fc23 	bl	801531c <pbuf_ref>
      pcr->original = p;
 801dad6:	69bb      	ldr	r3, [r7, #24]
 801dad8:	68fa      	ldr	r2, [r7, #12]
 801dada:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801dadc:	69bb      	ldr	r3, [r7, #24]
 801dade:	4a3f      	ldr	r2, [pc, #252]	@ (801dbdc <ip4_frag+0x288>)
 801dae0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801dae2:	6979      	ldr	r1, [r7, #20]
 801dae4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dae6:	f7f7 fc41 	bl	801536c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801daea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801daee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801daf2:	1ad3      	subs	r3, r2, r3
 801daf4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801daf8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dafc:	2b00      	cmp	r3, #0
 801dafe:	d004      	beq.n	801db0a <ip4_frag+0x1b6>
        poff = 0;
 801db00:	2300      	movs	r3, #0
 801db02:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801db04:	68fb      	ldr	r3, [r7, #12]
 801db06:	681b      	ldr	r3, [r3, #0]
 801db08:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801db0a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801db0e:	2b00      	cmp	r3, #0
 801db10:	d196      	bne.n	801da40 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801db12:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801db14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801db18:	4413      	add	r3, r2
 801db1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801db1c:	68bb      	ldr	r3, [r7, #8]
 801db1e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801db20:	f1a3 0213 	sub.w	r2, r3, #19
 801db24:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801db28:	429a      	cmp	r2, r3
 801db2a:	bfcc      	ite	gt
 801db2c:	2301      	movgt	r3, #1
 801db2e:	2300      	movle	r3, #0
 801db30:	b2db      	uxtb	r3, r3
 801db32:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801db34:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801db38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801db3c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801db3e:	6a3b      	ldr	r3, [r7, #32]
 801db40:	2b00      	cmp	r3, #0
 801db42:	d002      	beq.n	801db4a <ip4_frag+0x1f6>
 801db44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801db46:	2b00      	cmp	r3, #0
 801db48:	d003      	beq.n	801db52 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801db4a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801db4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801db50:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801db52:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801db54:	4618      	mov	r0, r3
 801db56:	f7f5 ff49 	bl	80139ec <lwip_htons>
 801db5a:	4603      	mov	r3, r0
 801db5c:	461a      	mov	r2, r3
 801db5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db60:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801db62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801db64:	3314      	adds	r3, #20
 801db66:	b29b      	uxth	r3, r3
 801db68:	4618      	mov	r0, r3
 801db6a:	f7f5 ff3f 	bl	80139ec <lwip_htons>
 801db6e:	4603      	mov	r3, r0
 801db70:	461a      	mov	r2, r3
 801db72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db74:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801db76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db78:	2200      	movs	r2, #0
 801db7a:	729a      	strb	r2, [r3, #10]
 801db7c:	2200      	movs	r2, #0
 801db7e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801db80:	68bb      	ldr	r3, [r7, #8]
 801db82:	695b      	ldr	r3, [r3, #20]
 801db84:	687a      	ldr	r2, [r7, #4]
 801db86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801db88:	68b8      	ldr	r0, [r7, #8]
 801db8a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801db8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801db8e:	f7f7 fb1f 	bl	80151d0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801db92:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801db96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801db98:	1ad3      	subs	r3, r2, r3
 801db9a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801db9e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801dba2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801dba4:	4413      	add	r3, r2
 801dba6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801dbaa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dbae:	2b00      	cmp	r3, #0
 801dbb0:	f47f af19 	bne.w	801d9e6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801dbb4:	2300      	movs	r3, #0
 801dbb6:	e002      	b.n	801dbbe <ip4_frag+0x26a>
      goto memerr;
 801dbb8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801dbba:	f04f 33ff 	mov.w	r3, #4294967295
}
 801dbbe:	4618      	mov	r0, r3
 801dbc0:	3748      	adds	r7, #72	@ 0x48
 801dbc2:	46bd      	mov	sp, r7
 801dbc4:	bd80      	pop	{r7, pc}
 801dbc6:	bf00      	nop
 801dbc8:	08021ff8 	.word	0x08021ff8
 801dbcc:	080221d4 	.word	0x080221d4
 801dbd0:	08022040 	.word	0x08022040
 801dbd4:	080221f0 	.word	0x080221f0
 801dbd8:	08022210 	.word	0x08022210
 801dbdc:	0801d8ed 	.word	0x0801d8ed

0801dbe0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801dbe0:	b580      	push	{r7, lr}
 801dbe2:	b086      	sub	sp, #24
 801dbe4:	af00      	add	r7, sp, #0
 801dbe6:	6078      	str	r0, [r7, #4]
 801dbe8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801dbea:	230e      	movs	r3, #14
 801dbec:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801dbee:	687b      	ldr	r3, [r7, #4]
 801dbf0:	895b      	ldrh	r3, [r3, #10]
 801dbf2:	2b0e      	cmp	r3, #14
 801dbf4:	d96e      	bls.n	801dcd4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801dbf6:	687b      	ldr	r3, [r7, #4]
 801dbf8:	7bdb      	ldrb	r3, [r3, #15]
 801dbfa:	2b00      	cmp	r3, #0
 801dbfc:	d106      	bne.n	801dc0c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801dbfe:	683b      	ldr	r3, [r7, #0]
 801dc00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801dc04:	3301      	adds	r3, #1
 801dc06:	b2da      	uxtb	r2, r3
 801dc08:	687b      	ldr	r3, [r7, #4]
 801dc0a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801dc0c:	687b      	ldr	r3, [r7, #4]
 801dc0e:	685b      	ldr	r3, [r3, #4]
 801dc10:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801dc12:	693b      	ldr	r3, [r7, #16]
 801dc14:	7b1a      	ldrb	r2, [r3, #12]
 801dc16:	7b5b      	ldrb	r3, [r3, #13]
 801dc18:	021b      	lsls	r3, r3, #8
 801dc1a:	4313      	orrs	r3, r2
 801dc1c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801dc1e:	693b      	ldr	r3, [r7, #16]
 801dc20:	781b      	ldrb	r3, [r3, #0]
 801dc22:	f003 0301 	and.w	r3, r3, #1
 801dc26:	2b00      	cmp	r3, #0
 801dc28:	d023      	beq.n	801dc72 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801dc2a:	693b      	ldr	r3, [r7, #16]
 801dc2c:	781b      	ldrb	r3, [r3, #0]
 801dc2e:	2b01      	cmp	r3, #1
 801dc30:	d10f      	bne.n	801dc52 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dc32:	693b      	ldr	r3, [r7, #16]
 801dc34:	785b      	ldrb	r3, [r3, #1]
 801dc36:	2b00      	cmp	r3, #0
 801dc38:	d11b      	bne.n	801dc72 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801dc3a:	693b      	ldr	r3, [r7, #16]
 801dc3c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dc3e:	2b5e      	cmp	r3, #94	@ 0x5e
 801dc40:	d117      	bne.n	801dc72 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801dc42:	687b      	ldr	r3, [r7, #4]
 801dc44:	7b5b      	ldrb	r3, [r3, #13]
 801dc46:	f043 0310 	orr.w	r3, r3, #16
 801dc4a:	b2da      	uxtb	r2, r3
 801dc4c:	687b      	ldr	r3, [r7, #4]
 801dc4e:	735a      	strb	r2, [r3, #13]
 801dc50:	e00f      	b.n	801dc72 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801dc52:	693b      	ldr	r3, [r7, #16]
 801dc54:	2206      	movs	r2, #6
 801dc56:	4928      	ldr	r1, [pc, #160]	@ (801dcf8 <ethernet_input+0x118>)
 801dc58:	4618      	mov	r0, r3
 801dc5a:	f000 fbf3 	bl	801e444 <memcmp>
 801dc5e:	4603      	mov	r3, r0
 801dc60:	2b00      	cmp	r3, #0
 801dc62:	d106      	bne.n	801dc72 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801dc64:	687b      	ldr	r3, [r7, #4]
 801dc66:	7b5b      	ldrb	r3, [r3, #13]
 801dc68:	f043 0308 	orr.w	r3, r3, #8
 801dc6c:	b2da      	uxtb	r2, r3
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801dc72:	89fb      	ldrh	r3, [r7, #14]
 801dc74:	2b08      	cmp	r3, #8
 801dc76:	d003      	beq.n	801dc80 <ethernet_input+0xa0>
 801dc78:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801dc7c:	d014      	beq.n	801dca8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801dc7e:	e032      	b.n	801dce6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dc80:	683b      	ldr	r3, [r7, #0]
 801dc82:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dc86:	f003 0308 	and.w	r3, r3, #8
 801dc8a:	2b00      	cmp	r3, #0
 801dc8c:	d024      	beq.n	801dcd8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dc8e:	8afb      	ldrh	r3, [r7, #22]
 801dc90:	4619      	mov	r1, r3
 801dc92:	6878      	ldr	r0, [r7, #4]
 801dc94:	f7f7 fa16 	bl	80150c4 <pbuf_remove_header>
 801dc98:	4603      	mov	r3, r0
 801dc9a:	2b00      	cmp	r3, #0
 801dc9c:	d11e      	bne.n	801dcdc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801dc9e:	6839      	ldr	r1, [r7, #0]
 801dca0:	6878      	ldr	r0, [r7, #4]
 801dca2:	f7fe ff21 	bl	801cae8 <ip4_input>
      break;
 801dca6:	e013      	b.n	801dcd0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dca8:	683b      	ldr	r3, [r7, #0]
 801dcaa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dcae:	f003 0308 	and.w	r3, r3, #8
 801dcb2:	2b00      	cmp	r3, #0
 801dcb4:	d014      	beq.n	801dce0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dcb6:	8afb      	ldrh	r3, [r7, #22]
 801dcb8:	4619      	mov	r1, r3
 801dcba:	6878      	ldr	r0, [r7, #4]
 801dcbc:	f7f7 fa02 	bl	80150c4 <pbuf_remove_header>
 801dcc0:	4603      	mov	r3, r0
 801dcc2:	2b00      	cmp	r3, #0
 801dcc4:	d10e      	bne.n	801dce4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801dcc6:	6839      	ldr	r1, [r7, #0]
 801dcc8:	6878      	ldr	r0, [r7, #4]
 801dcca:	f7fe f8c1 	bl	801be50 <etharp_input>
      break;
 801dcce:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801dcd0:	2300      	movs	r3, #0
 801dcd2:	e00c      	b.n	801dcee <ethernet_input+0x10e>
    goto free_and_return;
 801dcd4:	bf00      	nop
 801dcd6:	e006      	b.n	801dce6 <ethernet_input+0x106>
        goto free_and_return;
 801dcd8:	bf00      	nop
 801dcda:	e004      	b.n	801dce6 <ethernet_input+0x106>
        goto free_and_return;
 801dcdc:	bf00      	nop
 801dcde:	e002      	b.n	801dce6 <ethernet_input+0x106>
        goto free_and_return;
 801dce0:	bf00      	nop
 801dce2:	e000      	b.n	801dce6 <ethernet_input+0x106>
        goto free_and_return;
 801dce4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801dce6:	6878      	ldr	r0, [r7, #4]
 801dce8:	f7f7 fa72 	bl	80151d0 <pbuf_free>
  return ERR_OK;
 801dcec:	2300      	movs	r3, #0
}
 801dcee:	4618      	mov	r0, r3
 801dcf0:	3718      	adds	r7, #24
 801dcf2:	46bd      	mov	sp, r7
 801dcf4:	bd80      	pop	{r7, pc}
 801dcf6:	bf00      	nop
 801dcf8:	080229e8 	.word	0x080229e8

0801dcfc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801dcfc:	b580      	push	{r7, lr}
 801dcfe:	b086      	sub	sp, #24
 801dd00:	af00      	add	r7, sp, #0
 801dd02:	60f8      	str	r0, [r7, #12]
 801dd04:	60b9      	str	r1, [r7, #8]
 801dd06:	607a      	str	r2, [r7, #4]
 801dd08:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801dd0a:	8c3b      	ldrh	r3, [r7, #32]
 801dd0c:	4618      	mov	r0, r3
 801dd0e:	f7f5 fe6d 	bl	80139ec <lwip_htons>
 801dd12:	4603      	mov	r3, r0
 801dd14:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801dd16:	210e      	movs	r1, #14
 801dd18:	68b8      	ldr	r0, [r7, #8]
 801dd1a:	f7f7 f9c3 	bl	80150a4 <pbuf_add_header>
 801dd1e:	4603      	mov	r3, r0
 801dd20:	2b00      	cmp	r3, #0
 801dd22:	d125      	bne.n	801dd70 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801dd24:	68bb      	ldr	r3, [r7, #8]
 801dd26:	685b      	ldr	r3, [r3, #4]
 801dd28:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801dd2a:	693b      	ldr	r3, [r7, #16]
 801dd2c:	8afa      	ldrh	r2, [r7, #22]
 801dd2e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801dd30:	693b      	ldr	r3, [r7, #16]
 801dd32:	2206      	movs	r2, #6
 801dd34:	6839      	ldr	r1, [r7, #0]
 801dd36:	4618      	mov	r0, r3
 801dd38:	f000 fd45 	bl	801e7c6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801dd3c:	693b      	ldr	r3, [r7, #16]
 801dd3e:	3306      	adds	r3, #6
 801dd40:	2206      	movs	r2, #6
 801dd42:	6879      	ldr	r1, [r7, #4]
 801dd44:	4618      	mov	r0, r3
 801dd46:	f000 fd3e 	bl	801e7c6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801dd4a:	68fb      	ldr	r3, [r7, #12]
 801dd4c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801dd50:	2b06      	cmp	r3, #6
 801dd52:	d006      	beq.n	801dd62 <ethernet_output+0x66>
 801dd54:	4b0a      	ldr	r3, [pc, #40]	@ (801dd80 <ethernet_output+0x84>)
 801dd56:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801dd5a:	490a      	ldr	r1, [pc, #40]	@ (801dd84 <ethernet_output+0x88>)
 801dd5c:	480a      	ldr	r0, [pc, #40]	@ (801dd88 <ethernet_output+0x8c>)
 801dd5e:	f000 fa07 	bl	801e170 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801dd62:	68fb      	ldr	r3, [r7, #12]
 801dd64:	699b      	ldr	r3, [r3, #24]
 801dd66:	68b9      	ldr	r1, [r7, #8]
 801dd68:	68f8      	ldr	r0, [r7, #12]
 801dd6a:	4798      	blx	r3
 801dd6c:	4603      	mov	r3, r0
 801dd6e:	e002      	b.n	801dd76 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801dd70:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801dd72:	f06f 0301 	mvn.w	r3, #1
}
 801dd76:	4618      	mov	r0, r3
 801dd78:	3718      	adds	r7, #24
 801dd7a:	46bd      	mov	sp, r7
 801dd7c:	bd80      	pop	{r7, pc}
 801dd7e:	bf00      	nop
 801dd80:	08022220 	.word	0x08022220
 801dd84:	08022258 	.word	0x08022258
 801dd88:	0802228c 	.word	0x0802228c

0801dd8c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801dd8c:	b580      	push	{r7, lr}
 801dd8e:	b082      	sub	sp, #8
 801dd90:	af00      	add	r7, sp, #0
 801dd92:	6078      	str	r0, [r7, #4]
 801dd94:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801dd96:	683b      	ldr	r3, [r7, #0]
 801dd98:	2200      	movs	r2, #0
 801dd9a:	2104      	movs	r1, #4
 801dd9c:	4618      	mov	r0, r3
 801dd9e:	f7f1 fc45 	bl	800f62c <osMessageQueueNew>
 801dda2:	4602      	mov	r2, r0
 801dda4:	687b      	ldr	r3, [r7, #4]
 801dda6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801dda8:	687b      	ldr	r3, [r7, #4]
 801ddaa:	681b      	ldr	r3, [r3, #0]
 801ddac:	2b00      	cmp	r3, #0
 801ddae:	d102      	bne.n	801ddb6 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801ddb0:	f04f 33ff 	mov.w	r3, #4294967295
 801ddb4:	e000      	b.n	801ddb8 <sys_mbox_new+0x2c>

  return ERR_OK;
 801ddb6:	2300      	movs	r3, #0
}
 801ddb8:	4618      	mov	r0, r3
 801ddba:	3708      	adds	r7, #8
 801ddbc:	46bd      	mov	sp, r7
 801ddbe:	bd80      	pop	{r7, pc}

0801ddc0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801ddc0:	b580      	push	{r7, lr}
 801ddc2:	b084      	sub	sp, #16
 801ddc4:	af00      	add	r7, sp, #0
 801ddc6:	6078      	str	r0, [r7, #4]
 801ddc8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801ddca:	687b      	ldr	r3, [r7, #4]
 801ddcc:	6818      	ldr	r0, [r3, #0]
 801ddce:	4639      	mov	r1, r7
 801ddd0:	2300      	movs	r3, #0
 801ddd2:	2200      	movs	r2, #0
 801ddd4:	f7f1 fc9e 	bl	800f714 <osMessageQueuePut>
 801ddd8:	4603      	mov	r3, r0
 801ddda:	2b00      	cmp	r3, #0
 801dddc:	d102      	bne.n	801dde4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801ddde:	2300      	movs	r3, #0
 801dde0:	73fb      	strb	r3, [r7, #15]
 801dde2:	e001      	b.n	801dde8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801dde4:	23ff      	movs	r3, #255	@ 0xff
 801dde6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801dde8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ddec:	4618      	mov	r0, r3
 801ddee:	3710      	adds	r7, #16
 801ddf0:	46bd      	mov	sp, r7
 801ddf2:	bd80      	pop	{r7, pc}

0801ddf4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801ddf4:	b580      	push	{r7, lr}
 801ddf6:	b086      	sub	sp, #24
 801ddf8:	af00      	add	r7, sp, #0
 801ddfa:	60f8      	str	r0, [r7, #12]
 801ddfc:	60b9      	str	r1, [r7, #8]
 801ddfe:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801de00:	f7f0 ff4a 	bl	800ec98 <osKernelGetTickCount>
 801de04:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801de06:	687b      	ldr	r3, [r7, #4]
 801de08:	2b00      	cmp	r3, #0
 801de0a:	d013      	beq.n	801de34 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801de0c:	68fb      	ldr	r3, [r7, #12]
 801de0e:	6818      	ldr	r0, [r3, #0]
 801de10:	687b      	ldr	r3, [r7, #4]
 801de12:	2200      	movs	r2, #0
 801de14:	68b9      	ldr	r1, [r7, #8]
 801de16:	f7f1 fcdd 	bl	800f7d4 <osMessageQueueGet>
 801de1a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801de1c:	693b      	ldr	r3, [r7, #16]
 801de1e:	2b00      	cmp	r3, #0
 801de20:	d105      	bne.n	801de2e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801de22:	f7f0 ff39 	bl	800ec98 <osKernelGetTickCount>
 801de26:	4602      	mov	r2, r0
 801de28:	697b      	ldr	r3, [r7, #20]
 801de2a:	1ad3      	subs	r3, r2, r3
 801de2c:	e00f      	b.n	801de4e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801de2e:	f04f 33ff 	mov.w	r3, #4294967295
 801de32:	e00c      	b.n	801de4e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801de34:	68fb      	ldr	r3, [r7, #12]
 801de36:	6818      	ldr	r0, [r3, #0]
 801de38:	f04f 33ff 	mov.w	r3, #4294967295
 801de3c:	2200      	movs	r2, #0
 801de3e:	68b9      	ldr	r1, [r7, #8]
 801de40:	f7f1 fcc8 	bl	800f7d4 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801de44:	f7f0 ff28 	bl	800ec98 <osKernelGetTickCount>
 801de48:	4602      	mov	r2, r0
 801de4a:	697b      	ldr	r3, [r7, #20]
 801de4c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801de4e:	4618      	mov	r0, r3
 801de50:	3718      	adds	r7, #24
 801de52:	46bd      	mov	sp, r7
 801de54:	bd80      	pop	{r7, pc}

0801de56 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801de56:	b480      	push	{r7}
 801de58:	b083      	sub	sp, #12
 801de5a:	af00      	add	r7, sp, #0
 801de5c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801de5e:	687b      	ldr	r3, [r7, #4]
 801de60:	681b      	ldr	r3, [r3, #0]
 801de62:	2b00      	cmp	r3, #0
 801de64:	d101      	bne.n	801de6a <sys_mbox_valid+0x14>
    return 0;
 801de66:	2300      	movs	r3, #0
 801de68:	e000      	b.n	801de6c <sys_mbox_valid+0x16>
  else
    return 1;
 801de6a:	2301      	movs	r3, #1
}
 801de6c:	4618      	mov	r0, r3
 801de6e:	370c      	adds	r7, #12
 801de70:	46bd      	mov	sp, r7
 801de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de76:	4770      	bx	lr

0801de78 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801de78:	b580      	push	{r7, lr}
 801de7a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801de7c:	2000      	movs	r0, #0
 801de7e:	f7f1 f984 	bl	800f18a <osMutexNew>
 801de82:	4603      	mov	r3, r0
 801de84:	4a01      	ldr	r2, [pc, #4]	@ (801de8c <sys_init+0x14>)
 801de86:	6013      	str	r3, [r2, #0]
#endif
}
 801de88:	bf00      	nop
 801de8a:	bd80      	pop	{r7, pc}
 801de8c:	20012c68 	.word	0x20012c68

0801de90 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801de90:	b580      	push	{r7, lr}
 801de92:	b082      	sub	sp, #8
 801de94:	af00      	add	r7, sp, #0
 801de96:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801de98:	2000      	movs	r0, #0
 801de9a:	f7f1 f976 	bl	800f18a <osMutexNew>
 801de9e:	4602      	mov	r2, r0
 801dea0:	687b      	ldr	r3, [r7, #4]
 801dea2:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801dea4:	687b      	ldr	r3, [r7, #4]
 801dea6:	681b      	ldr	r3, [r3, #0]
 801dea8:	2b00      	cmp	r3, #0
 801deaa:	d102      	bne.n	801deb2 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801deac:	f04f 33ff 	mov.w	r3, #4294967295
 801deb0:	e000      	b.n	801deb4 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801deb2:	2300      	movs	r3, #0
}
 801deb4:	4618      	mov	r0, r3
 801deb6:	3708      	adds	r7, #8
 801deb8:	46bd      	mov	sp, r7
 801deba:	bd80      	pop	{r7, pc}

0801debc <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801debc:	b580      	push	{r7, lr}
 801debe:	b082      	sub	sp, #8
 801dec0:	af00      	add	r7, sp, #0
 801dec2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801dec4:	687b      	ldr	r3, [r7, #4]
 801dec6:	681b      	ldr	r3, [r3, #0]
 801dec8:	f04f 31ff 	mov.w	r1, #4294967295
 801decc:	4618      	mov	r0, r3
 801dece:	f7f1 f9e2 	bl	800f296 <osMutexAcquire>
#endif
}
 801ded2:	bf00      	nop
 801ded4:	3708      	adds	r7, #8
 801ded6:	46bd      	mov	sp, r7
 801ded8:	bd80      	pop	{r7, pc}

0801deda <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801deda:	b580      	push	{r7, lr}
 801dedc:	b082      	sub	sp, #8
 801dede:	af00      	add	r7, sp, #0
 801dee0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801dee2:	687b      	ldr	r3, [r7, #4]
 801dee4:	681b      	ldr	r3, [r3, #0]
 801dee6:	4618      	mov	r0, r3
 801dee8:	f7f1 fa20 	bl	800f32c <osMutexRelease>
}
 801deec:	bf00      	nop
 801deee:	3708      	adds	r7, #8
 801def0:	46bd      	mov	sp, r7
 801def2:	bd80      	pop	{r7, pc}

0801def4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801def4:	b580      	push	{r7, lr}
 801def6:	b08e      	sub	sp, #56	@ 0x38
 801def8:	af00      	add	r7, sp, #0
 801defa:	60f8      	str	r0, [r7, #12]
 801defc:	60b9      	str	r1, [r7, #8]
 801defe:	607a      	str	r2, [r7, #4]
 801df00:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801df02:	f107 0314 	add.w	r3, r7, #20
 801df06:	2224      	movs	r2, #36	@ 0x24
 801df08:	2100      	movs	r1, #0
 801df0a:	4618      	mov	r0, r3
 801df0c:	f000 fac4 	bl	801e498 <memset>
 801df10:	68fb      	ldr	r3, [r7, #12]
 801df12:	617b      	str	r3, [r7, #20]
 801df14:	683b      	ldr	r3, [r7, #0]
 801df16:	62bb      	str	r3, [r7, #40]	@ 0x28
 801df18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801df1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801df1c:	f107 0314 	add.w	r3, r7, #20
 801df20:	461a      	mov	r2, r3
 801df22:	6879      	ldr	r1, [r7, #4]
 801df24:	68b8      	ldr	r0, [r7, #8]
 801df26:	f7f0 fecc 	bl	800ecc2 <osThreadNew>
 801df2a:	4603      	mov	r3, r0
#endif
}
 801df2c:	4618      	mov	r0, r3
 801df2e:	3738      	adds	r7, #56	@ 0x38
 801df30:	46bd      	mov	sp, r7
 801df32:	bd80      	pop	{r7, pc}

0801df34 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801df34:	b580      	push	{r7, lr}
 801df36:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801df38:	4b04      	ldr	r3, [pc, #16]	@ (801df4c <sys_arch_protect+0x18>)
 801df3a:	681b      	ldr	r3, [r3, #0]
 801df3c:	f04f 31ff 	mov.w	r1, #4294967295
 801df40:	4618      	mov	r0, r3
 801df42:	f7f1 f9a8 	bl	800f296 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801df46:	2301      	movs	r3, #1
}
 801df48:	4618      	mov	r0, r3
 801df4a:	bd80      	pop	{r7, pc}
 801df4c:	20012c68 	.word	0x20012c68

0801df50 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801df50:	b580      	push	{r7, lr}
 801df52:	b082      	sub	sp, #8
 801df54:	af00      	add	r7, sp, #0
 801df56:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801df58:	4b04      	ldr	r3, [pc, #16]	@ (801df6c <sys_arch_unprotect+0x1c>)
 801df5a:	681b      	ldr	r3, [r3, #0]
 801df5c:	4618      	mov	r0, r3
 801df5e:	f7f1 f9e5 	bl	800f32c <osMutexRelease>
}
 801df62:	bf00      	nop
 801df64:	3708      	adds	r7, #8
 801df66:	46bd      	mov	sp, r7
 801df68:	bd80      	pop	{r7, pc}
 801df6a:	bf00      	nop
 801df6c:	20012c68 	.word	0x20012c68

0801df70 <rand>:
 801df70:	4b16      	ldr	r3, [pc, #88]	@ (801dfcc <rand+0x5c>)
 801df72:	b510      	push	{r4, lr}
 801df74:	681c      	ldr	r4, [r3, #0]
 801df76:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801df78:	b9b3      	cbnz	r3, 801dfa8 <rand+0x38>
 801df7a:	2018      	movs	r0, #24
 801df7c:	f000 fc9a 	bl	801e8b4 <malloc>
 801df80:	4602      	mov	r2, r0
 801df82:	6320      	str	r0, [r4, #48]	@ 0x30
 801df84:	b920      	cbnz	r0, 801df90 <rand+0x20>
 801df86:	4b12      	ldr	r3, [pc, #72]	@ (801dfd0 <rand+0x60>)
 801df88:	4812      	ldr	r0, [pc, #72]	@ (801dfd4 <rand+0x64>)
 801df8a:	2152      	movs	r1, #82	@ 0x52
 801df8c:	f000 fc2a 	bl	801e7e4 <__assert_func>
 801df90:	4911      	ldr	r1, [pc, #68]	@ (801dfd8 <rand+0x68>)
 801df92:	4b12      	ldr	r3, [pc, #72]	@ (801dfdc <rand+0x6c>)
 801df94:	e9c0 1300 	strd	r1, r3, [r0]
 801df98:	4b11      	ldr	r3, [pc, #68]	@ (801dfe0 <rand+0x70>)
 801df9a:	6083      	str	r3, [r0, #8]
 801df9c:	230b      	movs	r3, #11
 801df9e:	8183      	strh	r3, [r0, #12]
 801dfa0:	2100      	movs	r1, #0
 801dfa2:	2001      	movs	r0, #1
 801dfa4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801dfa8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801dfaa:	480e      	ldr	r0, [pc, #56]	@ (801dfe4 <rand+0x74>)
 801dfac:	690b      	ldr	r3, [r1, #16]
 801dfae:	694c      	ldr	r4, [r1, #20]
 801dfb0:	4a0d      	ldr	r2, [pc, #52]	@ (801dfe8 <rand+0x78>)
 801dfb2:	4358      	muls	r0, r3
 801dfb4:	fb02 0004 	mla	r0, r2, r4, r0
 801dfb8:	fba3 3202 	umull	r3, r2, r3, r2
 801dfbc:	3301      	adds	r3, #1
 801dfbe:	eb40 0002 	adc.w	r0, r0, r2
 801dfc2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801dfc6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801dfca:	bd10      	pop	{r4, pc}
 801dfcc:	20000044 	.word	0x20000044
 801dfd0:	080229f6 	.word	0x080229f6
 801dfd4:	08022a0d 	.word	0x08022a0d
 801dfd8:	abcd330e 	.word	0xabcd330e
 801dfdc:	e66d1234 	.word	0xe66d1234
 801dfe0:	0005deec 	.word	0x0005deec
 801dfe4:	5851f42d 	.word	0x5851f42d
 801dfe8:	4c957f2d 	.word	0x4c957f2d

0801dfec <std>:
 801dfec:	2300      	movs	r3, #0
 801dfee:	b510      	push	{r4, lr}
 801dff0:	4604      	mov	r4, r0
 801dff2:	e9c0 3300 	strd	r3, r3, [r0]
 801dff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801dffa:	6083      	str	r3, [r0, #8]
 801dffc:	8181      	strh	r1, [r0, #12]
 801dffe:	6643      	str	r3, [r0, #100]	@ 0x64
 801e000:	81c2      	strh	r2, [r0, #14]
 801e002:	6183      	str	r3, [r0, #24]
 801e004:	4619      	mov	r1, r3
 801e006:	2208      	movs	r2, #8
 801e008:	305c      	adds	r0, #92	@ 0x5c
 801e00a:	f000 fa45 	bl	801e498 <memset>
 801e00e:	4b0d      	ldr	r3, [pc, #52]	@ (801e044 <std+0x58>)
 801e010:	6263      	str	r3, [r4, #36]	@ 0x24
 801e012:	4b0d      	ldr	r3, [pc, #52]	@ (801e048 <std+0x5c>)
 801e014:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e016:	4b0d      	ldr	r3, [pc, #52]	@ (801e04c <std+0x60>)
 801e018:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e01a:	4b0d      	ldr	r3, [pc, #52]	@ (801e050 <std+0x64>)
 801e01c:	6323      	str	r3, [r4, #48]	@ 0x30
 801e01e:	4b0d      	ldr	r3, [pc, #52]	@ (801e054 <std+0x68>)
 801e020:	6224      	str	r4, [r4, #32]
 801e022:	429c      	cmp	r4, r3
 801e024:	d006      	beq.n	801e034 <std+0x48>
 801e026:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e02a:	4294      	cmp	r4, r2
 801e02c:	d002      	beq.n	801e034 <std+0x48>
 801e02e:	33d0      	adds	r3, #208	@ 0xd0
 801e030:	429c      	cmp	r4, r3
 801e032:	d105      	bne.n	801e040 <std+0x54>
 801e034:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e03c:	f000 bbc0 	b.w	801e7c0 <__retarget_lock_init_recursive>
 801e040:	bd10      	pop	{r4, pc}
 801e042:	bf00      	nop
 801e044:	0801e295 	.word	0x0801e295
 801e048:	0801e2b7 	.word	0x0801e2b7
 801e04c:	0801e2ef 	.word	0x0801e2ef
 801e050:	0801e313 	.word	0x0801e313
 801e054:	20012c6c 	.word	0x20012c6c

0801e058 <stdio_exit_handler>:
 801e058:	4a02      	ldr	r2, [pc, #8]	@ (801e064 <stdio_exit_handler+0xc>)
 801e05a:	4903      	ldr	r1, [pc, #12]	@ (801e068 <stdio_exit_handler+0x10>)
 801e05c:	4803      	ldr	r0, [pc, #12]	@ (801e06c <stdio_exit_handler+0x14>)
 801e05e:	f000 b869 	b.w	801e134 <_fwalk_sglue>
 801e062:	bf00      	nop
 801e064:	20000038 	.word	0x20000038
 801e068:	0801f375 	.word	0x0801f375
 801e06c:	20000048 	.word	0x20000048

0801e070 <cleanup_stdio>:
 801e070:	6841      	ldr	r1, [r0, #4]
 801e072:	4b0c      	ldr	r3, [pc, #48]	@ (801e0a4 <cleanup_stdio+0x34>)
 801e074:	4299      	cmp	r1, r3
 801e076:	b510      	push	{r4, lr}
 801e078:	4604      	mov	r4, r0
 801e07a:	d001      	beq.n	801e080 <cleanup_stdio+0x10>
 801e07c:	f001 f97a 	bl	801f374 <_fflush_r>
 801e080:	68a1      	ldr	r1, [r4, #8]
 801e082:	4b09      	ldr	r3, [pc, #36]	@ (801e0a8 <cleanup_stdio+0x38>)
 801e084:	4299      	cmp	r1, r3
 801e086:	d002      	beq.n	801e08e <cleanup_stdio+0x1e>
 801e088:	4620      	mov	r0, r4
 801e08a:	f001 f973 	bl	801f374 <_fflush_r>
 801e08e:	68e1      	ldr	r1, [r4, #12]
 801e090:	4b06      	ldr	r3, [pc, #24]	@ (801e0ac <cleanup_stdio+0x3c>)
 801e092:	4299      	cmp	r1, r3
 801e094:	d004      	beq.n	801e0a0 <cleanup_stdio+0x30>
 801e096:	4620      	mov	r0, r4
 801e098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e09c:	f001 b96a 	b.w	801f374 <_fflush_r>
 801e0a0:	bd10      	pop	{r4, pc}
 801e0a2:	bf00      	nop
 801e0a4:	20012c6c 	.word	0x20012c6c
 801e0a8:	20012cd4 	.word	0x20012cd4
 801e0ac:	20012d3c 	.word	0x20012d3c

0801e0b0 <global_stdio_init.part.0>:
 801e0b0:	b510      	push	{r4, lr}
 801e0b2:	4b0b      	ldr	r3, [pc, #44]	@ (801e0e0 <global_stdio_init.part.0+0x30>)
 801e0b4:	4c0b      	ldr	r4, [pc, #44]	@ (801e0e4 <global_stdio_init.part.0+0x34>)
 801e0b6:	4a0c      	ldr	r2, [pc, #48]	@ (801e0e8 <global_stdio_init.part.0+0x38>)
 801e0b8:	601a      	str	r2, [r3, #0]
 801e0ba:	4620      	mov	r0, r4
 801e0bc:	2200      	movs	r2, #0
 801e0be:	2104      	movs	r1, #4
 801e0c0:	f7ff ff94 	bl	801dfec <std>
 801e0c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e0c8:	2201      	movs	r2, #1
 801e0ca:	2109      	movs	r1, #9
 801e0cc:	f7ff ff8e 	bl	801dfec <std>
 801e0d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e0d4:	2202      	movs	r2, #2
 801e0d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e0da:	2112      	movs	r1, #18
 801e0dc:	f7ff bf86 	b.w	801dfec <std>
 801e0e0:	20012da4 	.word	0x20012da4
 801e0e4:	20012c6c 	.word	0x20012c6c
 801e0e8:	0801e059 	.word	0x0801e059

0801e0ec <__sfp_lock_acquire>:
 801e0ec:	4801      	ldr	r0, [pc, #4]	@ (801e0f4 <__sfp_lock_acquire+0x8>)
 801e0ee:	f000 bb68 	b.w	801e7c2 <__retarget_lock_acquire_recursive>
 801e0f2:	bf00      	nop
 801e0f4:	20012dad 	.word	0x20012dad

0801e0f8 <__sfp_lock_release>:
 801e0f8:	4801      	ldr	r0, [pc, #4]	@ (801e100 <__sfp_lock_release+0x8>)
 801e0fa:	f000 bb63 	b.w	801e7c4 <__retarget_lock_release_recursive>
 801e0fe:	bf00      	nop
 801e100:	20012dad 	.word	0x20012dad

0801e104 <__sinit>:
 801e104:	b510      	push	{r4, lr}
 801e106:	4604      	mov	r4, r0
 801e108:	f7ff fff0 	bl	801e0ec <__sfp_lock_acquire>
 801e10c:	6a23      	ldr	r3, [r4, #32]
 801e10e:	b11b      	cbz	r3, 801e118 <__sinit+0x14>
 801e110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e114:	f7ff bff0 	b.w	801e0f8 <__sfp_lock_release>
 801e118:	4b04      	ldr	r3, [pc, #16]	@ (801e12c <__sinit+0x28>)
 801e11a:	6223      	str	r3, [r4, #32]
 801e11c:	4b04      	ldr	r3, [pc, #16]	@ (801e130 <__sinit+0x2c>)
 801e11e:	681b      	ldr	r3, [r3, #0]
 801e120:	2b00      	cmp	r3, #0
 801e122:	d1f5      	bne.n	801e110 <__sinit+0xc>
 801e124:	f7ff ffc4 	bl	801e0b0 <global_stdio_init.part.0>
 801e128:	e7f2      	b.n	801e110 <__sinit+0xc>
 801e12a:	bf00      	nop
 801e12c:	0801e071 	.word	0x0801e071
 801e130:	20012da4 	.word	0x20012da4

0801e134 <_fwalk_sglue>:
 801e134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e138:	4607      	mov	r7, r0
 801e13a:	4688      	mov	r8, r1
 801e13c:	4614      	mov	r4, r2
 801e13e:	2600      	movs	r6, #0
 801e140:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e144:	f1b9 0901 	subs.w	r9, r9, #1
 801e148:	d505      	bpl.n	801e156 <_fwalk_sglue+0x22>
 801e14a:	6824      	ldr	r4, [r4, #0]
 801e14c:	2c00      	cmp	r4, #0
 801e14e:	d1f7      	bne.n	801e140 <_fwalk_sglue+0xc>
 801e150:	4630      	mov	r0, r6
 801e152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e156:	89ab      	ldrh	r3, [r5, #12]
 801e158:	2b01      	cmp	r3, #1
 801e15a:	d907      	bls.n	801e16c <_fwalk_sglue+0x38>
 801e15c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e160:	3301      	adds	r3, #1
 801e162:	d003      	beq.n	801e16c <_fwalk_sglue+0x38>
 801e164:	4629      	mov	r1, r5
 801e166:	4638      	mov	r0, r7
 801e168:	47c0      	blx	r8
 801e16a:	4306      	orrs	r6, r0
 801e16c:	3568      	adds	r5, #104	@ 0x68
 801e16e:	e7e9      	b.n	801e144 <_fwalk_sglue+0x10>

0801e170 <iprintf>:
 801e170:	b40f      	push	{r0, r1, r2, r3}
 801e172:	b507      	push	{r0, r1, r2, lr}
 801e174:	4906      	ldr	r1, [pc, #24]	@ (801e190 <iprintf+0x20>)
 801e176:	ab04      	add	r3, sp, #16
 801e178:	6808      	ldr	r0, [r1, #0]
 801e17a:	f853 2b04 	ldr.w	r2, [r3], #4
 801e17e:	6881      	ldr	r1, [r0, #8]
 801e180:	9301      	str	r3, [sp, #4]
 801e182:	f000 fdcf 	bl	801ed24 <_vfiprintf_r>
 801e186:	b003      	add	sp, #12
 801e188:	f85d eb04 	ldr.w	lr, [sp], #4
 801e18c:	b004      	add	sp, #16
 801e18e:	4770      	bx	lr
 801e190:	20000044 	.word	0x20000044

0801e194 <_puts_r>:
 801e194:	6a03      	ldr	r3, [r0, #32]
 801e196:	b570      	push	{r4, r5, r6, lr}
 801e198:	6884      	ldr	r4, [r0, #8]
 801e19a:	4605      	mov	r5, r0
 801e19c:	460e      	mov	r6, r1
 801e19e:	b90b      	cbnz	r3, 801e1a4 <_puts_r+0x10>
 801e1a0:	f7ff ffb0 	bl	801e104 <__sinit>
 801e1a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e1a6:	07db      	lsls	r3, r3, #31
 801e1a8:	d405      	bmi.n	801e1b6 <_puts_r+0x22>
 801e1aa:	89a3      	ldrh	r3, [r4, #12]
 801e1ac:	0598      	lsls	r0, r3, #22
 801e1ae:	d402      	bmi.n	801e1b6 <_puts_r+0x22>
 801e1b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e1b2:	f000 fb06 	bl	801e7c2 <__retarget_lock_acquire_recursive>
 801e1b6:	89a3      	ldrh	r3, [r4, #12]
 801e1b8:	0719      	lsls	r1, r3, #28
 801e1ba:	d502      	bpl.n	801e1c2 <_puts_r+0x2e>
 801e1bc:	6923      	ldr	r3, [r4, #16]
 801e1be:	2b00      	cmp	r3, #0
 801e1c0:	d135      	bne.n	801e22e <_puts_r+0x9a>
 801e1c2:	4621      	mov	r1, r4
 801e1c4:	4628      	mov	r0, r5
 801e1c6:	f000 f8e7 	bl	801e398 <__swsetup_r>
 801e1ca:	b380      	cbz	r0, 801e22e <_puts_r+0x9a>
 801e1cc:	f04f 35ff 	mov.w	r5, #4294967295
 801e1d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e1d2:	07da      	lsls	r2, r3, #31
 801e1d4:	d405      	bmi.n	801e1e2 <_puts_r+0x4e>
 801e1d6:	89a3      	ldrh	r3, [r4, #12]
 801e1d8:	059b      	lsls	r3, r3, #22
 801e1da:	d402      	bmi.n	801e1e2 <_puts_r+0x4e>
 801e1dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e1de:	f000 faf1 	bl	801e7c4 <__retarget_lock_release_recursive>
 801e1e2:	4628      	mov	r0, r5
 801e1e4:	bd70      	pop	{r4, r5, r6, pc}
 801e1e6:	2b00      	cmp	r3, #0
 801e1e8:	da04      	bge.n	801e1f4 <_puts_r+0x60>
 801e1ea:	69a2      	ldr	r2, [r4, #24]
 801e1ec:	429a      	cmp	r2, r3
 801e1ee:	dc17      	bgt.n	801e220 <_puts_r+0x8c>
 801e1f0:	290a      	cmp	r1, #10
 801e1f2:	d015      	beq.n	801e220 <_puts_r+0x8c>
 801e1f4:	6823      	ldr	r3, [r4, #0]
 801e1f6:	1c5a      	adds	r2, r3, #1
 801e1f8:	6022      	str	r2, [r4, #0]
 801e1fa:	7019      	strb	r1, [r3, #0]
 801e1fc:	68a3      	ldr	r3, [r4, #8]
 801e1fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801e202:	3b01      	subs	r3, #1
 801e204:	60a3      	str	r3, [r4, #8]
 801e206:	2900      	cmp	r1, #0
 801e208:	d1ed      	bne.n	801e1e6 <_puts_r+0x52>
 801e20a:	2b00      	cmp	r3, #0
 801e20c:	da11      	bge.n	801e232 <_puts_r+0x9e>
 801e20e:	4622      	mov	r2, r4
 801e210:	210a      	movs	r1, #10
 801e212:	4628      	mov	r0, r5
 801e214:	f000 f881 	bl	801e31a <__swbuf_r>
 801e218:	3001      	adds	r0, #1
 801e21a:	d0d7      	beq.n	801e1cc <_puts_r+0x38>
 801e21c:	250a      	movs	r5, #10
 801e21e:	e7d7      	b.n	801e1d0 <_puts_r+0x3c>
 801e220:	4622      	mov	r2, r4
 801e222:	4628      	mov	r0, r5
 801e224:	f000 f879 	bl	801e31a <__swbuf_r>
 801e228:	3001      	adds	r0, #1
 801e22a:	d1e7      	bne.n	801e1fc <_puts_r+0x68>
 801e22c:	e7ce      	b.n	801e1cc <_puts_r+0x38>
 801e22e:	3e01      	subs	r6, #1
 801e230:	e7e4      	b.n	801e1fc <_puts_r+0x68>
 801e232:	6823      	ldr	r3, [r4, #0]
 801e234:	1c5a      	adds	r2, r3, #1
 801e236:	6022      	str	r2, [r4, #0]
 801e238:	220a      	movs	r2, #10
 801e23a:	701a      	strb	r2, [r3, #0]
 801e23c:	e7ee      	b.n	801e21c <_puts_r+0x88>
	...

0801e240 <puts>:
 801e240:	4b02      	ldr	r3, [pc, #8]	@ (801e24c <puts+0xc>)
 801e242:	4601      	mov	r1, r0
 801e244:	6818      	ldr	r0, [r3, #0]
 801e246:	f7ff bfa5 	b.w	801e194 <_puts_r>
 801e24a:	bf00      	nop
 801e24c:	20000044 	.word	0x20000044

0801e250 <siprintf>:
 801e250:	b40e      	push	{r1, r2, r3}
 801e252:	b510      	push	{r4, lr}
 801e254:	b09d      	sub	sp, #116	@ 0x74
 801e256:	ab1f      	add	r3, sp, #124	@ 0x7c
 801e258:	9002      	str	r0, [sp, #8]
 801e25a:	9006      	str	r0, [sp, #24]
 801e25c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e260:	480a      	ldr	r0, [pc, #40]	@ (801e28c <siprintf+0x3c>)
 801e262:	9107      	str	r1, [sp, #28]
 801e264:	9104      	str	r1, [sp, #16]
 801e266:	490a      	ldr	r1, [pc, #40]	@ (801e290 <siprintf+0x40>)
 801e268:	f853 2b04 	ldr.w	r2, [r3], #4
 801e26c:	9105      	str	r1, [sp, #20]
 801e26e:	2400      	movs	r4, #0
 801e270:	a902      	add	r1, sp, #8
 801e272:	6800      	ldr	r0, [r0, #0]
 801e274:	9301      	str	r3, [sp, #4]
 801e276:	941b      	str	r4, [sp, #108]	@ 0x6c
 801e278:	f000 fc2e 	bl	801ead8 <_svfiprintf_r>
 801e27c:	9b02      	ldr	r3, [sp, #8]
 801e27e:	701c      	strb	r4, [r3, #0]
 801e280:	b01d      	add	sp, #116	@ 0x74
 801e282:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e286:	b003      	add	sp, #12
 801e288:	4770      	bx	lr
 801e28a:	bf00      	nop
 801e28c:	20000044 	.word	0x20000044
 801e290:	ffff0208 	.word	0xffff0208

0801e294 <__sread>:
 801e294:	b510      	push	{r4, lr}
 801e296:	460c      	mov	r4, r1
 801e298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e29c:	f000 fa48 	bl	801e730 <_read_r>
 801e2a0:	2800      	cmp	r0, #0
 801e2a2:	bfab      	itete	ge
 801e2a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e2a6:	89a3      	ldrhlt	r3, [r4, #12]
 801e2a8:	181b      	addge	r3, r3, r0
 801e2aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e2ae:	bfac      	ite	ge
 801e2b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e2b2:	81a3      	strhlt	r3, [r4, #12]
 801e2b4:	bd10      	pop	{r4, pc}

0801e2b6 <__swrite>:
 801e2b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e2ba:	461f      	mov	r7, r3
 801e2bc:	898b      	ldrh	r3, [r1, #12]
 801e2be:	05db      	lsls	r3, r3, #23
 801e2c0:	4605      	mov	r5, r0
 801e2c2:	460c      	mov	r4, r1
 801e2c4:	4616      	mov	r6, r2
 801e2c6:	d505      	bpl.n	801e2d4 <__swrite+0x1e>
 801e2c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e2cc:	2302      	movs	r3, #2
 801e2ce:	2200      	movs	r2, #0
 801e2d0:	f000 fa1c 	bl	801e70c <_lseek_r>
 801e2d4:	89a3      	ldrh	r3, [r4, #12]
 801e2d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e2da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e2de:	81a3      	strh	r3, [r4, #12]
 801e2e0:	4632      	mov	r2, r6
 801e2e2:	463b      	mov	r3, r7
 801e2e4:	4628      	mov	r0, r5
 801e2e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e2ea:	f000 ba33 	b.w	801e754 <_write_r>

0801e2ee <__sseek>:
 801e2ee:	b510      	push	{r4, lr}
 801e2f0:	460c      	mov	r4, r1
 801e2f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e2f6:	f000 fa09 	bl	801e70c <_lseek_r>
 801e2fa:	1c43      	adds	r3, r0, #1
 801e2fc:	89a3      	ldrh	r3, [r4, #12]
 801e2fe:	bf15      	itete	ne
 801e300:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e302:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e306:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e30a:	81a3      	strheq	r3, [r4, #12]
 801e30c:	bf18      	it	ne
 801e30e:	81a3      	strhne	r3, [r4, #12]
 801e310:	bd10      	pop	{r4, pc}

0801e312 <__sclose>:
 801e312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e316:	f000 b98b 	b.w	801e630 <_close_r>

0801e31a <__swbuf_r>:
 801e31a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e31c:	460e      	mov	r6, r1
 801e31e:	4614      	mov	r4, r2
 801e320:	4605      	mov	r5, r0
 801e322:	b118      	cbz	r0, 801e32c <__swbuf_r+0x12>
 801e324:	6a03      	ldr	r3, [r0, #32]
 801e326:	b90b      	cbnz	r3, 801e32c <__swbuf_r+0x12>
 801e328:	f7ff feec 	bl	801e104 <__sinit>
 801e32c:	69a3      	ldr	r3, [r4, #24]
 801e32e:	60a3      	str	r3, [r4, #8]
 801e330:	89a3      	ldrh	r3, [r4, #12]
 801e332:	071a      	lsls	r2, r3, #28
 801e334:	d501      	bpl.n	801e33a <__swbuf_r+0x20>
 801e336:	6923      	ldr	r3, [r4, #16]
 801e338:	b943      	cbnz	r3, 801e34c <__swbuf_r+0x32>
 801e33a:	4621      	mov	r1, r4
 801e33c:	4628      	mov	r0, r5
 801e33e:	f000 f82b 	bl	801e398 <__swsetup_r>
 801e342:	b118      	cbz	r0, 801e34c <__swbuf_r+0x32>
 801e344:	f04f 37ff 	mov.w	r7, #4294967295
 801e348:	4638      	mov	r0, r7
 801e34a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e34c:	6823      	ldr	r3, [r4, #0]
 801e34e:	6922      	ldr	r2, [r4, #16]
 801e350:	1a98      	subs	r0, r3, r2
 801e352:	6963      	ldr	r3, [r4, #20]
 801e354:	b2f6      	uxtb	r6, r6
 801e356:	4283      	cmp	r3, r0
 801e358:	4637      	mov	r7, r6
 801e35a:	dc05      	bgt.n	801e368 <__swbuf_r+0x4e>
 801e35c:	4621      	mov	r1, r4
 801e35e:	4628      	mov	r0, r5
 801e360:	f001 f808 	bl	801f374 <_fflush_r>
 801e364:	2800      	cmp	r0, #0
 801e366:	d1ed      	bne.n	801e344 <__swbuf_r+0x2a>
 801e368:	68a3      	ldr	r3, [r4, #8]
 801e36a:	3b01      	subs	r3, #1
 801e36c:	60a3      	str	r3, [r4, #8]
 801e36e:	6823      	ldr	r3, [r4, #0]
 801e370:	1c5a      	adds	r2, r3, #1
 801e372:	6022      	str	r2, [r4, #0]
 801e374:	701e      	strb	r6, [r3, #0]
 801e376:	6962      	ldr	r2, [r4, #20]
 801e378:	1c43      	adds	r3, r0, #1
 801e37a:	429a      	cmp	r2, r3
 801e37c:	d004      	beq.n	801e388 <__swbuf_r+0x6e>
 801e37e:	89a3      	ldrh	r3, [r4, #12]
 801e380:	07db      	lsls	r3, r3, #31
 801e382:	d5e1      	bpl.n	801e348 <__swbuf_r+0x2e>
 801e384:	2e0a      	cmp	r6, #10
 801e386:	d1df      	bne.n	801e348 <__swbuf_r+0x2e>
 801e388:	4621      	mov	r1, r4
 801e38a:	4628      	mov	r0, r5
 801e38c:	f000 fff2 	bl	801f374 <_fflush_r>
 801e390:	2800      	cmp	r0, #0
 801e392:	d0d9      	beq.n	801e348 <__swbuf_r+0x2e>
 801e394:	e7d6      	b.n	801e344 <__swbuf_r+0x2a>
	...

0801e398 <__swsetup_r>:
 801e398:	b538      	push	{r3, r4, r5, lr}
 801e39a:	4b29      	ldr	r3, [pc, #164]	@ (801e440 <__swsetup_r+0xa8>)
 801e39c:	4605      	mov	r5, r0
 801e39e:	6818      	ldr	r0, [r3, #0]
 801e3a0:	460c      	mov	r4, r1
 801e3a2:	b118      	cbz	r0, 801e3ac <__swsetup_r+0x14>
 801e3a4:	6a03      	ldr	r3, [r0, #32]
 801e3a6:	b90b      	cbnz	r3, 801e3ac <__swsetup_r+0x14>
 801e3a8:	f7ff feac 	bl	801e104 <__sinit>
 801e3ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e3b0:	0719      	lsls	r1, r3, #28
 801e3b2:	d422      	bmi.n	801e3fa <__swsetup_r+0x62>
 801e3b4:	06da      	lsls	r2, r3, #27
 801e3b6:	d407      	bmi.n	801e3c8 <__swsetup_r+0x30>
 801e3b8:	2209      	movs	r2, #9
 801e3ba:	602a      	str	r2, [r5, #0]
 801e3bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e3c0:	81a3      	strh	r3, [r4, #12]
 801e3c2:	f04f 30ff 	mov.w	r0, #4294967295
 801e3c6:	e033      	b.n	801e430 <__swsetup_r+0x98>
 801e3c8:	0758      	lsls	r0, r3, #29
 801e3ca:	d512      	bpl.n	801e3f2 <__swsetup_r+0x5a>
 801e3cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e3ce:	b141      	cbz	r1, 801e3e2 <__swsetup_r+0x4a>
 801e3d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e3d4:	4299      	cmp	r1, r3
 801e3d6:	d002      	beq.n	801e3de <__swsetup_r+0x46>
 801e3d8:	4628      	mov	r0, r5
 801e3da:	f000 fa21 	bl	801e820 <_free_r>
 801e3de:	2300      	movs	r3, #0
 801e3e0:	6363      	str	r3, [r4, #52]	@ 0x34
 801e3e2:	89a3      	ldrh	r3, [r4, #12]
 801e3e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e3e8:	81a3      	strh	r3, [r4, #12]
 801e3ea:	2300      	movs	r3, #0
 801e3ec:	6063      	str	r3, [r4, #4]
 801e3ee:	6923      	ldr	r3, [r4, #16]
 801e3f0:	6023      	str	r3, [r4, #0]
 801e3f2:	89a3      	ldrh	r3, [r4, #12]
 801e3f4:	f043 0308 	orr.w	r3, r3, #8
 801e3f8:	81a3      	strh	r3, [r4, #12]
 801e3fa:	6923      	ldr	r3, [r4, #16]
 801e3fc:	b94b      	cbnz	r3, 801e412 <__swsetup_r+0x7a>
 801e3fe:	89a3      	ldrh	r3, [r4, #12]
 801e400:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e408:	d003      	beq.n	801e412 <__swsetup_r+0x7a>
 801e40a:	4621      	mov	r1, r4
 801e40c:	4628      	mov	r0, r5
 801e40e:	f001 f811 	bl	801f434 <__smakebuf_r>
 801e412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e416:	f013 0201 	ands.w	r2, r3, #1
 801e41a:	d00a      	beq.n	801e432 <__swsetup_r+0x9a>
 801e41c:	2200      	movs	r2, #0
 801e41e:	60a2      	str	r2, [r4, #8]
 801e420:	6962      	ldr	r2, [r4, #20]
 801e422:	4252      	negs	r2, r2
 801e424:	61a2      	str	r2, [r4, #24]
 801e426:	6922      	ldr	r2, [r4, #16]
 801e428:	b942      	cbnz	r2, 801e43c <__swsetup_r+0xa4>
 801e42a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e42e:	d1c5      	bne.n	801e3bc <__swsetup_r+0x24>
 801e430:	bd38      	pop	{r3, r4, r5, pc}
 801e432:	0799      	lsls	r1, r3, #30
 801e434:	bf58      	it	pl
 801e436:	6962      	ldrpl	r2, [r4, #20]
 801e438:	60a2      	str	r2, [r4, #8]
 801e43a:	e7f4      	b.n	801e426 <__swsetup_r+0x8e>
 801e43c:	2000      	movs	r0, #0
 801e43e:	e7f7      	b.n	801e430 <__swsetup_r+0x98>
 801e440:	20000044 	.word	0x20000044

0801e444 <memcmp>:
 801e444:	b510      	push	{r4, lr}
 801e446:	3901      	subs	r1, #1
 801e448:	4402      	add	r2, r0
 801e44a:	4290      	cmp	r0, r2
 801e44c:	d101      	bne.n	801e452 <memcmp+0xe>
 801e44e:	2000      	movs	r0, #0
 801e450:	e005      	b.n	801e45e <memcmp+0x1a>
 801e452:	7803      	ldrb	r3, [r0, #0]
 801e454:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e458:	42a3      	cmp	r3, r4
 801e45a:	d001      	beq.n	801e460 <memcmp+0x1c>
 801e45c:	1b18      	subs	r0, r3, r4
 801e45e:	bd10      	pop	{r4, pc}
 801e460:	3001      	adds	r0, #1
 801e462:	e7f2      	b.n	801e44a <memcmp+0x6>

0801e464 <memmove>:
 801e464:	4288      	cmp	r0, r1
 801e466:	b510      	push	{r4, lr}
 801e468:	eb01 0402 	add.w	r4, r1, r2
 801e46c:	d902      	bls.n	801e474 <memmove+0x10>
 801e46e:	4284      	cmp	r4, r0
 801e470:	4623      	mov	r3, r4
 801e472:	d807      	bhi.n	801e484 <memmove+0x20>
 801e474:	1e43      	subs	r3, r0, #1
 801e476:	42a1      	cmp	r1, r4
 801e478:	d008      	beq.n	801e48c <memmove+0x28>
 801e47a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e47e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e482:	e7f8      	b.n	801e476 <memmove+0x12>
 801e484:	4402      	add	r2, r0
 801e486:	4601      	mov	r1, r0
 801e488:	428a      	cmp	r2, r1
 801e48a:	d100      	bne.n	801e48e <memmove+0x2a>
 801e48c:	bd10      	pop	{r4, pc}
 801e48e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e492:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e496:	e7f7      	b.n	801e488 <memmove+0x24>

0801e498 <memset>:
 801e498:	4402      	add	r2, r0
 801e49a:	4603      	mov	r3, r0
 801e49c:	4293      	cmp	r3, r2
 801e49e:	d100      	bne.n	801e4a2 <memset+0xa>
 801e4a0:	4770      	bx	lr
 801e4a2:	f803 1b01 	strb.w	r1, [r3], #1
 801e4a6:	e7f9      	b.n	801e49c <memset+0x4>

0801e4a8 <gmtime>:
 801e4a8:	b538      	push	{r3, r4, r5, lr}
 801e4aa:	4b0b      	ldr	r3, [pc, #44]	@ (801e4d8 <gmtime+0x30>)
 801e4ac:	681d      	ldr	r5, [r3, #0]
 801e4ae:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801e4b0:	4604      	mov	r4, r0
 801e4b2:	b953      	cbnz	r3, 801e4ca <gmtime+0x22>
 801e4b4:	2024      	movs	r0, #36	@ 0x24
 801e4b6:	f000 f9fd 	bl	801e8b4 <malloc>
 801e4ba:	4602      	mov	r2, r0
 801e4bc:	6368      	str	r0, [r5, #52]	@ 0x34
 801e4be:	b920      	cbnz	r0, 801e4ca <gmtime+0x22>
 801e4c0:	4b06      	ldr	r3, [pc, #24]	@ (801e4dc <gmtime+0x34>)
 801e4c2:	4807      	ldr	r0, [pc, #28]	@ (801e4e0 <gmtime+0x38>)
 801e4c4:	213d      	movs	r1, #61	@ 0x3d
 801e4c6:	f000 f98d 	bl	801e7e4 <__assert_func>
 801e4ca:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801e4cc:	4620      	mov	r0, r4
 801e4ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e4d2:	f000 b807 	b.w	801e4e4 <gmtime_r>
 801e4d6:	bf00      	nop
 801e4d8:	20000044 	.word	0x20000044
 801e4dc:	080229f6 	.word	0x080229f6
 801e4e0:	08022a65 	.word	0x08022a65

0801e4e4 <gmtime_r>:
 801e4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e4e8:	4a4d      	ldr	r2, [pc, #308]	@ (801e620 <gmtime_r+0x13c>)
 801e4ea:	460c      	mov	r4, r1
 801e4ec:	2300      	movs	r3, #0
 801e4ee:	e9d0 0100 	ldrd	r0, r1, [r0]
 801e4f2:	f7e1 febd 	bl	8000270 <__aeabi_ldivmod>
 801e4f6:	2a00      	cmp	r2, #0
 801e4f8:	bfbc      	itt	lt
 801e4fa:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801e4fe:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801e502:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801e506:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801e50a:	fbb2 f3f1 	udiv	r3, r2, r1
 801e50e:	fb01 2213 	mls	r2, r1, r3, r2
 801e512:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801e516:	bfac      	ite	ge
 801e518:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801e51c:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801e520:	60a3      	str	r3, [r4, #8]
 801e522:	fbb2 f3f1 	udiv	r3, r2, r1
 801e526:	fb01 2213 	mls	r2, r1, r3, r2
 801e52a:	6063      	str	r3, [r4, #4]
 801e52c:	6022      	str	r2, [r4, #0]
 801e52e:	1cc3      	adds	r3, r0, #3
 801e530:	2207      	movs	r2, #7
 801e532:	fb93 f2f2 	sdiv	r2, r3, r2
 801e536:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801e53a:	1a9b      	subs	r3, r3, r2
 801e53c:	4939      	ldr	r1, [pc, #228]	@ (801e624 <gmtime_r+0x140>)
 801e53e:	d555      	bpl.n	801e5ec <gmtime_r+0x108>
 801e540:	3307      	adds	r3, #7
 801e542:	61a3      	str	r3, [r4, #24]
 801e544:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801e548:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801e54c:	fb93 f1f1 	sdiv	r1, r3, r1
 801e550:	4b35      	ldr	r3, [pc, #212]	@ (801e628 <gmtime_r+0x144>)
 801e552:	fb03 0001 	mla	r0, r3, r1, r0
 801e556:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801e55a:	fbb0 f3f3 	udiv	r3, r0, r3
 801e55e:	4403      	add	r3, r0
 801e560:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801e564:	fbb0 f2fc 	udiv	r2, r0, ip
 801e568:	1a9b      	subs	r3, r3, r2
 801e56a:	f240 176d 	movw	r7, #365	@ 0x16d
 801e56e:	4a2f      	ldr	r2, [pc, #188]	@ (801e62c <gmtime_r+0x148>)
 801e570:	fbb0 f2f2 	udiv	r2, r0, r2
 801e574:	2664      	movs	r6, #100	@ 0x64
 801e576:	1a9b      	subs	r3, r3, r2
 801e578:	fbb3 f2f7 	udiv	r2, r3, r7
 801e57c:	fbb3 f3fc 	udiv	r3, r3, ip
 801e580:	fbb2 f5f6 	udiv	r5, r2, r6
 801e584:	1aeb      	subs	r3, r5, r3
 801e586:	4403      	add	r3, r0
 801e588:	fb07 3312 	mls	r3, r7, r2, r3
 801e58c:	2099      	movs	r0, #153	@ 0x99
 801e58e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801e592:	3702      	adds	r7, #2
 801e594:	f103 0e01 	add.w	lr, r3, #1
 801e598:	fbb7 fcf0 	udiv	ip, r7, r0
 801e59c:	fb00 f00c 	mul.w	r0, r0, ip
 801e5a0:	3002      	adds	r0, #2
 801e5a2:	f04f 0805 	mov.w	r8, #5
 801e5a6:	fbb0 f0f8 	udiv	r0, r0, r8
 801e5aa:	ebae 0000 	sub.w	r0, lr, r0
 801e5ae:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801e5b2:	4577      	cmp	r7, lr
 801e5b4:	bf8c      	ite	hi
 801e5b6:	f06f 0709 	mvnhi.w	r7, #9
 801e5ba:	2702      	movls	r7, #2
 801e5bc:	4467      	add	r7, ip
 801e5be:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801e5c2:	fb0c 2101 	mla	r1, ip, r1, r2
 801e5c6:	2f01      	cmp	r7, #1
 801e5c8:	bf98      	it	ls
 801e5ca:	3101      	addls	r1, #1
 801e5cc:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801e5d0:	d312      	bcc.n	801e5f8 <gmtime_r+0x114>
 801e5d2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801e5d6:	61e3      	str	r3, [r4, #28]
 801e5d8:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801e5dc:	2300      	movs	r3, #0
 801e5de:	60e0      	str	r0, [r4, #12]
 801e5e0:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801e5e4:	6223      	str	r3, [r4, #32]
 801e5e6:	4620      	mov	r0, r4
 801e5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e5ec:	2800      	cmp	r0, #0
 801e5ee:	61a3      	str	r3, [r4, #24]
 801e5f0:	dba8      	blt.n	801e544 <gmtime_r+0x60>
 801e5f2:	fb90 f1f1 	sdiv	r1, r0, r1
 801e5f6:	e7ab      	b.n	801e550 <gmtime_r+0x6c>
 801e5f8:	f012 0f03 	tst.w	r2, #3
 801e5fc:	d102      	bne.n	801e604 <gmtime_r+0x120>
 801e5fe:	fb06 2515 	mls	r5, r6, r5, r2
 801e602:	b95d      	cbnz	r5, 801e61c <gmtime_r+0x138>
 801e604:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801e608:	fbb2 f6f5 	udiv	r6, r2, r5
 801e60c:	fb05 2216 	mls	r2, r5, r6, r2
 801e610:	fab2 f282 	clz	r2, r2
 801e614:	0952      	lsrs	r2, r2, #5
 801e616:	333b      	adds	r3, #59	@ 0x3b
 801e618:	4413      	add	r3, r2
 801e61a:	e7dc      	b.n	801e5d6 <gmtime_r+0xf2>
 801e61c:	2201      	movs	r2, #1
 801e61e:	e7fa      	b.n	801e616 <gmtime_r+0x132>
 801e620:	00015180 	.word	0x00015180
 801e624:	00023ab1 	.word	0x00023ab1
 801e628:	fffdc54f 	.word	0xfffdc54f
 801e62c:	00023ab0 	.word	0x00023ab0

0801e630 <_close_r>:
 801e630:	b538      	push	{r3, r4, r5, lr}
 801e632:	4d06      	ldr	r5, [pc, #24]	@ (801e64c <_close_r+0x1c>)
 801e634:	2300      	movs	r3, #0
 801e636:	4604      	mov	r4, r0
 801e638:	4608      	mov	r0, r1
 801e63a:	602b      	str	r3, [r5, #0]
 801e63c:	f7e4 fc2c 	bl	8002e98 <_close>
 801e640:	1c43      	adds	r3, r0, #1
 801e642:	d102      	bne.n	801e64a <_close_r+0x1a>
 801e644:	682b      	ldr	r3, [r5, #0]
 801e646:	b103      	cbz	r3, 801e64a <_close_r+0x1a>
 801e648:	6023      	str	r3, [r4, #0]
 801e64a:	bd38      	pop	{r3, r4, r5, pc}
 801e64c:	20012da8 	.word	0x20012da8

0801e650 <_reclaim_reent>:
 801e650:	4b2d      	ldr	r3, [pc, #180]	@ (801e708 <_reclaim_reent+0xb8>)
 801e652:	681b      	ldr	r3, [r3, #0]
 801e654:	4283      	cmp	r3, r0
 801e656:	b570      	push	{r4, r5, r6, lr}
 801e658:	4604      	mov	r4, r0
 801e65a:	d053      	beq.n	801e704 <_reclaim_reent+0xb4>
 801e65c:	69c3      	ldr	r3, [r0, #28]
 801e65e:	b31b      	cbz	r3, 801e6a8 <_reclaim_reent+0x58>
 801e660:	68db      	ldr	r3, [r3, #12]
 801e662:	b163      	cbz	r3, 801e67e <_reclaim_reent+0x2e>
 801e664:	2500      	movs	r5, #0
 801e666:	69e3      	ldr	r3, [r4, #28]
 801e668:	68db      	ldr	r3, [r3, #12]
 801e66a:	5959      	ldr	r1, [r3, r5]
 801e66c:	b9b1      	cbnz	r1, 801e69c <_reclaim_reent+0x4c>
 801e66e:	3504      	adds	r5, #4
 801e670:	2d80      	cmp	r5, #128	@ 0x80
 801e672:	d1f8      	bne.n	801e666 <_reclaim_reent+0x16>
 801e674:	69e3      	ldr	r3, [r4, #28]
 801e676:	4620      	mov	r0, r4
 801e678:	68d9      	ldr	r1, [r3, #12]
 801e67a:	f000 f8d1 	bl	801e820 <_free_r>
 801e67e:	69e3      	ldr	r3, [r4, #28]
 801e680:	6819      	ldr	r1, [r3, #0]
 801e682:	b111      	cbz	r1, 801e68a <_reclaim_reent+0x3a>
 801e684:	4620      	mov	r0, r4
 801e686:	f000 f8cb 	bl	801e820 <_free_r>
 801e68a:	69e3      	ldr	r3, [r4, #28]
 801e68c:	689d      	ldr	r5, [r3, #8]
 801e68e:	b15d      	cbz	r5, 801e6a8 <_reclaim_reent+0x58>
 801e690:	4629      	mov	r1, r5
 801e692:	4620      	mov	r0, r4
 801e694:	682d      	ldr	r5, [r5, #0]
 801e696:	f000 f8c3 	bl	801e820 <_free_r>
 801e69a:	e7f8      	b.n	801e68e <_reclaim_reent+0x3e>
 801e69c:	680e      	ldr	r6, [r1, #0]
 801e69e:	4620      	mov	r0, r4
 801e6a0:	f000 f8be 	bl	801e820 <_free_r>
 801e6a4:	4631      	mov	r1, r6
 801e6a6:	e7e1      	b.n	801e66c <_reclaim_reent+0x1c>
 801e6a8:	6961      	ldr	r1, [r4, #20]
 801e6aa:	b111      	cbz	r1, 801e6b2 <_reclaim_reent+0x62>
 801e6ac:	4620      	mov	r0, r4
 801e6ae:	f000 f8b7 	bl	801e820 <_free_r>
 801e6b2:	69e1      	ldr	r1, [r4, #28]
 801e6b4:	b111      	cbz	r1, 801e6bc <_reclaim_reent+0x6c>
 801e6b6:	4620      	mov	r0, r4
 801e6b8:	f000 f8b2 	bl	801e820 <_free_r>
 801e6bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e6be:	b111      	cbz	r1, 801e6c6 <_reclaim_reent+0x76>
 801e6c0:	4620      	mov	r0, r4
 801e6c2:	f000 f8ad 	bl	801e820 <_free_r>
 801e6c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e6c8:	b111      	cbz	r1, 801e6d0 <_reclaim_reent+0x80>
 801e6ca:	4620      	mov	r0, r4
 801e6cc:	f000 f8a8 	bl	801e820 <_free_r>
 801e6d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e6d2:	b111      	cbz	r1, 801e6da <_reclaim_reent+0x8a>
 801e6d4:	4620      	mov	r0, r4
 801e6d6:	f000 f8a3 	bl	801e820 <_free_r>
 801e6da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e6dc:	b111      	cbz	r1, 801e6e4 <_reclaim_reent+0x94>
 801e6de:	4620      	mov	r0, r4
 801e6e0:	f000 f89e 	bl	801e820 <_free_r>
 801e6e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e6e6:	b111      	cbz	r1, 801e6ee <_reclaim_reent+0x9e>
 801e6e8:	4620      	mov	r0, r4
 801e6ea:	f000 f899 	bl	801e820 <_free_r>
 801e6ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e6f0:	b111      	cbz	r1, 801e6f8 <_reclaim_reent+0xa8>
 801e6f2:	4620      	mov	r0, r4
 801e6f4:	f000 f894 	bl	801e820 <_free_r>
 801e6f8:	6a23      	ldr	r3, [r4, #32]
 801e6fa:	b11b      	cbz	r3, 801e704 <_reclaim_reent+0xb4>
 801e6fc:	4620      	mov	r0, r4
 801e6fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e702:	4718      	bx	r3
 801e704:	bd70      	pop	{r4, r5, r6, pc}
 801e706:	bf00      	nop
 801e708:	20000044 	.word	0x20000044

0801e70c <_lseek_r>:
 801e70c:	b538      	push	{r3, r4, r5, lr}
 801e70e:	4d07      	ldr	r5, [pc, #28]	@ (801e72c <_lseek_r+0x20>)
 801e710:	4604      	mov	r4, r0
 801e712:	4608      	mov	r0, r1
 801e714:	4611      	mov	r1, r2
 801e716:	2200      	movs	r2, #0
 801e718:	602a      	str	r2, [r5, #0]
 801e71a:	461a      	mov	r2, r3
 801e71c:	f7e4 fbe3 	bl	8002ee6 <_lseek>
 801e720:	1c43      	adds	r3, r0, #1
 801e722:	d102      	bne.n	801e72a <_lseek_r+0x1e>
 801e724:	682b      	ldr	r3, [r5, #0]
 801e726:	b103      	cbz	r3, 801e72a <_lseek_r+0x1e>
 801e728:	6023      	str	r3, [r4, #0]
 801e72a:	bd38      	pop	{r3, r4, r5, pc}
 801e72c:	20012da8 	.word	0x20012da8

0801e730 <_read_r>:
 801e730:	b538      	push	{r3, r4, r5, lr}
 801e732:	4d07      	ldr	r5, [pc, #28]	@ (801e750 <_read_r+0x20>)
 801e734:	4604      	mov	r4, r0
 801e736:	4608      	mov	r0, r1
 801e738:	4611      	mov	r1, r2
 801e73a:	2200      	movs	r2, #0
 801e73c:	602a      	str	r2, [r5, #0]
 801e73e:	461a      	mov	r2, r3
 801e740:	f7e4 fb8d 	bl	8002e5e <_read>
 801e744:	1c43      	adds	r3, r0, #1
 801e746:	d102      	bne.n	801e74e <_read_r+0x1e>
 801e748:	682b      	ldr	r3, [r5, #0]
 801e74a:	b103      	cbz	r3, 801e74e <_read_r+0x1e>
 801e74c:	6023      	str	r3, [r4, #0]
 801e74e:	bd38      	pop	{r3, r4, r5, pc}
 801e750:	20012da8 	.word	0x20012da8

0801e754 <_write_r>:
 801e754:	b538      	push	{r3, r4, r5, lr}
 801e756:	4d07      	ldr	r5, [pc, #28]	@ (801e774 <_write_r+0x20>)
 801e758:	4604      	mov	r4, r0
 801e75a:	4608      	mov	r0, r1
 801e75c:	4611      	mov	r1, r2
 801e75e:	2200      	movs	r2, #0
 801e760:	602a      	str	r2, [r5, #0]
 801e762:	461a      	mov	r2, r3
 801e764:	f7e3 ff2a 	bl	80025bc <_write>
 801e768:	1c43      	adds	r3, r0, #1
 801e76a:	d102      	bne.n	801e772 <_write_r+0x1e>
 801e76c:	682b      	ldr	r3, [r5, #0]
 801e76e:	b103      	cbz	r3, 801e772 <_write_r+0x1e>
 801e770:	6023      	str	r3, [r4, #0]
 801e772:	bd38      	pop	{r3, r4, r5, pc}
 801e774:	20012da8 	.word	0x20012da8

0801e778 <__libc_init_array>:
 801e778:	b570      	push	{r4, r5, r6, lr}
 801e77a:	4d0d      	ldr	r5, [pc, #52]	@ (801e7b0 <__libc_init_array+0x38>)
 801e77c:	4c0d      	ldr	r4, [pc, #52]	@ (801e7b4 <__libc_init_array+0x3c>)
 801e77e:	1b64      	subs	r4, r4, r5
 801e780:	10a4      	asrs	r4, r4, #2
 801e782:	2600      	movs	r6, #0
 801e784:	42a6      	cmp	r6, r4
 801e786:	d109      	bne.n	801e79c <__libc_init_array+0x24>
 801e788:	4d0b      	ldr	r5, [pc, #44]	@ (801e7b8 <__libc_init_array+0x40>)
 801e78a:	4c0c      	ldr	r4, [pc, #48]	@ (801e7bc <__libc_init_array+0x44>)
 801e78c:	f000 ff42 	bl	801f614 <_init>
 801e790:	1b64      	subs	r4, r4, r5
 801e792:	10a4      	asrs	r4, r4, #2
 801e794:	2600      	movs	r6, #0
 801e796:	42a6      	cmp	r6, r4
 801e798:	d105      	bne.n	801e7a6 <__libc_init_array+0x2e>
 801e79a:	bd70      	pop	{r4, r5, r6, pc}
 801e79c:	f855 3b04 	ldr.w	r3, [r5], #4
 801e7a0:	4798      	blx	r3
 801e7a2:	3601      	adds	r6, #1
 801e7a4:	e7ee      	b.n	801e784 <__libc_init_array+0xc>
 801e7a6:	f855 3b04 	ldr.w	r3, [r5], #4
 801e7aa:	4798      	blx	r3
 801e7ac:	3601      	adds	r6, #1
 801e7ae:	e7f2      	b.n	801e796 <__libc_init_array+0x1e>
 801e7b0:	08022b34 	.word	0x08022b34
 801e7b4:	08022b34 	.word	0x08022b34
 801e7b8:	08022b34 	.word	0x08022b34
 801e7bc:	08022b38 	.word	0x08022b38

0801e7c0 <__retarget_lock_init_recursive>:
 801e7c0:	4770      	bx	lr

0801e7c2 <__retarget_lock_acquire_recursive>:
 801e7c2:	4770      	bx	lr

0801e7c4 <__retarget_lock_release_recursive>:
 801e7c4:	4770      	bx	lr

0801e7c6 <memcpy>:
 801e7c6:	440a      	add	r2, r1
 801e7c8:	4291      	cmp	r1, r2
 801e7ca:	f100 33ff 	add.w	r3, r0, #4294967295
 801e7ce:	d100      	bne.n	801e7d2 <memcpy+0xc>
 801e7d0:	4770      	bx	lr
 801e7d2:	b510      	push	{r4, lr}
 801e7d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e7d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e7dc:	4291      	cmp	r1, r2
 801e7de:	d1f9      	bne.n	801e7d4 <memcpy+0xe>
 801e7e0:	bd10      	pop	{r4, pc}
	...

0801e7e4 <__assert_func>:
 801e7e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e7e6:	4614      	mov	r4, r2
 801e7e8:	461a      	mov	r2, r3
 801e7ea:	4b09      	ldr	r3, [pc, #36]	@ (801e810 <__assert_func+0x2c>)
 801e7ec:	681b      	ldr	r3, [r3, #0]
 801e7ee:	4605      	mov	r5, r0
 801e7f0:	68d8      	ldr	r0, [r3, #12]
 801e7f2:	b14c      	cbz	r4, 801e808 <__assert_func+0x24>
 801e7f4:	4b07      	ldr	r3, [pc, #28]	@ (801e814 <__assert_func+0x30>)
 801e7f6:	9100      	str	r1, [sp, #0]
 801e7f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e7fc:	4906      	ldr	r1, [pc, #24]	@ (801e818 <__assert_func+0x34>)
 801e7fe:	462b      	mov	r3, r5
 801e800:	f000 fde0 	bl	801f3c4 <fiprintf>
 801e804:	f000 fe84 	bl	801f510 <abort>
 801e808:	4b04      	ldr	r3, [pc, #16]	@ (801e81c <__assert_func+0x38>)
 801e80a:	461c      	mov	r4, r3
 801e80c:	e7f3      	b.n	801e7f6 <__assert_func+0x12>
 801e80e:	bf00      	nop
 801e810:	20000044 	.word	0x20000044
 801e814:	08022abd 	.word	0x08022abd
 801e818:	08022aca 	.word	0x08022aca
 801e81c:	08022af8 	.word	0x08022af8

0801e820 <_free_r>:
 801e820:	b538      	push	{r3, r4, r5, lr}
 801e822:	4605      	mov	r5, r0
 801e824:	2900      	cmp	r1, #0
 801e826:	d041      	beq.n	801e8ac <_free_r+0x8c>
 801e828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e82c:	1f0c      	subs	r4, r1, #4
 801e82e:	2b00      	cmp	r3, #0
 801e830:	bfb8      	it	lt
 801e832:	18e4      	addlt	r4, r4, r3
 801e834:	f000 f8e8 	bl	801ea08 <__malloc_lock>
 801e838:	4a1d      	ldr	r2, [pc, #116]	@ (801e8b0 <_free_r+0x90>)
 801e83a:	6813      	ldr	r3, [r2, #0]
 801e83c:	b933      	cbnz	r3, 801e84c <_free_r+0x2c>
 801e83e:	6063      	str	r3, [r4, #4]
 801e840:	6014      	str	r4, [r2, #0]
 801e842:	4628      	mov	r0, r5
 801e844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e848:	f000 b8e4 	b.w	801ea14 <__malloc_unlock>
 801e84c:	42a3      	cmp	r3, r4
 801e84e:	d908      	bls.n	801e862 <_free_r+0x42>
 801e850:	6820      	ldr	r0, [r4, #0]
 801e852:	1821      	adds	r1, r4, r0
 801e854:	428b      	cmp	r3, r1
 801e856:	bf01      	itttt	eq
 801e858:	6819      	ldreq	r1, [r3, #0]
 801e85a:	685b      	ldreq	r3, [r3, #4]
 801e85c:	1809      	addeq	r1, r1, r0
 801e85e:	6021      	streq	r1, [r4, #0]
 801e860:	e7ed      	b.n	801e83e <_free_r+0x1e>
 801e862:	461a      	mov	r2, r3
 801e864:	685b      	ldr	r3, [r3, #4]
 801e866:	b10b      	cbz	r3, 801e86c <_free_r+0x4c>
 801e868:	42a3      	cmp	r3, r4
 801e86a:	d9fa      	bls.n	801e862 <_free_r+0x42>
 801e86c:	6811      	ldr	r1, [r2, #0]
 801e86e:	1850      	adds	r0, r2, r1
 801e870:	42a0      	cmp	r0, r4
 801e872:	d10b      	bne.n	801e88c <_free_r+0x6c>
 801e874:	6820      	ldr	r0, [r4, #0]
 801e876:	4401      	add	r1, r0
 801e878:	1850      	adds	r0, r2, r1
 801e87a:	4283      	cmp	r3, r0
 801e87c:	6011      	str	r1, [r2, #0]
 801e87e:	d1e0      	bne.n	801e842 <_free_r+0x22>
 801e880:	6818      	ldr	r0, [r3, #0]
 801e882:	685b      	ldr	r3, [r3, #4]
 801e884:	6053      	str	r3, [r2, #4]
 801e886:	4408      	add	r0, r1
 801e888:	6010      	str	r0, [r2, #0]
 801e88a:	e7da      	b.n	801e842 <_free_r+0x22>
 801e88c:	d902      	bls.n	801e894 <_free_r+0x74>
 801e88e:	230c      	movs	r3, #12
 801e890:	602b      	str	r3, [r5, #0]
 801e892:	e7d6      	b.n	801e842 <_free_r+0x22>
 801e894:	6820      	ldr	r0, [r4, #0]
 801e896:	1821      	adds	r1, r4, r0
 801e898:	428b      	cmp	r3, r1
 801e89a:	bf04      	itt	eq
 801e89c:	6819      	ldreq	r1, [r3, #0]
 801e89e:	685b      	ldreq	r3, [r3, #4]
 801e8a0:	6063      	str	r3, [r4, #4]
 801e8a2:	bf04      	itt	eq
 801e8a4:	1809      	addeq	r1, r1, r0
 801e8a6:	6021      	streq	r1, [r4, #0]
 801e8a8:	6054      	str	r4, [r2, #4]
 801e8aa:	e7ca      	b.n	801e842 <_free_r+0x22>
 801e8ac:	bd38      	pop	{r3, r4, r5, pc}
 801e8ae:	bf00      	nop
 801e8b0:	20012db4 	.word	0x20012db4

0801e8b4 <malloc>:
 801e8b4:	4b02      	ldr	r3, [pc, #8]	@ (801e8c0 <malloc+0xc>)
 801e8b6:	4601      	mov	r1, r0
 801e8b8:	6818      	ldr	r0, [r3, #0]
 801e8ba:	f000 b825 	b.w	801e908 <_malloc_r>
 801e8be:	bf00      	nop
 801e8c0:	20000044 	.word	0x20000044

0801e8c4 <sbrk_aligned>:
 801e8c4:	b570      	push	{r4, r5, r6, lr}
 801e8c6:	4e0f      	ldr	r6, [pc, #60]	@ (801e904 <sbrk_aligned+0x40>)
 801e8c8:	460c      	mov	r4, r1
 801e8ca:	6831      	ldr	r1, [r6, #0]
 801e8cc:	4605      	mov	r5, r0
 801e8ce:	b911      	cbnz	r1, 801e8d6 <sbrk_aligned+0x12>
 801e8d0:	f000 fe0e 	bl	801f4f0 <_sbrk_r>
 801e8d4:	6030      	str	r0, [r6, #0]
 801e8d6:	4621      	mov	r1, r4
 801e8d8:	4628      	mov	r0, r5
 801e8da:	f000 fe09 	bl	801f4f0 <_sbrk_r>
 801e8de:	1c43      	adds	r3, r0, #1
 801e8e0:	d103      	bne.n	801e8ea <sbrk_aligned+0x26>
 801e8e2:	f04f 34ff 	mov.w	r4, #4294967295
 801e8e6:	4620      	mov	r0, r4
 801e8e8:	bd70      	pop	{r4, r5, r6, pc}
 801e8ea:	1cc4      	adds	r4, r0, #3
 801e8ec:	f024 0403 	bic.w	r4, r4, #3
 801e8f0:	42a0      	cmp	r0, r4
 801e8f2:	d0f8      	beq.n	801e8e6 <sbrk_aligned+0x22>
 801e8f4:	1a21      	subs	r1, r4, r0
 801e8f6:	4628      	mov	r0, r5
 801e8f8:	f000 fdfa 	bl	801f4f0 <_sbrk_r>
 801e8fc:	3001      	adds	r0, #1
 801e8fe:	d1f2      	bne.n	801e8e6 <sbrk_aligned+0x22>
 801e900:	e7ef      	b.n	801e8e2 <sbrk_aligned+0x1e>
 801e902:	bf00      	nop
 801e904:	20012db0 	.word	0x20012db0

0801e908 <_malloc_r>:
 801e908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e90c:	1ccd      	adds	r5, r1, #3
 801e90e:	f025 0503 	bic.w	r5, r5, #3
 801e912:	3508      	adds	r5, #8
 801e914:	2d0c      	cmp	r5, #12
 801e916:	bf38      	it	cc
 801e918:	250c      	movcc	r5, #12
 801e91a:	2d00      	cmp	r5, #0
 801e91c:	4606      	mov	r6, r0
 801e91e:	db01      	blt.n	801e924 <_malloc_r+0x1c>
 801e920:	42a9      	cmp	r1, r5
 801e922:	d904      	bls.n	801e92e <_malloc_r+0x26>
 801e924:	230c      	movs	r3, #12
 801e926:	6033      	str	r3, [r6, #0]
 801e928:	2000      	movs	r0, #0
 801e92a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e92e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ea04 <_malloc_r+0xfc>
 801e932:	f000 f869 	bl	801ea08 <__malloc_lock>
 801e936:	f8d8 3000 	ldr.w	r3, [r8]
 801e93a:	461c      	mov	r4, r3
 801e93c:	bb44      	cbnz	r4, 801e990 <_malloc_r+0x88>
 801e93e:	4629      	mov	r1, r5
 801e940:	4630      	mov	r0, r6
 801e942:	f7ff ffbf 	bl	801e8c4 <sbrk_aligned>
 801e946:	1c43      	adds	r3, r0, #1
 801e948:	4604      	mov	r4, r0
 801e94a:	d158      	bne.n	801e9fe <_malloc_r+0xf6>
 801e94c:	f8d8 4000 	ldr.w	r4, [r8]
 801e950:	4627      	mov	r7, r4
 801e952:	2f00      	cmp	r7, #0
 801e954:	d143      	bne.n	801e9de <_malloc_r+0xd6>
 801e956:	2c00      	cmp	r4, #0
 801e958:	d04b      	beq.n	801e9f2 <_malloc_r+0xea>
 801e95a:	6823      	ldr	r3, [r4, #0]
 801e95c:	4639      	mov	r1, r7
 801e95e:	4630      	mov	r0, r6
 801e960:	eb04 0903 	add.w	r9, r4, r3
 801e964:	f000 fdc4 	bl	801f4f0 <_sbrk_r>
 801e968:	4581      	cmp	r9, r0
 801e96a:	d142      	bne.n	801e9f2 <_malloc_r+0xea>
 801e96c:	6821      	ldr	r1, [r4, #0]
 801e96e:	1a6d      	subs	r5, r5, r1
 801e970:	4629      	mov	r1, r5
 801e972:	4630      	mov	r0, r6
 801e974:	f7ff ffa6 	bl	801e8c4 <sbrk_aligned>
 801e978:	3001      	adds	r0, #1
 801e97a:	d03a      	beq.n	801e9f2 <_malloc_r+0xea>
 801e97c:	6823      	ldr	r3, [r4, #0]
 801e97e:	442b      	add	r3, r5
 801e980:	6023      	str	r3, [r4, #0]
 801e982:	f8d8 3000 	ldr.w	r3, [r8]
 801e986:	685a      	ldr	r2, [r3, #4]
 801e988:	bb62      	cbnz	r2, 801e9e4 <_malloc_r+0xdc>
 801e98a:	f8c8 7000 	str.w	r7, [r8]
 801e98e:	e00f      	b.n	801e9b0 <_malloc_r+0xa8>
 801e990:	6822      	ldr	r2, [r4, #0]
 801e992:	1b52      	subs	r2, r2, r5
 801e994:	d420      	bmi.n	801e9d8 <_malloc_r+0xd0>
 801e996:	2a0b      	cmp	r2, #11
 801e998:	d917      	bls.n	801e9ca <_malloc_r+0xc2>
 801e99a:	1961      	adds	r1, r4, r5
 801e99c:	42a3      	cmp	r3, r4
 801e99e:	6025      	str	r5, [r4, #0]
 801e9a0:	bf18      	it	ne
 801e9a2:	6059      	strne	r1, [r3, #4]
 801e9a4:	6863      	ldr	r3, [r4, #4]
 801e9a6:	bf08      	it	eq
 801e9a8:	f8c8 1000 	streq.w	r1, [r8]
 801e9ac:	5162      	str	r2, [r4, r5]
 801e9ae:	604b      	str	r3, [r1, #4]
 801e9b0:	4630      	mov	r0, r6
 801e9b2:	f000 f82f 	bl	801ea14 <__malloc_unlock>
 801e9b6:	f104 000b 	add.w	r0, r4, #11
 801e9ba:	1d23      	adds	r3, r4, #4
 801e9bc:	f020 0007 	bic.w	r0, r0, #7
 801e9c0:	1ac2      	subs	r2, r0, r3
 801e9c2:	bf1c      	itt	ne
 801e9c4:	1a1b      	subne	r3, r3, r0
 801e9c6:	50a3      	strne	r3, [r4, r2]
 801e9c8:	e7af      	b.n	801e92a <_malloc_r+0x22>
 801e9ca:	6862      	ldr	r2, [r4, #4]
 801e9cc:	42a3      	cmp	r3, r4
 801e9ce:	bf0c      	ite	eq
 801e9d0:	f8c8 2000 	streq.w	r2, [r8]
 801e9d4:	605a      	strne	r2, [r3, #4]
 801e9d6:	e7eb      	b.n	801e9b0 <_malloc_r+0xa8>
 801e9d8:	4623      	mov	r3, r4
 801e9da:	6864      	ldr	r4, [r4, #4]
 801e9dc:	e7ae      	b.n	801e93c <_malloc_r+0x34>
 801e9de:	463c      	mov	r4, r7
 801e9e0:	687f      	ldr	r7, [r7, #4]
 801e9e2:	e7b6      	b.n	801e952 <_malloc_r+0x4a>
 801e9e4:	461a      	mov	r2, r3
 801e9e6:	685b      	ldr	r3, [r3, #4]
 801e9e8:	42a3      	cmp	r3, r4
 801e9ea:	d1fb      	bne.n	801e9e4 <_malloc_r+0xdc>
 801e9ec:	2300      	movs	r3, #0
 801e9ee:	6053      	str	r3, [r2, #4]
 801e9f0:	e7de      	b.n	801e9b0 <_malloc_r+0xa8>
 801e9f2:	230c      	movs	r3, #12
 801e9f4:	6033      	str	r3, [r6, #0]
 801e9f6:	4630      	mov	r0, r6
 801e9f8:	f000 f80c 	bl	801ea14 <__malloc_unlock>
 801e9fc:	e794      	b.n	801e928 <_malloc_r+0x20>
 801e9fe:	6005      	str	r5, [r0, #0]
 801ea00:	e7d6      	b.n	801e9b0 <_malloc_r+0xa8>
 801ea02:	bf00      	nop
 801ea04:	20012db4 	.word	0x20012db4

0801ea08 <__malloc_lock>:
 801ea08:	4801      	ldr	r0, [pc, #4]	@ (801ea10 <__malloc_lock+0x8>)
 801ea0a:	f7ff beda 	b.w	801e7c2 <__retarget_lock_acquire_recursive>
 801ea0e:	bf00      	nop
 801ea10:	20012dac 	.word	0x20012dac

0801ea14 <__malloc_unlock>:
 801ea14:	4801      	ldr	r0, [pc, #4]	@ (801ea1c <__malloc_unlock+0x8>)
 801ea16:	f7ff bed5 	b.w	801e7c4 <__retarget_lock_release_recursive>
 801ea1a:	bf00      	nop
 801ea1c:	20012dac 	.word	0x20012dac

0801ea20 <__ssputs_r>:
 801ea20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ea24:	688e      	ldr	r6, [r1, #8]
 801ea26:	461f      	mov	r7, r3
 801ea28:	42be      	cmp	r6, r7
 801ea2a:	680b      	ldr	r3, [r1, #0]
 801ea2c:	4682      	mov	sl, r0
 801ea2e:	460c      	mov	r4, r1
 801ea30:	4690      	mov	r8, r2
 801ea32:	d82d      	bhi.n	801ea90 <__ssputs_r+0x70>
 801ea34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ea38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801ea3c:	d026      	beq.n	801ea8c <__ssputs_r+0x6c>
 801ea3e:	6965      	ldr	r5, [r4, #20]
 801ea40:	6909      	ldr	r1, [r1, #16]
 801ea42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ea46:	eba3 0901 	sub.w	r9, r3, r1
 801ea4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ea4e:	1c7b      	adds	r3, r7, #1
 801ea50:	444b      	add	r3, r9
 801ea52:	106d      	asrs	r5, r5, #1
 801ea54:	429d      	cmp	r5, r3
 801ea56:	bf38      	it	cc
 801ea58:	461d      	movcc	r5, r3
 801ea5a:	0553      	lsls	r3, r2, #21
 801ea5c:	d527      	bpl.n	801eaae <__ssputs_r+0x8e>
 801ea5e:	4629      	mov	r1, r5
 801ea60:	f7ff ff52 	bl	801e908 <_malloc_r>
 801ea64:	4606      	mov	r6, r0
 801ea66:	b360      	cbz	r0, 801eac2 <__ssputs_r+0xa2>
 801ea68:	6921      	ldr	r1, [r4, #16]
 801ea6a:	464a      	mov	r2, r9
 801ea6c:	f7ff feab 	bl	801e7c6 <memcpy>
 801ea70:	89a3      	ldrh	r3, [r4, #12]
 801ea72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ea76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ea7a:	81a3      	strh	r3, [r4, #12]
 801ea7c:	6126      	str	r6, [r4, #16]
 801ea7e:	6165      	str	r5, [r4, #20]
 801ea80:	444e      	add	r6, r9
 801ea82:	eba5 0509 	sub.w	r5, r5, r9
 801ea86:	6026      	str	r6, [r4, #0]
 801ea88:	60a5      	str	r5, [r4, #8]
 801ea8a:	463e      	mov	r6, r7
 801ea8c:	42be      	cmp	r6, r7
 801ea8e:	d900      	bls.n	801ea92 <__ssputs_r+0x72>
 801ea90:	463e      	mov	r6, r7
 801ea92:	6820      	ldr	r0, [r4, #0]
 801ea94:	4632      	mov	r2, r6
 801ea96:	4641      	mov	r1, r8
 801ea98:	f7ff fce4 	bl	801e464 <memmove>
 801ea9c:	68a3      	ldr	r3, [r4, #8]
 801ea9e:	1b9b      	subs	r3, r3, r6
 801eaa0:	60a3      	str	r3, [r4, #8]
 801eaa2:	6823      	ldr	r3, [r4, #0]
 801eaa4:	4433      	add	r3, r6
 801eaa6:	6023      	str	r3, [r4, #0]
 801eaa8:	2000      	movs	r0, #0
 801eaaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eaae:	462a      	mov	r2, r5
 801eab0:	f000 fd35 	bl	801f51e <_realloc_r>
 801eab4:	4606      	mov	r6, r0
 801eab6:	2800      	cmp	r0, #0
 801eab8:	d1e0      	bne.n	801ea7c <__ssputs_r+0x5c>
 801eaba:	6921      	ldr	r1, [r4, #16]
 801eabc:	4650      	mov	r0, sl
 801eabe:	f7ff feaf 	bl	801e820 <_free_r>
 801eac2:	230c      	movs	r3, #12
 801eac4:	f8ca 3000 	str.w	r3, [sl]
 801eac8:	89a3      	ldrh	r3, [r4, #12]
 801eaca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801eace:	81a3      	strh	r3, [r4, #12]
 801ead0:	f04f 30ff 	mov.w	r0, #4294967295
 801ead4:	e7e9      	b.n	801eaaa <__ssputs_r+0x8a>
	...

0801ead8 <_svfiprintf_r>:
 801ead8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eadc:	4698      	mov	r8, r3
 801eade:	898b      	ldrh	r3, [r1, #12]
 801eae0:	061b      	lsls	r3, r3, #24
 801eae2:	b09d      	sub	sp, #116	@ 0x74
 801eae4:	4607      	mov	r7, r0
 801eae6:	460d      	mov	r5, r1
 801eae8:	4614      	mov	r4, r2
 801eaea:	d510      	bpl.n	801eb0e <_svfiprintf_r+0x36>
 801eaec:	690b      	ldr	r3, [r1, #16]
 801eaee:	b973      	cbnz	r3, 801eb0e <_svfiprintf_r+0x36>
 801eaf0:	2140      	movs	r1, #64	@ 0x40
 801eaf2:	f7ff ff09 	bl	801e908 <_malloc_r>
 801eaf6:	6028      	str	r0, [r5, #0]
 801eaf8:	6128      	str	r0, [r5, #16]
 801eafa:	b930      	cbnz	r0, 801eb0a <_svfiprintf_r+0x32>
 801eafc:	230c      	movs	r3, #12
 801eafe:	603b      	str	r3, [r7, #0]
 801eb00:	f04f 30ff 	mov.w	r0, #4294967295
 801eb04:	b01d      	add	sp, #116	@ 0x74
 801eb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eb0a:	2340      	movs	r3, #64	@ 0x40
 801eb0c:	616b      	str	r3, [r5, #20]
 801eb0e:	2300      	movs	r3, #0
 801eb10:	9309      	str	r3, [sp, #36]	@ 0x24
 801eb12:	2320      	movs	r3, #32
 801eb14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801eb18:	f8cd 800c 	str.w	r8, [sp, #12]
 801eb1c:	2330      	movs	r3, #48	@ 0x30
 801eb1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ecbc <_svfiprintf_r+0x1e4>
 801eb22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801eb26:	f04f 0901 	mov.w	r9, #1
 801eb2a:	4623      	mov	r3, r4
 801eb2c:	469a      	mov	sl, r3
 801eb2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801eb32:	b10a      	cbz	r2, 801eb38 <_svfiprintf_r+0x60>
 801eb34:	2a25      	cmp	r2, #37	@ 0x25
 801eb36:	d1f9      	bne.n	801eb2c <_svfiprintf_r+0x54>
 801eb38:	ebba 0b04 	subs.w	fp, sl, r4
 801eb3c:	d00b      	beq.n	801eb56 <_svfiprintf_r+0x7e>
 801eb3e:	465b      	mov	r3, fp
 801eb40:	4622      	mov	r2, r4
 801eb42:	4629      	mov	r1, r5
 801eb44:	4638      	mov	r0, r7
 801eb46:	f7ff ff6b 	bl	801ea20 <__ssputs_r>
 801eb4a:	3001      	adds	r0, #1
 801eb4c:	f000 80a7 	beq.w	801ec9e <_svfiprintf_r+0x1c6>
 801eb50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801eb52:	445a      	add	r2, fp
 801eb54:	9209      	str	r2, [sp, #36]	@ 0x24
 801eb56:	f89a 3000 	ldrb.w	r3, [sl]
 801eb5a:	2b00      	cmp	r3, #0
 801eb5c:	f000 809f 	beq.w	801ec9e <_svfiprintf_r+0x1c6>
 801eb60:	2300      	movs	r3, #0
 801eb62:	f04f 32ff 	mov.w	r2, #4294967295
 801eb66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801eb6a:	f10a 0a01 	add.w	sl, sl, #1
 801eb6e:	9304      	str	r3, [sp, #16]
 801eb70:	9307      	str	r3, [sp, #28]
 801eb72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801eb76:	931a      	str	r3, [sp, #104]	@ 0x68
 801eb78:	4654      	mov	r4, sl
 801eb7a:	2205      	movs	r2, #5
 801eb7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801eb80:	484e      	ldr	r0, [pc, #312]	@ (801ecbc <_svfiprintf_r+0x1e4>)
 801eb82:	f7e1 fb25 	bl	80001d0 <memchr>
 801eb86:	9a04      	ldr	r2, [sp, #16]
 801eb88:	b9d8      	cbnz	r0, 801ebc2 <_svfiprintf_r+0xea>
 801eb8a:	06d0      	lsls	r0, r2, #27
 801eb8c:	bf44      	itt	mi
 801eb8e:	2320      	movmi	r3, #32
 801eb90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801eb94:	0711      	lsls	r1, r2, #28
 801eb96:	bf44      	itt	mi
 801eb98:	232b      	movmi	r3, #43	@ 0x2b
 801eb9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801eb9e:	f89a 3000 	ldrb.w	r3, [sl]
 801eba2:	2b2a      	cmp	r3, #42	@ 0x2a
 801eba4:	d015      	beq.n	801ebd2 <_svfiprintf_r+0xfa>
 801eba6:	9a07      	ldr	r2, [sp, #28]
 801eba8:	4654      	mov	r4, sl
 801ebaa:	2000      	movs	r0, #0
 801ebac:	f04f 0c0a 	mov.w	ip, #10
 801ebb0:	4621      	mov	r1, r4
 801ebb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ebb6:	3b30      	subs	r3, #48	@ 0x30
 801ebb8:	2b09      	cmp	r3, #9
 801ebba:	d94b      	bls.n	801ec54 <_svfiprintf_r+0x17c>
 801ebbc:	b1b0      	cbz	r0, 801ebec <_svfiprintf_r+0x114>
 801ebbe:	9207      	str	r2, [sp, #28]
 801ebc0:	e014      	b.n	801ebec <_svfiprintf_r+0x114>
 801ebc2:	eba0 0308 	sub.w	r3, r0, r8
 801ebc6:	fa09 f303 	lsl.w	r3, r9, r3
 801ebca:	4313      	orrs	r3, r2
 801ebcc:	9304      	str	r3, [sp, #16]
 801ebce:	46a2      	mov	sl, r4
 801ebd0:	e7d2      	b.n	801eb78 <_svfiprintf_r+0xa0>
 801ebd2:	9b03      	ldr	r3, [sp, #12]
 801ebd4:	1d19      	adds	r1, r3, #4
 801ebd6:	681b      	ldr	r3, [r3, #0]
 801ebd8:	9103      	str	r1, [sp, #12]
 801ebda:	2b00      	cmp	r3, #0
 801ebdc:	bfbb      	ittet	lt
 801ebde:	425b      	neglt	r3, r3
 801ebe0:	f042 0202 	orrlt.w	r2, r2, #2
 801ebe4:	9307      	strge	r3, [sp, #28]
 801ebe6:	9307      	strlt	r3, [sp, #28]
 801ebe8:	bfb8      	it	lt
 801ebea:	9204      	strlt	r2, [sp, #16]
 801ebec:	7823      	ldrb	r3, [r4, #0]
 801ebee:	2b2e      	cmp	r3, #46	@ 0x2e
 801ebf0:	d10a      	bne.n	801ec08 <_svfiprintf_r+0x130>
 801ebf2:	7863      	ldrb	r3, [r4, #1]
 801ebf4:	2b2a      	cmp	r3, #42	@ 0x2a
 801ebf6:	d132      	bne.n	801ec5e <_svfiprintf_r+0x186>
 801ebf8:	9b03      	ldr	r3, [sp, #12]
 801ebfa:	1d1a      	adds	r2, r3, #4
 801ebfc:	681b      	ldr	r3, [r3, #0]
 801ebfe:	9203      	str	r2, [sp, #12]
 801ec00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ec04:	3402      	adds	r4, #2
 801ec06:	9305      	str	r3, [sp, #20]
 801ec08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801eccc <_svfiprintf_r+0x1f4>
 801ec0c:	7821      	ldrb	r1, [r4, #0]
 801ec0e:	2203      	movs	r2, #3
 801ec10:	4650      	mov	r0, sl
 801ec12:	f7e1 fadd 	bl	80001d0 <memchr>
 801ec16:	b138      	cbz	r0, 801ec28 <_svfiprintf_r+0x150>
 801ec18:	9b04      	ldr	r3, [sp, #16]
 801ec1a:	eba0 000a 	sub.w	r0, r0, sl
 801ec1e:	2240      	movs	r2, #64	@ 0x40
 801ec20:	4082      	lsls	r2, r0
 801ec22:	4313      	orrs	r3, r2
 801ec24:	3401      	adds	r4, #1
 801ec26:	9304      	str	r3, [sp, #16]
 801ec28:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ec2c:	4824      	ldr	r0, [pc, #144]	@ (801ecc0 <_svfiprintf_r+0x1e8>)
 801ec2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801ec32:	2206      	movs	r2, #6
 801ec34:	f7e1 facc 	bl	80001d0 <memchr>
 801ec38:	2800      	cmp	r0, #0
 801ec3a:	d036      	beq.n	801ecaa <_svfiprintf_r+0x1d2>
 801ec3c:	4b21      	ldr	r3, [pc, #132]	@ (801ecc4 <_svfiprintf_r+0x1ec>)
 801ec3e:	bb1b      	cbnz	r3, 801ec88 <_svfiprintf_r+0x1b0>
 801ec40:	9b03      	ldr	r3, [sp, #12]
 801ec42:	3307      	adds	r3, #7
 801ec44:	f023 0307 	bic.w	r3, r3, #7
 801ec48:	3308      	adds	r3, #8
 801ec4a:	9303      	str	r3, [sp, #12]
 801ec4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ec4e:	4433      	add	r3, r6
 801ec50:	9309      	str	r3, [sp, #36]	@ 0x24
 801ec52:	e76a      	b.n	801eb2a <_svfiprintf_r+0x52>
 801ec54:	fb0c 3202 	mla	r2, ip, r2, r3
 801ec58:	460c      	mov	r4, r1
 801ec5a:	2001      	movs	r0, #1
 801ec5c:	e7a8      	b.n	801ebb0 <_svfiprintf_r+0xd8>
 801ec5e:	2300      	movs	r3, #0
 801ec60:	3401      	adds	r4, #1
 801ec62:	9305      	str	r3, [sp, #20]
 801ec64:	4619      	mov	r1, r3
 801ec66:	f04f 0c0a 	mov.w	ip, #10
 801ec6a:	4620      	mov	r0, r4
 801ec6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ec70:	3a30      	subs	r2, #48	@ 0x30
 801ec72:	2a09      	cmp	r2, #9
 801ec74:	d903      	bls.n	801ec7e <_svfiprintf_r+0x1a6>
 801ec76:	2b00      	cmp	r3, #0
 801ec78:	d0c6      	beq.n	801ec08 <_svfiprintf_r+0x130>
 801ec7a:	9105      	str	r1, [sp, #20]
 801ec7c:	e7c4      	b.n	801ec08 <_svfiprintf_r+0x130>
 801ec7e:	fb0c 2101 	mla	r1, ip, r1, r2
 801ec82:	4604      	mov	r4, r0
 801ec84:	2301      	movs	r3, #1
 801ec86:	e7f0      	b.n	801ec6a <_svfiprintf_r+0x192>
 801ec88:	ab03      	add	r3, sp, #12
 801ec8a:	9300      	str	r3, [sp, #0]
 801ec8c:	462a      	mov	r2, r5
 801ec8e:	4b0e      	ldr	r3, [pc, #56]	@ (801ecc8 <_svfiprintf_r+0x1f0>)
 801ec90:	a904      	add	r1, sp, #16
 801ec92:	4638      	mov	r0, r7
 801ec94:	f3af 8000 	nop.w
 801ec98:	1c42      	adds	r2, r0, #1
 801ec9a:	4606      	mov	r6, r0
 801ec9c:	d1d6      	bne.n	801ec4c <_svfiprintf_r+0x174>
 801ec9e:	89ab      	ldrh	r3, [r5, #12]
 801eca0:	065b      	lsls	r3, r3, #25
 801eca2:	f53f af2d 	bmi.w	801eb00 <_svfiprintf_r+0x28>
 801eca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801eca8:	e72c      	b.n	801eb04 <_svfiprintf_r+0x2c>
 801ecaa:	ab03      	add	r3, sp, #12
 801ecac:	9300      	str	r3, [sp, #0]
 801ecae:	462a      	mov	r2, r5
 801ecb0:	4b05      	ldr	r3, [pc, #20]	@ (801ecc8 <_svfiprintf_r+0x1f0>)
 801ecb2:	a904      	add	r1, sp, #16
 801ecb4:	4638      	mov	r0, r7
 801ecb6:	f000 f9bb 	bl	801f030 <_printf_i>
 801ecba:	e7ed      	b.n	801ec98 <_svfiprintf_r+0x1c0>
 801ecbc:	08022af9 	.word	0x08022af9
 801ecc0:	08022b03 	.word	0x08022b03
 801ecc4:	00000000 	.word	0x00000000
 801ecc8:	0801ea21 	.word	0x0801ea21
 801eccc:	08022aff 	.word	0x08022aff

0801ecd0 <__sfputc_r>:
 801ecd0:	6893      	ldr	r3, [r2, #8]
 801ecd2:	3b01      	subs	r3, #1
 801ecd4:	2b00      	cmp	r3, #0
 801ecd6:	b410      	push	{r4}
 801ecd8:	6093      	str	r3, [r2, #8]
 801ecda:	da08      	bge.n	801ecee <__sfputc_r+0x1e>
 801ecdc:	6994      	ldr	r4, [r2, #24]
 801ecde:	42a3      	cmp	r3, r4
 801ece0:	db01      	blt.n	801ece6 <__sfputc_r+0x16>
 801ece2:	290a      	cmp	r1, #10
 801ece4:	d103      	bne.n	801ecee <__sfputc_r+0x1e>
 801ece6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ecea:	f7ff bb16 	b.w	801e31a <__swbuf_r>
 801ecee:	6813      	ldr	r3, [r2, #0]
 801ecf0:	1c58      	adds	r0, r3, #1
 801ecf2:	6010      	str	r0, [r2, #0]
 801ecf4:	7019      	strb	r1, [r3, #0]
 801ecf6:	4608      	mov	r0, r1
 801ecf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ecfc:	4770      	bx	lr

0801ecfe <__sfputs_r>:
 801ecfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed00:	4606      	mov	r6, r0
 801ed02:	460f      	mov	r7, r1
 801ed04:	4614      	mov	r4, r2
 801ed06:	18d5      	adds	r5, r2, r3
 801ed08:	42ac      	cmp	r4, r5
 801ed0a:	d101      	bne.n	801ed10 <__sfputs_r+0x12>
 801ed0c:	2000      	movs	r0, #0
 801ed0e:	e007      	b.n	801ed20 <__sfputs_r+0x22>
 801ed10:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ed14:	463a      	mov	r2, r7
 801ed16:	4630      	mov	r0, r6
 801ed18:	f7ff ffda 	bl	801ecd0 <__sfputc_r>
 801ed1c:	1c43      	adds	r3, r0, #1
 801ed1e:	d1f3      	bne.n	801ed08 <__sfputs_r+0xa>
 801ed20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801ed24 <_vfiprintf_r>:
 801ed24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed28:	460d      	mov	r5, r1
 801ed2a:	b09d      	sub	sp, #116	@ 0x74
 801ed2c:	4614      	mov	r4, r2
 801ed2e:	4698      	mov	r8, r3
 801ed30:	4606      	mov	r6, r0
 801ed32:	b118      	cbz	r0, 801ed3c <_vfiprintf_r+0x18>
 801ed34:	6a03      	ldr	r3, [r0, #32]
 801ed36:	b90b      	cbnz	r3, 801ed3c <_vfiprintf_r+0x18>
 801ed38:	f7ff f9e4 	bl	801e104 <__sinit>
 801ed3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ed3e:	07d9      	lsls	r1, r3, #31
 801ed40:	d405      	bmi.n	801ed4e <_vfiprintf_r+0x2a>
 801ed42:	89ab      	ldrh	r3, [r5, #12]
 801ed44:	059a      	lsls	r2, r3, #22
 801ed46:	d402      	bmi.n	801ed4e <_vfiprintf_r+0x2a>
 801ed48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ed4a:	f7ff fd3a 	bl	801e7c2 <__retarget_lock_acquire_recursive>
 801ed4e:	89ab      	ldrh	r3, [r5, #12]
 801ed50:	071b      	lsls	r3, r3, #28
 801ed52:	d501      	bpl.n	801ed58 <_vfiprintf_r+0x34>
 801ed54:	692b      	ldr	r3, [r5, #16]
 801ed56:	b99b      	cbnz	r3, 801ed80 <_vfiprintf_r+0x5c>
 801ed58:	4629      	mov	r1, r5
 801ed5a:	4630      	mov	r0, r6
 801ed5c:	f7ff fb1c 	bl	801e398 <__swsetup_r>
 801ed60:	b170      	cbz	r0, 801ed80 <_vfiprintf_r+0x5c>
 801ed62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ed64:	07dc      	lsls	r4, r3, #31
 801ed66:	d504      	bpl.n	801ed72 <_vfiprintf_r+0x4e>
 801ed68:	f04f 30ff 	mov.w	r0, #4294967295
 801ed6c:	b01d      	add	sp, #116	@ 0x74
 801ed6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed72:	89ab      	ldrh	r3, [r5, #12]
 801ed74:	0598      	lsls	r0, r3, #22
 801ed76:	d4f7      	bmi.n	801ed68 <_vfiprintf_r+0x44>
 801ed78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ed7a:	f7ff fd23 	bl	801e7c4 <__retarget_lock_release_recursive>
 801ed7e:	e7f3      	b.n	801ed68 <_vfiprintf_r+0x44>
 801ed80:	2300      	movs	r3, #0
 801ed82:	9309      	str	r3, [sp, #36]	@ 0x24
 801ed84:	2320      	movs	r3, #32
 801ed86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ed8a:	f8cd 800c 	str.w	r8, [sp, #12]
 801ed8e:	2330      	movs	r3, #48	@ 0x30
 801ed90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ef40 <_vfiprintf_r+0x21c>
 801ed94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ed98:	f04f 0901 	mov.w	r9, #1
 801ed9c:	4623      	mov	r3, r4
 801ed9e:	469a      	mov	sl, r3
 801eda0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801eda4:	b10a      	cbz	r2, 801edaa <_vfiprintf_r+0x86>
 801eda6:	2a25      	cmp	r2, #37	@ 0x25
 801eda8:	d1f9      	bne.n	801ed9e <_vfiprintf_r+0x7a>
 801edaa:	ebba 0b04 	subs.w	fp, sl, r4
 801edae:	d00b      	beq.n	801edc8 <_vfiprintf_r+0xa4>
 801edb0:	465b      	mov	r3, fp
 801edb2:	4622      	mov	r2, r4
 801edb4:	4629      	mov	r1, r5
 801edb6:	4630      	mov	r0, r6
 801edb8:	f7ff ffa1 	bl	801ecfe <__sfputs_r>
 801edbc:	3001      	adds	r0, #1
 801edbe:	f000 80a7 	beq.w	801ef10 <_vfiprintf_r+0x1ec>
 801edc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801edc4:	445a      	add	r2, fp
 801edc6:	9209      	str	r2, [sp, #36]	@ 0x24
 801edc8:	f89a 3000 	ldrb.w	r3, [sl]
 801edcc:	2b00      	cmp	r3, #0
 801edce:	f000 809f 	beq.w	801ef10 <_vfiprintf_r+0x1ec>
 801edd2:	2300      	movs	r3, #0
 801edd4:	f04f 32ff 	mov.w	r2, #4294967295
 801edd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801eddc:	f10a 0a01 	add.w	sl, sl, #1
 801ede0:	9304      	str	r3, [sp, #16]
 801ede2:	9307      	str	r3, [sp, #28]
 801ede4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ede8:	931a      	str	r3, [sp, #104]	@ 0x68
 801edea:	4654      	mov	r4, sl
 801edec:	2205      	movs	r2, #5
 801edee:	f814 1b01 	ldrb.w	r1, [r4], #1
 801edf2:	4853      	ldr	r0, [pc, #332]	@ (801ef40 <_vfiprintf_r+0x21c>)
 801edf4:	f7e1 f9ec 	bl	80001d0 <memchr>
 801edf8:	9a04      	ldr	r2, [sp, #16]
 801edfa:	b9d8      	cbnz	r0, 801ee34 <_vfiprintf_r+0x110>
 801edfc:	06d1      	lsls	r1, r2, #27
 801edfe:	bf44      	itt	mi
 801ee00:	2320      	movmi	r3, #32
 801ee02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ee06:	0713      	lsls	r3, r2, #28
 801ee08:	bf44      	itt	mi
 801ee0a:	232b      	movmi	r3, #43	@ 0x2b
 801ee0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ee10:	f89a 3000 	ldrb.w	r3, [sl]
 801ee14:	2b2a      	cmp	r3, #42	@ 0x2a
 801ee16:	d015      	beq.n	801ee44 <_vfiprintf_r+0x120>
 801ee18:	9a07      	ldr	r2, [sp, #28]
 801ee1a:	4654      	mov	r4, sl
 801ee1c:	2000      	movs	r0, #0
 801ee1e:	f04f 0c0a 	mov.w	ip, #10
 801ee22:	4621      	mov	r1, r4
 801ee24:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ee28:	3b30      	subs	r3, #48	@ 0x30
 801ee2a:	2b09      	cmp	r3, #9
 801ee2c:	d94b      	bls.n	801eec6 <_vfiprintf_r+0x1a2>
 801ee2e:	b1b0      	cbz	r0, 801ee5e <_vfiprintf_r+0x13a>
 801ee30:	9207      	str	r2, [sp, #28]
 801ee32:	e014      	b.n	801ee5e <_vfiprintf_r+0x13a>
 801ee34:	eba0 0308 	sub.w	r3, r0, r8
 801ee38:	fa09 f303 	lsl.w	r3, r9, r3
 801ee3c:	4313      	orrs	r3, r2
 801ee3e:	9304      	str	r3, [sp, #16]
 801ee40:	46a2      	mov	sl, r4
 801ee42:	e7d2      	b.n	801edea <_vfiprintf_r+0xc6>
 801ee44:	9b03      	ldr	r3, [sp, #12]
 801ee46:	1d19      	adds	r1, r3, #4
 801ee48:	681b      	ldr	r3, [r3, #0]
 801ee4a:	9103      	str	r1, [sp, #12]
 801ee4c:	2b00      	cmp	r3, #0
 801ee4e:	bfbb      	ittet	lt
 801ee50:	425b      	neglt	r3, r3
 801ee52:	f042 0202 	orrlt.w	r2, r2, #2
 801ee56:	9307      	strge	r3, [sp, #28]
 801ee58:	9307      	strlt	r3, [sp, #28]
 801ee5a:	bfb8      	it	lt
 801ee5c:	9204      	strlt	r2, [sp, #16]
 801ee5e:	7823      	ldrb	r3, [r4, #0]
 801ee60:	2b2e      	cmp	r3, #46	@ 0x2e
 801ee62:	d10a      	bne.n	801ee7a <_vfiprintf_r+0x156>
 801ee64:	7863      	ldrb	r3, [r4, #1]
 801ee66:	2b2a      	cmp	r3, #42	@ 0x2a
 801ee68:	d132      	bne.n	801eed0 <_vfiprintf_r+0x1ac>
 801ee6a:	9b03      	ldr	r3, [sp, #12]
 801ee6c:	1d1a      	adds	r2, r3, #4
 801ee6e:	681b      	ldr	r3, [r3, #0]
 801ee70:	9203      	str	r2, [sp, #12]
 801ee72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ee76:	3402      	adds	r4, #2
 801ee78:	9305      	str	r3, [sp, #20]
 801ee7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ef50 <_vfiprintf_r+0x22c>
 801ee7e:	7821      	ldrb	r1, [r4, #0]
 801ee80:	2203      	movs	r2, #3
 801ee82:	4650      	mov	r0, sl
 801ee84:	f7e1 f9a4 	bl	80001d0 <memchr>
 801ee88:	b138      	cbz	r0, 801ee9a <_vfiprintf_r+0x176>
 801ee8a:	9b04      	ldr	r3, [sp, #16]
 801ee8c:	eba0 000a 	sub.w	r0, r0, sl
 801ee90:	2240      	movs	r2, #64	@ 0x40
 801ee92:	4082      	lsls	r2, r0
 801ee94:	4313      	orrs	r3, r2
 801ee96:	3401      	adds	r4, #1
 801ee98:	9304      	str	r3, [sp, #16]
 801ee9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ee9e:	4829      	ldr	r0, [pc, #164]	@ (801ef44 <_vfiprintf_r+0x220>)
 801eea0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801eea4:	2206      	movs	r2, #6
 801eea6:	f7e1 f993 	bl	80001d0 <memchr>
 801eeaa:	2800      	cmp	r0, #0
 801eeac:	d03f      	beq.n	801ef2e <_vfiprintf_r+0x20a>
 801eeae:	4b26      	ldr	r3, [pc, #152]	@ (801ef48 <_vfiprintf_r+0x224>)
 801eeb0:	bb1b      	cbnz	r3, 801eefa <_vfiprintf_r+0x1d6>
 801eeb2:	9b03      	ldr	r3, [sp, #12]
 801eeb4:	3307      	adds	r3, #7
 801eeb6:	f023 0307 	bic.w	r3, r3, #7
 801eeba:	3308      	adds	r3, #8
 801eebc:	9303      	str	r3, [sp, #12]
 801eebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eec0:	443b      	add	r3, r7
 801eec2:	9309      	str	r3, [sp, #36]	@ 0x24
 801eec4:	e76a      	b.n	801ed9c <_vfiprintf_r+0x78>
 801eec6:	fb0c 3202 	mla	r2, ip, r2, r3
 801eeca:	460c      	mov	r4, r1
 801eecc:	2001      	movs	r0, #1
 801eece:	e7a8      	b.n	801ee22 <_vfiprintf_r+0xfe>
 801eed0:	2300      	movs	r3, #0
 801eed2:	3401      	adds	r4, #1
 801eed4:	9305      	str	r3, [sp, #20]
 801eed6:	4619      	mov	r1, r3
 801eed8:	f04f 0c0a 	mov.w	ip, #10
 801eedc:	4620      	mov	r0, r4
 801eede:	f810 2b01 	ldrb.w	r2, [r0], #1
 801eee2:	3a30      	subs	r2, #48	@ 0x30
 801eee4:	2a09      	cmp	r2, #9
 801eee6:	d903      	bls.n	801eef0 <_vfiprintf_r+0x1cc>
 801eee8:	2b00      	cmp	r3, #0
 801eeea:	d0c6      	beq.n	801ee7a <_vfiprintf_r+0x156>
 801eeec:	9105      	str	r1, [sp, #20]
 801eeee:	e7c4      	b.n	801ee7a <_vfiprintf_r+0x156>
 801eef0:	fb0c 2101 	mla	r1, ip, r1, r2
 801eef4:	4604      	mov	r4, r0
 801eef6:	2301      	movs	r3, #1
 801eef8:	e7f0      	b.n	801eedc <_vfiprintf_r+0x1b8>
 801eefa:	ab03      	add	r3, sp, #12
 801eefc:	9300      	str	r3, [sp, #0]
 801eefe:	462a      	mov	r2, r5
 801ef00:	4b12      	ldr	r3, [pc, #72]	@ (801ef4c <_vfiprintf_r+0x228>)
 801ef02:	a904      	add	r1, sp, #16
 801ef04:	4630      	mov	r0, r6
 801ef06:	f3af 8000 	nop.w
 801ef0a:	4607      	mov	r7, r0
 801ef0c:	1c78      	adds	r0, r7, #1
 801ef0e:	d1d6      	bne.n	801eebe <_vfiprintf_r+0x19a>
 801ef10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ef12:	07d9      	lsls	r1, r3, #31
 801ef14:	d405      	bmi.n	801ef22 <_vfiprintf_r+0x1fe>
 801ef16:	89ab      	ldrh	r3, [r5, #12]
 801ef18:	059a      	lsls	r2, r3, #22
 801ef1a:	d402      	bmi.n	801ef22 <_vfiprintf_r+0x1fe>
 801ef1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ef1e:	f7ff fc51 	bl	801e7c4 <__retarget_lock_release_recursive>
 801ef22:	89ab      	ldrh	r3, [r5, #12]
 801ef24:	065b      	lsls	r3, r3, #25
 801ef26:	f53f af1f 	bmi.w	801ed68 <_vfiprintf_r+0x44>
 801ef2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ef2c:	e71e      	b.n	801ed6c <_vfiprintf_r+0x48>
 801ef2e:	ab03      	add	r3, sp, #12
 801ef30:	9300      	str	r3, [sp, #0]
 801ef32:	462a      	mov	r2, r5
 801ef34:	4b05      	ldr	r3, [pc, #20]	@ (801ef4c <_vfiprintf_r+0x228>)
 801ef36:	a904      	add	r1, sp, #16
 801ef38:	4630      	mov	r0, r6
 801ef3a:	f000 f879 	bl	801f030 <_printf_i>
 801ef3e:	e7e4      	b.n	801ef0a <_vfiprintf_r+0x1e6>
 801ef40:	08022af9 	.word	0x08022af9
 801ef44:	08022b03 	.word	0x08022b03
 801ef48:	00000000 	.word	0x00000000
 801ef4c:	0801ecff 	.word	0x0801ecff
 801ef50:	08022aff 	.word	0x08022aff

0801ef54 <_printf_common>:
 801ef54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ef58:	4616      	mov	r6, r2
 801ef5a:	4698      	mov	r8, r3
 801ef5c:	688a      	ldr	r2, [r1, #8]
 801ef5e:	690b      	ldr	r3, [r1, #16]
 801ef60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ef64:	4293      	cmp	r3, r2
 801ef66:	bfb8      	it	lt
 801ef68:	4613      	movlt	r3, r2
 801ef6a:	6033      	str	r3, [r6, #0]
 801ef6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ef70:	4607      	mov	r7, r0
 801ef72:	460c      	mov	r4, r1
 801ef74:	b10a      	cbz	r2, 801ef7a <_printf_common+0x26>
 801ef76:	3301      	adds	r3, #1
 801ef78:	6033      	str	r3, [r6, #0]
 801ef7a:	6823      	ldr	r3, [r4, #0]
 801ef7c:	0699      	lsls	r1, r3, #26
 801ef7e:	bf42      	ittt	mi
 801ef80:	6833      	ldrmi	r3, [r6, #0]
 801ef82:	3302      	addmi	r3, #2
 801ef84:	6033      	strmi	r3, [r6, #0]
 801ef86:	6825      	ldr	r5, [r4, #0]
 801ef88:	f015 0506 	ands.w	r5, r5, #6
 801ef8c:	d106      	bne.n	801ef9c <_printf_common+0x48>
 801ef8e:	f104 0a19 	add.w	sl, r4, #25
 801ef92:	68e3      	ldr	r3, [r4, #12]
 801ef94:	6832      	ldr	r2, [r6, #0]
 801ef96:	1a9b      	subs	r3, r3, r2
 801ef98:	42ab      	cmp	r3, r5
 801ef9a:	dc26      	bgt.n	801efea <_printf_common+0x96>
 801ef9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801efa0:	6822      	ldr	r2, [r4, #0]
 801efa2:	3b00      	subs	r3, #0
 801efa4:	bf18      	it	ne
 801efa6:	2301      	movne	r3, #1
 801efa8:	0692      	lsls	r2, r2, #26
 801efaa:	d42b      	bmi.n	801f004 <_printf_common+0xb0>
 801efac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801efb0:	4641      	mov	r1, r8
 801efb2:	4638      	mov	r0, r7
 801efb4:	47c8      	blx	r9
 801efb6:	3001      	adds	r0, #1
 801efb8:	d01e      	beq.n	801eff8 <_printf_common+0xa4>
 801efba:	6823      	ldr	r3, [r4, #0]
 801efbc:	6922      	ldr	r2, [r4, #16]
 801efbe:	f003 0306 	and.w	r3, r3, #6
 801efc2:	2b04      	cmp	r3, #4
 801efc4:	bf02      	ittt	eq
 801efc6:	68e5      	ldreq	r5, [r4, #12]
 801efc8:	6833      	ldreq	r3, [r6, #0]
 801efca:	1aed      	subeq	r5, r5, r3
 801efcc:	68a3      	ldr	r3, [r4, #8]
 801efce:	bf0c      	ite	eq
 801efd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801efd4:	2500      	movne	r5, #0
 801efd6:	4293      	cmp	r3, r2
 801efd8:	bfc4      	itt	gt
 801efda:	1a9b      	subgt	r3, r3, r2
 801efdc:	18ed      	addgt	r5, r5, r3
 801efde:	2600      	movs	r6, #0
 801efe0:	341a      	adds	r4, #26
 801efe2:	42b5      	cmp	r5, r6
 801efe4:	d11a      	bne.n	801f01c <_printf_common+0xc8>
 801efe6:	2000      	movs	r0, #0
 801efe8:	e008      	b.n	801effc <_printf_common+0xa8>
 801efea:	2301      	movs	r3, #1
 801efec:	4652      	mov	r2, sl
 801efee:	4641      	mov	r1, r8
 801eff0:	4638      	mov	r0, r7
 801eff2:	47c8      	blx	r9
 801eff4:	3001      	adds	r0, #1
 801eff6:	d103      	bne.n	801f000 <_printf_common+0xac>
 801eff8:	f04f 30ff 	mov.w	r0, #4294967295
 801effc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f000:	3501      	adds	r5, #1
 801f002:	e7c6      	b.n	801ef92 <_printf_common+0x3e>
 801f004:	18e1      	adds	r1, r4, r3
 801f006:	1c5a      	adds	r2, r3, #1
 801f008:	2030      	movs	r0, #48	@ 0x30
 801f00a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801f00e:	4422      	add	r2, r4
 801f010:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801f014:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801f018:	3302      	adds	r3, #2
 801f01a:	e7c7      	b.n	801efac <_printf_common+0x58>
 801f01c:	2301      	movs	r3, #1
 801f01e:	4622      	mov	r2, r4
 801f020:	4641      	mov	r1, r8
 801f022:	4638      	mov	r0, r7
 801f024:	47c8      	blx	r9
 801f026:	3001      	adds	r0, #1
 801f028:	d0e6      	beq.n	801eff8 <_printf_common+0xa4>
 801f02a:	3601      	adds	r6, #1
 801f02c:	e7d9      	b.n	801efe2 <_printf_common+0x8e>
	...

0801f030 <_printf_i>:
 801f030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f034:	7e0f      	ldrb	r7, [r1, #24]
 801f036:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801f038:	2f78      	cmp	r7, #120	@ 0x78
 801f03a:	4691      	mov	r9, r2
 801f03c:	4680      	mov	r8, r0
 801f03e:	460c      	mov	r4, r1
 801f040:	469a      	mov	sl, r3
 801f042:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801f046:	d807      	bhi.n	801f058 <_printf_i+0x28>
 801f048:	2f62      	cmp	r7, #98	@ 0x62
 801f04a:	d80a      	bhi.n	801f062 <_printf_i+0x32>
 801f04c:	2f00      	cmp	r7, #0
 801f04e:	f000 80d1 	beq.w	801f1f4 <_printf_i+0x1c4>
 801f052:	2f58      	cmp	r7, #88	@ 0x58
 801f054:	f000 80b8 	beq.w	801f1c8 <_printf_i+0x198>
 801f058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f05c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801f060:	e03a      	b.n	801f0d8 <_printf_i+0xa8>
 801f062:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801f066:	2b15      	cmp	r3, #21
 801f068:	d8f6      	bhi.n	801f058 <_printf_i+0x28>
 801f06a:	a101      	add	r1, pc, #4	@ (adr r1, 801f070 <_printf_i+0x40>)
 801f06c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f070:	0801f0c9 	.word	0x0801f0c9
 801f074:	0801f0dd 	.word	0x0801f0dd
 801f078:	0801f059 	.word	0x0801f059
 801f07c:	0801f059 	.word	0x0801f059
 801f080:	0801f059 	.word	0x0801f059
 801f084:	0801f059 	.word	0x0801f059
 801f088:	0801f0dd 	.word	0x0801f0dd
 801f08c:	0801f059 	.word	0x0801f059
 801f090:	0801f059 	.word	0x0801f059
 801f094:	0801f059 	.word	0x0801f059
 801f098:	0801f059 	.word	0x0801f059
 801f09c:	0801f1db 	.word	0x0801f1db
 801f0a0:	0801f107 	.word	0x0801f107
 801f0a4:	0801f195 	.word	0x0801f195
 801f0a8:	0801f059 	.word	0x0801f059
 801f0ac:	0801f059 	.word	0x0801f059
 801f0b0:	0801f1fd 	.word	0x0801f1fd
 801f0b4:	0801f059 	.word	0x0801f059
 801f0b8:	0801f107 	.word	0x0801f107
 801f0bc:	0801f059 	.word	0x0801f059
 801f0c0:	0801f059 	.word	0x0801f059
 801f0c4:	0801f19d 	.word	0x0801f19d
 801f0c8:	6833      	ldr	r3, [r6, #0]
 801f0ca:	1d1a      	adds	r2, r3, #4
 801f0cc:	681b      	ldr	r3, [r3, #0]
 801f0ce:	6032      	str	r2, [r6, #0]
 801f0d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f0d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801f0d8:	2301      	movs	r3, #1
 801f0da:	e09c      	b.n	801f216 <_printf_i+0x1e6>
 801f0dc:	6833      	ldr	r3, [r6, #0]
 801f0de:	6820      	ldr	r0, [r4, #0]
 801f0e0:	1d19      	adds	r1, r3, #4
 801f0e2:	6031      	str	r1, [r6, #0]
 801f0e4:	0606      	lsls	r6, r0, #24
 801f0e6:	d501      	bpl.n	801f0ec <_printf_i+0xbc>
 801f0e8:	681d      	ldr	r5, [r3, #0]
 801f0ea:	e003      	b.n	801f0f4 <_printf_i+0xc4>
 801f0ec:	0645      	lsls	r5, r0, #25
 801f0ee:	d5fb      	bpl.n	801f0e8 <_printf_i+0xb8>
 801f0f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801f0f4:	2d00      	cmp	r5, #0
 801f0f6:	da03      	bge.n	801f100 <_printf_i+0xd0>
 801f0f8:	232d      	movs	r3, #45	@ 0x2d
 801f0fa:	426d      	negs	r5, r5
 801f0fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f100:	4858      	ldr	r0, [pc, #352]	@ (801f264 <_printf_i+0x234>)
 801f102:	230a      	movs	r3, #10
 801f104:	e011      	b.n	801f12a <_printf_i+0xfa>
 801f106:	6821      	ldr	r1, [r4, #0]
 801f108:	6833      	ldr	r3, [r6, #0]
 801f10a:	0608      	lsls	r0, r1, #24
 801f10c:	f853 5b04 	ldr.w	r5, [r3], #4
 801f110:	d402      	bmi.n	801f118 <_printf_i+0xe8>
 801f112:	0649      	lsls	r1, r1, #25
 801f114:	bf48      	it	mi
 801f116:	b2ad      	uxthmi	r5, r5
 801f118:	2f6f      	cmp	r7, #111	@ 0x6f
 801f11a:	4852      	ldr	r0, [pc, #328]	@ (801f264 <_printf_i+0x234>)
 801f11c:	6033      	str	r3, [r6, #0]
 801f11e:	bf14      	ite	ne
 801f120:	230a      	movne	r3, #10
 801f122:	2308      	moveq	r3, #8
 801f124:	2100      	movs	r1, #0
 801f126:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801f12a:	6866      	ldr	r6, [r4, #4]
 801f12c:	60a6      	str	r6, [r4, #8]
 801f12e:	2e00      	cmp	r6, #0
 801f130:	db05      	blt.n	801f13e <_printf_i+0x10e>
 801f132:	6821      	ldr	r1, [r4, #0]
 801f134:	432e      	orrs	r6, r5
 801f136:	f021 0104 	bic.w	r1, r1, #4
 801f13a:	6021      	str	r1, [r4, #0]
 801f13c:	d04b      	beq.n	801f1d6 <_printf_i+0x1a6>
 801f13e:	4616      	mov	r6, r2
 801f140:	fbb5 f1f3 	udiv	r1, r5, r3
 801f144:	fb03 5711 	mls	r7, r3, r1, r5
 801f148:	5dc7      	ldrb	r7, [r0, r7]
 801f14a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801f14e:	462f      	mov	r7, r5
 801f150:	42bb      	cmp	r3, r7
 801f152:	460d      	mov	r5, r1
 801f154:	d9f4      	bls.n	801f140 <_printf_i+0x110>
 801f156:	2b08      	cmp	r3, #8
 801f158:	d10b      	bne.n	801f172 <_printf_i+0x142>
 801f15a:	6823      	ldr	r3, [r4, #0]
 801f15c:	07df      	lsls	r7, r3, #31
 801f15e:	d508      	bpl.n	801f172 <_printf_i+0x142>
 801f160:	6923      	ldr	r3, [r4, #16]
 801f162:	6861      	ldr	r1, [r4, #4]
 801f164:	4299      	cmp	r1, r3
 801f166:	bfde      	ittt	le
 801f168:	2330      	movle	r3, #48	@ 0x30
 801f16a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801f16e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801f172:	1b92      	subs	r2, r2, r6
 801f174:	6122      	str	r2, [r4, #16]
 801f176:	f8cd a000 	str.w	sl, [sp]
 801f17a:	464b      	mov	r3, r9
 801f17c:	aa03      	add	r2, sp, #12
 801f17e:	4621      	mov	r1, r4
 801f180:	4640      	mov	r0, r8
 801f182:	f7ff fee7 	bl	801ef54 <_printf_common>
 801f186:	3001      	adds	r0, #1
 801f188:	d14a      	bne.n	801f220 <_printf_i+0x1f0>
 801f18a:	f04f 30ff 	mov.w	r0, #4294967295
 801f18e:	b004      	add	sp, #16
 801f190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f194:	6823      	ldr	r3, [r4, #0]
 801f196:	f043 0320 	orr.w	r3, r3, #32
 801f19a:	6023      	str	r3, [r4, #0]
 801f19c:	4832      	ldr	r0, [pc, #200]	@ (801f268 <_printf_i+0x238>)
 801f19e:	2778      	movs	r7, #120	@ 0x78
 801f1a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801f1a4:	6823      	ldr	r3, [r4, #0]
 801f1a6:	6831      	ldr	r1, [r6, #0]
 801f1a8:	061f      	lsls	r7, r3, #24
 801f1aa:	f851 5b04 	ldr.w	r5, [r1], #4
 801f1ae:	d402      	bmi.n	801f1b6 <_printf_i+0x186>
 801f1b0:	065f      	lsls	r7, r3, #25
 801f1b2:	bf48      	it	mi
 801f1b4:	b2ad      	uxthmi	r5, r5
 801f1b6:	6031      	str	r1, [r6, #0]
 801f1b8:	07d9      	lsls	r1, r3, #31
 801f1ba:	bf44      	itt	mi
 801f1bc:	f043 0320 	orrmi.w	r3, r3, #32
 801f1c0:	6023      	strmi	r3, [r4, #0]
 801f1c2:	b11d      	cbz	r5, 801f1cc <_printf_i+0x19c>
 801f1c4:	2310      	movs	r3, #16
 801f1c6:	e7ad      	b.n	801f124 <_printf_i+0xf4>
 801f1c8:	4826      	ldr	r0, [pc, #152]	@ (801f264 <_printf_i+0x234>)
 801f1ca:	e7e9      	b.n	801f1a0 <_printf_i+0x170>
 801f1cc:	6823      	ldr	r3, [r4, #0]
 801f1ce:	f023 0320 	bic.w	r3, r3, #32
 801f1d2:	6023      	str	r3, [r4, #0]
 801f1d4:	e7f6      	b.n	801f1c4 <_printf_i+0x194>
 801f1d6:	4616      	mov	r6, r2
 801f1d8:	e7bd      	b.n	801f156 <_printf_i+0x126>
 801f1da:	6833      	ldr	r3, [r6, #0]
 801f1dc:	6825      	ldr	r5, [r4, #0]
 801f1de:	6961      	ldr	r1, [r4, #20]
 801f1e0:	1d18      	adds	r0, r3, #4
 801f1e2:	6030      	str	r0, [r6, #0]
 801f1e4:	062e      	lsls	r6, r5, #24
 801f1e6:	681b      	ldr	r3, [r3, #0]
 801f1e8:	d501      	bpl.n	801f1ee <_printf_i+0x1be>
 801f1ea:	6019      	str	r1, [r3, #0]
 801f1ec:	e002      	b.n	801f1f4 <_printf_i+0x1c4>
 801f1ee:	0668      	lsls	r0, r5, #25
 801f1f0:	d5fb      	bpl.n	801f1ea <_printf_i+0x1ba>
 801f1f2:	8019      	strh	r1, [r3, #0]
 801f1f4:	2300      	movs	r3, #0
 801f1f6:	6123      	str	r3, [r4, #16]
 801f1f8:	4616      	mov	r6, r2
 801f1fa:	e7bc      	b.n	801f176 <_printf_i+0x146>
 801f1fc:	6833      	ldr	r3, [r6, #0]
 801f1fe:	1d1a      	adds	r2, r3, #4
 801f200:	6032      	str	r2, [r6, #0]
 801f202:	681e      	ldr	r6, [r3, #0]
 801f204:	6862      	ldr	r2, [r4, #4]
 801f206:	2100      	movs	r1, #0
 801f208:	4630      	mov	r0, r6
 801f20a:	f7e0 ffe1 	bl	80001d0 <memchr>
 801f20e:	b108      	cbz	r0, 801f214 <_printf_i+0x1e4>
 801f210:	1b80      	subs	r0, r0, r6
 801f212:	6060      	str	r0, [r4, #4]
 801f214:	6863      	ldr	r3, [r4, #4]
 801f216:	6123      	str	r3, [r4, #16]
 801f218:	2300      	movs	r3, #0
 801f21a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f21e:	e7aa      	b.n	801f176 <_printf_i+0x146>
 801f220:	6923      	ldr	r3, [r4, #16]
 801f222:	4632      	mov	r2, r6
 801f224:	4649      	mov	r1, r9
 801f226:	4640      	mov	r0, r8
 801f228:	47d0      	blx	sl
 801f22a:	3001      	adds	r0, #1
 801f22c:	d0ad      	beq.n	801f18a <_printf_i+0x15a>
 801f22e:	6823      	ldr	r3, [r4, #0]
 801f230:	079b      	lsls	r3, r3, #30
 801f232:	d413      	bmi.n	801f25c <_printf_i+0x22c>
 801f234:	68e0      	ldr	r0, [r4, #12]
 801f236:	9b03      	ldr	r3, [sp, #12]
 801f238:	4298      	cmp	r0, r3
 801f23a:	bfb8      	it	lt
 801f23c:	4618      	movlt	r0, r3
 801f23e:	e7a6      	b.n	801f18e <_printf_i+0x15e>
 801f240:	2301      	movs	r3, #1
 801f242:	4632      	mov	r2, r6
 801f244:	4649      	mov	r1, r9
 801f246:	4640      	mov	r0, r8
 801f248:	47d0      	blx	sl
 801f24a:	3001      	adds	r0, #1
 801f24c:	d09d      	beq.n	801f18a <_printf_i+0x15a>
 801f24e:	3501      	adds	r5, #1
 801f250:	68e3      	ldr	r3, [r4, #12]
 801f252:	9903      	ldr	r1, [sp, #12]
 801f254:	1a5b      	subs	r3, r3, r1
 801f256:	42ab      	cmp	r3, r5
 801f258:	dcf2      	bgt.n	801f240 <_printf_i+0x210>
 801f25a:	e7eb      	b.n	801f234 <_printf_i+0x204>
 801f25c:	2500      	movs	r5, #0
 801f25e:	f104 0619 	add.w	r6, r4, #25
 801f262:	e7f5      	b.n	801f250 <_printf_i+0x220>
 801f264:	08022b0a 	.word	0x08022b0a
 801f268:	08022b1b 	.word	0x08022b1b

0801f26c <__sflush_r>:
 801f26c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f274:	0716      	lsls	r6, r2, #28
 801f276:	4605      	mov	r5, r0
 801f278:	460c      	mov	r4, r1
 801f27a:	d454      	bmi.n	801f326 <__sflush_r+0xba>
 801f27c:	684b      	ldr	r3, [r1, #4]
 801f27e:	2b00      	cmp	r3, #0
 801f280:	dc02      	bgt.n	801f288 <__sflush_r+0x1c>
 801f282:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f284:	2b00      	cmp	r3, #0
 801f286:	dd48      	ble.n	801f31a <__sflush_r+0xae>
 801f288:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f28a:	2e00      	cmp	r6, #0
 801f28c:	d045      	beq.n	801f31a <__sflush_r+0xae>
 801f28e:	2300      	movs	r3, #0
 801f290:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f294:	682f      	ldr	r7, [r5, #0]
 801f296:	6a21      	ldr	r1, [r4, #32]
 801f298:	602b      	str	r3, [r5, #0]
 801f29a:	d030      	beq.n	801f2fe <__sflush_r+0x92>
 801f29c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f29e:	89a3      	ldrh	r3, [r4, #12]
 801f2a0:	0759      	lsls	r1, r3, #29
 801f2a2:	d505      	bpl.n	801f2b0 <__sflush_r+0x44>
 801f2a4:	6863      	ldr	r3, [r4, #4]
 801f2a6:	1ad2      	subs	r2, r2, r3
 801f2a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f2aa:	b10b      	cbz	r3, 801f2b0 <__sflush_r+0x44>
 801f2ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f2ae:	1ad2      	subs	r2, r2, r3
 801f2b0:	2300      	movs	r3, #0
 801f2b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f2b4:	6a21      	ldr	r1, [r4, #32]
 801f2b6:	4628      	mov	r0, r5
 801f2b8:	47b0      	blx	r6
 801f2ba:	1c43      	adds	r3, r0, #1
 801f2bc:	89a3      	ldrh	r3, [r4, #12]
 801f2be:	d106      	bne.n	801f2ce <__sflush_r+0x62>
 801f2c0:	6829      	ldr	r1, [r5, #0]
 801f2c2:	291d      	cmp	r1, #29
 801f2c4:	d82b      	bhi.n	801f31e <__sflush_r+0xb2>
 801f2c6:	4a2a      	ldr	r2, [pc, #168]	@ (801f370 <__sflush_r+0x104>)
 801f2c8:	40ca      	lsrs	r2, r1
 801f2ca:	07d6      	lsls	r6, r2, #31
 801f2cc:	d527      	bpl.n	801f31e <__sflush_r+0xb2>
 801f2ce:	2200      	movs	r2, #0
 801f2d0:	6062      	str	r2, [r4, #4]
 801f2d2:	04d9      	lsls	r1, r3, #19
 801f2d4:	6922      	ldr	r2, [r4, #16]
 801f2d6:	6022      	str	r2, [r4, #0]
 801f2d8:	d504      	bpl.n	801f2e4 <__sflush_r+0x78>
 801f2da:	1c42      	adds	r2, r0, #1
 801f2dc:	d101      	bne.n	801f2e2 <__sflush_r+0x76>
 801f2de:	682b      	ldr	r3, [r5, #0]
 801f2e0:	b903      	cbnz	r3, 801f2e4 <__sflush_r+0x78>
 801f2e2:	6560      	str	r0, [r4, #84]	@ 0x54
 801f2e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f2e6:	602f      	str	r7, [r5, #0]
 801f2e8:	b1b9      	cbz	r1, 801f31a <__sflush_r+0xae>
 801f2ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f2ee:	4299      	cmp	r1, r3
 801f2f0:	d002      	beq.n	801f2f8 <__sflush_r+0x8c>
 801f2f2:	4628      	mov	r0, r5
 801f2f4:	f7ff fa94 	bl	801e820 <_free_r>
 801f2f8:	2300      	movs	r3, #0
 801f2fa:	6363      	str	r3, [r4, #52]	@ 0x34
 801f2fc:	e00d      	b.n	801f31a <__sflush_r+0xae>
 801f2fe:	2301      	movs	r3, #1
 801f300:	4628      	mov	r0, r5
 801f302:	47b0      	blx	r6
 801f304:	4602      	mov	r2, r0
 801f306:	1c50      	adds	r0, r2, #1
 801f308:	d1c9      	bne.n	801f29e <__sflush_r+0x32>
 801f30a:	682b      	ldr	r3, [r5, #0]
 801f30c:	2b00      	cmp	r3, #0
 801f30e:	d0c6      	beq.n	801f29e <__sflush_r+0x32>
 801f310:	2b1d      	cmp	r3, #29
 801f312:	d001      	beq.n	801f318 <__sflush_r+0xac>
 801f314:	2b16      	cmp	r3, #22
 801f316:	d11e      	bne.n	801f356 <__sflush_r+0xea>
 801f318:	602f      	str	r7, [r5, #0]
 801f31a:	2000      	movs	r0, #0
 801f31c:	e022      	b.n	801f364 <__sflush_r+0xf8>
 801f31e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f322:	b21b      	sxth	r3, r3
 801f324:	e01b      	b.n	801f35e <__sflush_r+0xf2>
 801f326:	690f      	ldr	r7, [r1, #16]
 801f328:	2f00      	cmp	r7, #0
 801f32a:	d0f6      	beq.n	801f31a <__sflush_r+0xae>
 801f32c:	0793      	lsls	r3, r2, #30
 801f32e:	680e      	ldr	r6, [r1, #0]
 801f330:	bf08      	it	eq
 801f332:	694b      	ldreq	r3, [r1, #20]
 801f334:	600f      	str	r7, [r1, #0]
 801f336:	bf18      	it	ne
 801f338:	2300      	movne	r3, #0
 801f33a:	eba6 0807 	sub.w	r8, r6, r7
 801f33e:	608b      	str	r3, [r1, #8]
 801f340:	f1b8 0f00 	cmp.w	r8, #0
 801f344:	dde9      	ble.n	801f31a <__sflush_r+0xae>
 801f346:	6a21      	ldr	r1, [r4, #32]
 801f348:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f34a:	4643      	mov	r3, r8
 801f34c:	463a      	mov	r2, r7
 801f34e:	4628      	mov	r0, r5
 801f350:	47b0      	blx	r6
 801f352:	2800      	cmp	r0, #0
 801f354:	dc08      	bgt.n	801f368 <__sflush_r+0xfc>
 801f356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f35a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f35e:	81a3      	strh	r3, [r4, #12]
 801f360:	f04f 30ff 	mov.w	r0, #4294967295
 801f364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f368:	4407      	add	r7, r0
 801f36a:	eba8 0800 	sub.w	r8, r8, r0
 801f36e:	e7e7      	b.n	801f340 <__sflush_r+0xd4>
 801f370:	20400001 	.word	0x20400001

0801f374 <_fflush_r>:
 801f374:	b538      	push	{r3, r4, r5, lr}
 801f376:	690b      	ldr	r3, [r1, #16]
 801f378:	4605      	mov	r5, r0
 801f37a:	460c      	mov	r4, r1
 801f37c:	b913      	cbnz	r3, 801f384 <_fflush_r+0x10>
 801f37e:	2500      	movs	r5, #0
 801f380:	4628      	mov	r0, r5
 801f382:	bd38      	pop	{r3, r4, r5, pc}
 801f384:	b118      	cbz	r0, 801f38e <_fflush_r+0x1a>
 801f386:	6a03      	ldr	r3, [r0, #32]
 801f388:	b90b      	cbnz	r3, 801f38e <_fflush_r+0x1a>
 801f38a:	f7fe febb 	bl	801e104 <__sinit>
 801f38e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f392:	2b00      	cmp	r3, #0
 801f394:	d0f3      	beq.n	801f37e <_fflush_r+0xa>
 801f396:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f398:	07d0      	lsls	r0, r2, #31
 801f39a:	d404      	bmi.n	801f3a6 <_fflush_r+0x32>
 801f39c:	0599      	lsls	r1, r3, #22
 801f39e:	d402      	bmi.n	801f3a6 <_fflush_r+0x32>
 801f3a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f3a2:	f7ff fa0e 	bl	801e7c2 <__retarget_lock_acquire_recursive>
 801f3a6:	4628      	mov	r0, r5
 801f3a8:	4621      	mov	r1, r4
 801f3aa:	f7ff ff5f 	bl	801f26c <__sflush_r>
 801f3ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f3b0:	07da      	lsls	r2, r3, #31
 801f3b2:	4605      	mov	r5, r0
 801f3b4:	d4e4      	bmi.n	801f380 <_fflush_r+0xc>
 801f3b6:	89a3      	ldrh	r3, [r4, #12]
 801f3b8:	059b      	lsls	r3, r3, #22
 801f3ba:	d4e1      	bmi.n	801f380 <_fflush_r+0xc>
 801f3bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f3be:	f7ff fa01 	bl	801e7c4 <__retarget_lock_release_recursive>
 801f3c2:	e7dd      	b.n	801f380 <_fflush_r+0xc>

0801f3c4 <fiprintf>:
 801f3c4:	b40e      	push	{r1, r2, r3}
 801f3c6:	b503      	push	{r0, r1, lr}
 801f3c8:	4601      	mov	r1, r0
 801f3ca:	ab03      	add	r3, sp, #12
 801f3cc:	4805      	ldr	r0, [pc, #20]	@ (801f3e4 <fiprintf+0x20>)
 801f3ce:	f853 2b04 	ldr.w	r2, [r3], #4
 801f3d2:	6800      	ldr	r0, [r0, #0]
 801f3d4:	9301      	str	r3, [sp, #4]
 801f3d6:	f7ff fca5 	bl	801ed24 <_vfiprintf_r>
 801f3da:	b002      	add	sp, #8
 801f3dc:	f85d eb04 	ldr.w	lr, [sp], #4
 801f3e0:	b003      	add	sp, #12
 801f3e2:	4770      	bx	lr
 801f3e4:	20000044 	.word	0x20000044

0801f3e8 <__swhatbuf_r>:
 801f3e8:	b570      	push	{r4, r5, r6, lr}
 801f3ea:	460c      	mov	r4, r1
 801f3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f3f0:	2900      	cmp	r1, #0
 801f3f2:	b096      	sub	sp, #88	@ 0x58
 801f3f4:	4615      	mov	r5, r2
 801f3f6:	461e      	mov	r6, r3
 801f3f8:	da0d      	bge.n	801f416 <__swhatbuf_r+0x2e>
 801f3fa:	89a3      	ldrh	r3, [r4, #12]
 801f3fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f400:	f04f 0100 	mov.w	r1, #0
 801f404:	bf14      	ite	ne
 801f406:	2340      	movne	r3, #64	@ 0x40
 801f408:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f40c:	2000      	movs	r0, #0
 801f40e:	6031      	str	r1, [r6, #0]
 801f410:	602b      	str	r3, [r5, #0]
 801f412:	b016      	add	sp, #88	@ 0x58
 801f414:	bd70      	pop	{r4, r5, r6, pc}
 801f416:	466a      	mov	r2, sp
 801f418:	f000 f848 	bl	801f4ac <_fstat_r>
 801f41c:	2800      	cmp	r0, #0
 801f41e:	dbec      	blt.n	801f3fa <__swhatbuf_r+0x12>
 801f420:	9901      	ldr	r1, [sp, #4]
 801f422:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f426:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f42a:	4259      	negs	r1, r3
 801f42c:	4159      	adcs	r1, r3
 801f42e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f432:	e7eb      	b.n	801f40c <__swhatbuf_r+0x24>

0801f434 <__smakebuf_r>:
 801f434:	898b      	ldrh	r3, [r1, #12]
 801f436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f438:	079d      	lsls	r5, r3, #30
 801f43a:	4606      	mov	r6, r0
 801f43c:	460c      	mov	r4, r1
 801f43e:	d507      	bpl.n	801f450 <__smakebuf_r+0x1c>
 801f440:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f444:	6023      	str	r3, [r4, #0]
 801f446:	6123      	str	r3, [r4, #16]
 801f448:	2301      	movs	r3, #1
 801f44a:	6163      	str	r3, [r4, #20]
 801f44c:	b003      	add	sp, #12
 801f44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f450:	ab01      	add	r3, sp, #4
 801f452:	466a      	mov	r2, sp
 801f454:	f7ff ffc8 	bl	801f3e8 <__swhatbuf_r>
 801f458:	9f00      	ldr	r7, [sp, #0]
 801f45a:	4605      	mov	r5, r0
 801f45c:	4639      	mov	r1, r7
 801f45e:	4630      	mov	r0, r6
 801f460:	f7ff fa52 	bl	801e908 <_malloc_r>
 801f464:	b948      	cbnz	r0, 801f47a <__smakebuf_r+0x46>
 801f466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f46a:	059a      	lsls	r2, r3, #22
 801f46c:	d4ee      	bmi.n	801f44c <__smakebuf_r+0x18>
 801f46e:	f023 0303 	bic.w	r3, r3, #3
 801f472:	f043 0302 	orr.w	r3, r3, #2
 801f476:	81a3      	strh	r3, [r4, #12]
 801f478:	e7e2      	b.n	801f440 <__smakebuf_r+0xc>
 801f47a:	89a3      	ldrh	r3, [r4, #12]
 801f47c:	6020      	str	r0, [r4, #0]
 801f47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f482:	81a3      	strh	r3, [r4, #12]
 801f484:	9b01      	ldr	r3, [sp, #4]
 801f486:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f48a:	b15b      	cbz	r3, 801f4a4 <__smakebuf_r+0x70>
 801f48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f490:	4630      	mov	r0, r6
 801f492:	f000 f81d 	bl	801f4d0 <_isatty_r>
 801f496:	b128      	cbz	r0, 801f4a4 <__smakebuf_r+0x70>
 801f498:	89a3      	ldrh	r3, [r4, #12]
 801f49a:	f023 0303 	bic.w	r3, r3, #3
 801f49e:	f043 0301 	orr.w	r3, r3, #1
 801f4a2:	81a3      	strh	r3, [r4, #12]
 801f4a4:	89a3      	ldrh	r3, [r4, #12]
 801f4a6:	431d      	orrs	r5, r3
 801f4a8:	81a5      	strh	r5, [r4, #12]
 801f4aa:	e7cf      	b.n	801f44c <__smakebuf_r+0x18>

0801f4ac <_fstat_r>:
 801f4ac:	b538      	push	{r3, r4, r5, lr}
 801f4ae:	4d07      	ldr	r5, [pc, #28]	@ (801f4cc <_fstat_r+0x20>)
 801f4b0:	2300      	movs	r3, #0
 801f4b2:	4604      	mov	r4, r0
 801f4b4:	4608      	mov	r0, r1
 801f4b6:	4611      	mov	r1, r2
 801f4b8:	602b      	str	r3, [r5, #0]
 801f4ba:	f7e3 fcf9 	bl	8002eb0 <_fstat>
 801f4be:	1c43      	adds	r3, r0, #1
 801f4c0:	d102      	bne.n	801f4c8 <_fstat_r+0x1c>
 801f4c2:	682b      	ldr	r3, [r5, #0]
 801f4c4:	b103      	cbz	r3, 801f4c8 <_fstat_r+0x1c>
 801f4c6:	6023      	str	r3, [r4, #0]
 801f4c8:	bd38      	pop	{r3, r4, r5, pc}
 801f4ca:	bf00      	nop
 801f4cc:	20012da8 	.word	0x20012da8

0801f4d0 <_isatty_r>:
 801f4d0:	b538      	push	{r3, r4, r5, lr}
 801f4d2:	4d06      	ldr	r5, [pc, #24]	@ (801f4ec <_isatty_r+0x1c>)
 801f4d4:	2300      	movs	r3, #0
 801f4d6:	4604      	mov	r4, r0
 801f4d8:	4608      	mov	r0, r1
 801f4da:	602b      	str	r3, [r5, #0]
 801f4dc:	f7e3 fcf8 	bl	8002ed0 <_isatty>
 801f4e0:	1c43      	adds	r3, r0, #1
 801f4e2:	d102      	bne.n	801f4ea <_isatty_r+0x1a>
 801f4e4:	682b      	ldr	r3, [r5, #0]
 801f4e6:	b103      	cbz	r3, 801f4ea <_isatty_r+0x1a>
 801f4e8:	6023      	str	r3, [r4, #0]
 801f4ea:	bd38      	pop	{r3, r4, r5, pc}
 801f4ec:	20012da8 	.word	0x20012da8

0801f4f0 <_sbrk_r>:
 801f4f0:	b538      	push	{r3, r4, r5, lr}
 801f4f2:	4d06      	ldr	r5, [pc, #24]	@ (801f50c <_sbrk_r+0x1c>)
 801f4f4:	2300      	movs	r3, #0
 801f4f6:	4604      	mov	r4, r0
 801f4f8:	4608      	mov	r0, r1
 801f4fa:	602b      	str	r3, [r5, #0]
 801f4fc:	f7e3 fd00 	bl	8002f00 <_sbrk>
 801f500:	1c43      	adds	r3, r0, #1
 801f502:	d102      	bne.n	801f50a <_sbrk_r+0x1a>
 801f504:	682b      	ldr	r3, [r5, #0]
 801f506:	b103      	cbz	r3, 801f50a <_sbrk_r+0x1a>
 801f508:	6023      	str	r3, [r4, #0]
 801f50a:	bd38      	pop	{r3, r4, r5, pc}
 801f50c:	20012da8 	.word	0x20012da8

0801f510 <abort>:
 801f510:	b508      	push	{r3, lr}
 801f512:	2006      	movs	r0, #6
 801f514:	f000 f85a 	bl	801f5cc <raise>
 801f518:	2001      	movs	r0, #1
 801f51a:	f7e3 fc95 	bl	8002e48 <_exit>

0801f51e <_realloc_r>:
 801f51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f522:	4607      	mov	r7, r0
 801f524:	4614      	mov	r4, r2
 801f526:	460d      	mov	r5, r1
 801f528:	b921      	cbnz	r1, 801f534 <_realloc_r+0x16>
 801f52a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f52e:	4611      	mov	r1, r2
 801f530:	f7ff b9ea 	b.w	801e908 <_malloc_r>
 801f534:	b92a      	cbnz	r2, 801f542 <_realloc_r+0x24>
 801f536:	f7ff f973 	bl	801e820 <_free_r>
 801f53a:	4625      	mov	r5, r4
 801f53c:	4628      	mov	r0, r5
 801f53e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f542:	f000 f85f 	bl	801f604 <_malloc_usable_size_r>
 801f546:	4284      	cmp	r4, r0
 801f548:	4606      	mov	r6, r0
 801f54a:	d802      	bhi.n	801f552 <_realloc_r+0x34>
 801f54c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f550:	d8f4      	bhi.n	801f53c <_realloc_r+0x1e>
 801f552:	4621      	mov	r1, r4
 801f554:	4638      	mov	r0, r7
 801f556:	f7ff f9d7 	bl	801e908 <_malloc_r>
 801f55a:	4680      	mov	r8, r0
 801f55c:	b908      	cbnz	r0, 801f562 <_realloc_r+0x44>
 801f55e:	4645      	mov	r5, r8
 801f560:	e7ec      	b.n	801f53c <_realloc_r+0x1e>
 801f562:	42b4      	cmp	r4, r6
 801f564:	4622      	mov	r2, r4
 801f566:	4629      	mov	r1, r5
 801f568:	bf28      	it	cs
 801f56a:	4632      	movcs	r2, r6
 801f56c:	f7ff f92b 	bl	801e7c6 <memcpy>
 801f570:	4629      	mov	r1, r5
 801f572:	4638      	mov	r0, r7
 801f574:	f7ff f954 	bl	801e820 <_free_r>
 801f578:	e7f1      	b.n	801f55e <_realloc_r+0x40>

0801f57a <_raise_r>:
 801f57a:	291f      	cmp	r1, #31
 801f57c:	b538      	push	{r3, r4, r5, lr}
 801f57e:	4605      	mov	r5, r0
 801f580:	460c      	mov	r4, r1
 801f582:	d904      	bls.n	801f58e <_raise_r+0x14>
 801f584:	2316      	movs	r3, #22
 801f586:	6003      	str	r3, [r0, #0]
 801f588:	f04f 30ff 	mov.w	r0, #4294967295
 801f58c:	bd38      	pop	{r3, r4, r5, pc}
 801f58e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f590:	b112      	cbz	r2, 801f598 <_raise_r+0x1e>
 801f592:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f596:	b94b      	cbnz	r3, 801f5ac <_raise_r+0x32>
 801f598:	4628      	mov	r0, r5
 801f59a:	f000 f831 	bl	801f600 <_getpid_r>
 801f59e:	4622      	mov	r2, r4
 801f5a0:	4601      	mov	r1, r0
 801f5a2:	4628      	mov	r0, r5
 801f5a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f5a8:	f000 b818 	b.w	801f5dc <_kill_r>
 801f5ac:	2b01      	cmp	r3, #1
 801f5ae:	d00a      	beq.n	801f5c6 <_raise_r+0x4c>
 801f5b0:	1c59      	adds	r1, r3, #1
 801f5b2:	d103      	bne.n	801f5bc <_raise_r+0x42>
 801f5b4:	2316      	movs	r3, #22
 801f5b6:	6003      	str	r3, [r0, #0]
 801f5b8:	2001      	movs	r0, #1
 801f5ba:	e7e7      	b.n	801f58c <_raise_r+0x12>
 801f5bc:	2100      	movs	r1, #0
 801f5be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f5c2:	4620      	mov	r0, r4
 801f5c4:	4798      	blx	r3
 801f5c6:	2000      	movs	r0, #0
 801f5c8:	e7e0      	b.n	801f58c <_raise_r+0x12>
	...

0801f5cc <raise>:
 801f5cc:	4b02      	ldr	r3, [pc, #8]	@ (801f5d8 <raise+0xc>)
 801f5ce:	4601      	mov	r1, r0
 801f5d0:	6818      	ldr	r0, [r3, #0]
 801f5d2:	f7ff bfd2 	b.w	801f57a <_raise_r>
 801f5d6:	bf00      	nop
 801f5d8:	20000044 	.word	0x20000044

0801f5dc <_kill_r>:
 801f5dc:	b538      	push	{r3, r4, r5, lr}
 801f5de:	4d07      	ldr	r5, [pc, #28]	@ (801f5fc <_kill_r+0x20>)
 801f5e0:	2300      	movs	r3, #0
 801f5e2:	4604      	mov	r4, r0
 801f5e4:	4608      	mov	r0, r1
 801f5e6:	4611      	mov	r1, r2
 801f5e8:	602b      	str	r3, [r5, #0]
 801f5ea:	f7e3 fc1b 	bl	8002e24 <_kill>
 801f5ee:	1c43      	adds	r3, r0, #1
 801f5f0:	d102      	bne.n	801f5f8 <_kill_r+0x1c>
 801f5f2:	682b      	ldr	r3, [r5, #0]
 801f5f4:	b103      	cbz	r3, 801f5f8 <_kill_r+0x1c>
 801f5f6:	6023      	str	r3, [r4, #0]
 801f5f8:	bd38      	pop	{r3, r4, r5, pc}
 801f5fa:	bf00      	nop
 801f5fc:	20012da8 	.word	0x20012da8

0801f600 <_getpid_r>:
 801f600:	f7e3 bc08 	b.w	8002e14 <_getpid>

0801f604 <_malloc_usable_size_r>:
 801f604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f608:	1f18      	subs	r0, r3, #4
 801f60a:	2b00      	cmp	r3, #0
 801f60c:	bfbc      	itt	lt
 801f60e:	580b      	ldrlt	r3, [r1, r0]
 801f610:	18c0      	addlt	r0, r0, r3
 801f612:	4770      	bx	lr

0801f614 <_init>:
 801f614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f616:	bf00      	nop
 801f618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f61a:	bc08      	pop	{r3}
 801f61c:	469e      	mov	lr, r3
 801f61e:	4770      	bx	lr

0801f620 <_fini>:
 801f620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f622:	bf00      	nop
 801f624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f626:	bc08      	pop	{r3}
 801f628:	469e      	mov	lr, r3
 801f62a:	4770      	bx	lr
