// Seed: 2741284705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = id_13;
  assign id_19 = 1;
  module_0(
      id_15, id_10, id_4, id_8
  );
  reg id_22;
  assign id_4 = 1 == id_7;
  reg id_23;
  initial begin
    wait (1 + 1);
  end
  assign id_21[1] = id_12 ? 1 : 1 < 1;
  assign id_22 = id_7;
  assign id_5 = 1;
  assign id_20 = id_22;
  assign id_12 = id_9;
  always @(posedge 1 == id_13 << 1 or negedge id_3) begin
    $display(id_15, id_12, 1'b0, 1'd0, id_12);
    id_2 <= id_23;
  end
  id_24 :
  assert property (@(posedge {id_24{{1, id_4} != id_2}}) 1'b0)
  else $display(id_10 * id_11, (id_24));
  wire module_1;
  wire id_25;
  always @(id_12 or posedge 1) begin
    id_20 <= id_2;
  end
  always_ff @(posedge 1) begin
    id_11 <= {id_1{id_23}};
  end
endmodule
