// Seed: 1591537997
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4
);
  assign id_0 = -1 | id_1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    inout uwire id_13,
    output tri1 id_14,
    input wire id_15
    , id_20,
    input tri1 id_16,
    input supply1 id_17,
    input tri id_18
);
  logic id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_16,
      id_3
  );
endmodule
