// Seed: 1530024732
module module_0 (
    input tri0 id_0,
    output supply0 id_1
    , id_13,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    output wire id_7,
    output supply1 id_8
    , id_14,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11
);
  wire  id_15;
  logic id_16;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  wand  id_6
);
  assign id_5 = -1 + id_1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_3,
      id_0,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_2
  );
  wire id_8;
  assign id_5 = id_4 ? -1'b0 : -1;
  assign id_5 = id_2;
endmodule
