
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000562                       # Number of seconds simulated
sim_ticks                                   562053000                       # Number of ticks simulated
final_tick                                  562053000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147948                       # Simulator instruction rate (inst/s)
host_op_rate                                   287385                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48133095                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451900                       # Number of bytes of host memory used
host_seconds                                    11.68                       # Real time elapsed on the host
sim_insts                                     1727592                       # Number of instructions simulated
sim_ops                                       3355813                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         213440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             300608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87168                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4697                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         155088577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379750664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             534839241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    155088577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        155088577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        155088577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379750664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            534839241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000408724750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10049                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4698                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        847                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4698                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 297664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  300672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     562051000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4698                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.698134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.553079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.428961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          250     27.44%     27.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          210     23.05%     50.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          112     12.29%     62.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      7.35%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      4.17%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      3.40%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      3.40%     81.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.98%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          154     16.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.720000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.260878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.009362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             32     64.00%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             7     14.00%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      8.00%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      2.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      2.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.080000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.340468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47     94.00%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       213440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 149850636.861648291349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 379750664.083280444145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91550085.134320080280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          847                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53268500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109040750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14205374500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39081.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32695.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16771398.47                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     75103000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               162309250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16147.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34897.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       529.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    534.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3911                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     619                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     101361.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4184040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2197305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19942020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2333340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             37372620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1352160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       122338530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19498560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         41116140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              281681355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            501.165113                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            476350500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1972750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    157510250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50777000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      70261250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    268271750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2420460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1259940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13258980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1863540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             35276730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1895040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        95724090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25325760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         52797780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              257481120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            458.108257                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            479714500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3285500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    203881250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65946750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67353000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    209886500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  187711                       # Number of BP lookups
system.cpu.branchPred.condPredicted            187711                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8718                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               145835                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26120                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          145835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              76340                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            69495                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3923                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      687619                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121281                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1225                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           125                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      208003                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           185                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       562053000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1124107                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             246708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1991115                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      187711                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             102460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        786255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17630                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           382                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          152                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    207925                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2688                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1042421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.694284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.679563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   458340     43.97%     43.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12468      1.20%     45.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50934      4.89%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30277      2.90%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35415      3.40%     56.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29404      2.82%     59.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12567      1.21%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22378      2.15%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   390638     37.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1042421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.166987                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.771286                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   239490                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                235584                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    543622                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14910                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8815                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3774798                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8815                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   248128                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  127973                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4464                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    548056                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                104985                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3739541                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2680                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12917                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14767                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75014                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4307130                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8323400                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3790509                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2569606                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   464517                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            105                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65029                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126155                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36708                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11338                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3670064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 231                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3567823                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7611                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          314481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       469437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            167                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1042421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.422632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.797250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              274885     26.37%     26.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               62522      6.00%     32.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              105776     10.15%     42.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               94400      9.06%     51.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              117029     11.23%     62.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               92058      8.83%     71.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               94320      9.05%     80.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               95225      9.13%     89.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              106206     10.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1042421                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13178      8.96%      8.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6812      4.63%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1013      0.69%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             60502     41.16%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36651     24.93%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1997      1.36%     81.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   739      0.50%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26010     17.69%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               69      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6256      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1544168     43.28%     43.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9060      0.25%     43.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1591      0.04%     43.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429657     12.04%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  730      0.02%     55.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19590      0.55%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1777      0.05%     56.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296936      8.32%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                746      0.02%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.61%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8021      0.22%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.83%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               239603      6.72%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96473      2.70%     86.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          443430     12.43%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25721      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3567823                       # Type of FU issued
system.cpu.iq.rate                           3.173918                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      146996                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041200                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4329632                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2015820                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1606397                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4003042                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1969018                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1923303                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1643370                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2065193                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109491                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53172                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9388                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1005                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8815                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   85451                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6438                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3670295                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               289                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694982                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126155                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                146                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    647                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5398                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3344                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7615                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10959                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3547335                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                675506                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20488                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       796777                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146476                       # Number of branches executed
system.cpu.iew.exec_stores                     121271                       # Number of stores executed
system.cpu.iew.exec_rate                     3.155692                       # Inst execution rate
system.cpu.iew.wb_sent                        3534389                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3529700                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2240971                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3566887                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.140004                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628271                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          314487                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8765                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       995739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.370173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.155769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       298651     29.99%     29.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124721     12.53%     42.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65939      6.62%     49.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68588      6.89%     56.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        76594      7.69%     63.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52542      5.28%     69.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        51624      5.18%     74.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42020      4.22%     78.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       215060     21.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       995739                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727592                       # Number of instructions committed
system.cpu.commit.committedOps                3355813                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758577                       # Number of memory references committed
system.cpu.commit.loads                        641810                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133512                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893603                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386164     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9046      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208572      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91285      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355813                       # Class of committed instruction
system.cpu.commit.bw_lim_events                215060                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4450979                       # The number of ROB reads
system.cpu.rob.rob_writes                     7387720                       # The number of ROB writes
system.cpu.timesIdled                             773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727592                       # Number of Instructions Simulated
system.cpu.committedOps                       3355813                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.650679                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.650679                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.536857                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.536857                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3467951                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1375904                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2539648                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1897095                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    621433                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   774271                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1098727                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2248.648505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2248.648505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.137247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.137247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3327                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.203552                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1387965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1387965                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       560809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          560809                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115748                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       676557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           676557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       676557                       # number of overall hits
system.cpu.dcache.overall_hits::total          676557                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14736                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1022                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15758                       # number of overall misses
system.cpu.dcache.overall_misses::total         15758                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    780189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    780189500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66111999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66111999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    846301499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    846301499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    846301499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    846301499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       575545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       575545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       692315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       692315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       692315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       692315                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025604                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008752                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022761                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022761                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52944.455755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52944.455755                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64688.844423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64688.844423                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53706.149194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53706.149194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53706.149194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53706.149194                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12013                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.439306                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12421                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12423                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2315                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1020                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3335                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149744500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149744500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64989999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64989999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    214734499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    214734499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    214734499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    214734499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004817                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004817                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004817                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004817                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64684.449244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64684.449244                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63715.685294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63715.685294                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64388.155622                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64388.155622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64388.155622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64388.155622                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           485.160681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               70846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               851                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.250294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   485.160681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.947579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.947579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            417210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           417210                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       206084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          206084                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       206084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           206084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       206084                       # number of overall hits
system.cpu.icache.overall_hits::total          206084                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1840                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1840                       # number of overall misses
system.cpu.icache.overall_misses::total          1840                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121664500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121664500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    121664500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121664500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121664500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121664500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       207924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207924                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008849                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008849                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008849                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008849                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008849                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008849                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66122.010870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66122.010870                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66122.010870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66122.010870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66122.010870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66122.010870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1106                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          851                       # number of writebacks
system.cpu.icache.writebacks::total               851                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          477                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          477                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          477                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          477                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          477                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          477                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1363                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1363                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96871000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96871000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006555                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71071.900220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71071.900220                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71071.900220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71071.900220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71071.900220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71071.900220                       # average overall mshr miss latency
system.cpu.icache.replacements                    851                       # number of replacements
system.membus.snoop_filter.tot_requests          5549                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    562053000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3677                       # Transaction distribution
system.membus.trans_dist::WritebackClean          851                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1020                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1020                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2315                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       141632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       141632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  355072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4698                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001916                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.043732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4689     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4698                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9927000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7224248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17573250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
