{
    "id": "2ce149482402d202",
    "companyDescription": "Actalent connects passion with purpose. Our scalable talent solutions and services capabilities drive value and results and provide the expertise to help our customers achieve more. Every day, our experts around the globe are making an impact. We\u2019re supporting critical initiatives in engineering and sciences that advance how companies serve the world. \r\n \r\nActalent\u2019s global footprint and flexible delivery models ensure access to specialized talent where and when you need it. We promote consultant engagement through professional development and provide experiences to ensure continuous learning. Our people are the difference.\r\n \r\nOur expertise spans capabilities in engineering including product and manufacturing, systems and software, construction management, environmental, architecture and civil; and power and utilities. We focus on sciences capabilities in laboratory sciences, healthcare, and clinical research. \r\n \r\nActalent is an operating company of Allegis Group, the global leader in talent solutions. Learn more at actalentservices.com. ",
    "description": "Our client, a leading semiconductor IP company, is currently seeking a DFT engineer to join their team! \n Description:\n \n  Develop, maintain and support flows across all business units and projects\n  Architect methodologies and flows for an integrated, RTL centric DFT Environment across IP's, chiplets and SoC designs\n  Develop automated verification test benches and sequences for DFT IP. Including end to end verification solutions that include static design checks, through formal and sequence based verification\n  Building IP or block and SoC level scan insertion flows and scripting ATPG retargeting procedures.\n  Creating automated QoR checks for implementation quality control\n  Write static timing constraints, creating waivers and devising flows for accurate timing checks\n \n  Must Haves:\n  1) 5+ years of experience in complex SoC designs in a RTL, DFT, Verification capacity\n  2) Experience with the following DFT EDA Tools (Tessent ,SNPS and Cadence)\n  3) Experience with JTAG (1149.1/1149.6/1500), iJTAG (1687) and BIST techniques (memory BIST, logic BIST, interconnect BISTs)\n  4) Experience in SoC and IP/Block level scan insertion and Automated Test Pattern Generation (ATPG)\n  5) Experience in core wrapping, pattern retargeting & packetizing ATPG techniques.\n  6) Experience in scripting/reviewing SCAN/MBIST timing constraints.\n  Nice to Have:\n  1) Exposure with CAD and automation. Good exposure for using de-Perl techniques in creating generic codes. Knowledge of TCL and Python is a plus.\n  2) SSN knowledge\n  3) Developing DFT rule bases and DFT-DRC checks with spyglass are valuable additions.\n  4) Experience in integrating custom made DFT logic for complex SoCs (System-On-Chip) and CoWoS (Chip-On-Wafer-On-Substrate) designs\n  5) Knowledge and understanding in Verilog/VHDL and System Verilog\n  6) Experience with simulation of zero delay and SDF annotated test sequences\n  \n \n \u00c0 propos d'Actalent: \n Actalent relie la passion \u00e0 la mission. Nos solutions de candidats talentueux et la performance de nos services produisent la valeur et les r\u00e9sultats, tout en apportant la comp\u00e9tence qui permet \u00e0 nos clients de r\u00e9aliser plus. Nos experts situ\u00e9s dans le monde entier inspirent au quotidien. Nous soutenons les initiatives essentielles en ing\u00e9nierie et en sciences, par les exp\u00e9riences qui favorisent un d\u00e9veloppement continu. La diff\u00e9rence, c\u2019est nos gens. Actalent est une soci\u00e9t\u00e9 d\u2019exploitation d\u2019Allegis Group, leader mondial des solutions de candidats talentueux. \n L\u2019entreprise souscrit au principe d\u2019\u00e9galit\u00e9 d\u2019acc\u00e8s \u00e0 l\u2019emploi et prendra en compte toutes les candidatures sans distinction de race, sexe, \u00e2ge, couleur, religion, nationalit\u00e9, statut de v\u00e9t\u00e9ran, handicap, orientation sexuelle, identit\u00e9 sexuelle, information g\u00e9n\u00e9tique ou toute autre distinction prot\u00e9g\u00e9e par la loi. \n About Actalent: \n Actalent connects passion with purpose. Our scalable talent solutions and services capabilities drive value and results and provide the expertise to help our customers achieve more. Every day, our experts around the globe are making an impact. We\u2019re supporting critical initiatives in engineering and sciences that advance how companies serve the world. Actalent promotes consultant care and engagement through experiences that enable continuous development. Our people are the difference. Actalent is an operating company of Allegis Group, the global leader in talent solutions. \n  The company is an equal opportunity employer and will consider all applications without regards to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.",
    "preprocessed_description": "Our client, a leading semiconductor IP company, is currently seeking a DFT engineer to join their team! Description: Develop, maintain and support flows across all business units and projects Architect methodologies and flows for an integrated, RTL centric DFT Environment across IP's, chiplets and SoC designs Develop automated verification test benches and sequences for DFT IP. Including end to end verification solutions that include static design checks, through formal and sequence based verification Building IP or block and SoC level scan insertion flows and scripting ATPG retargeting procedures. Creating automated QoR checks for implementation quality control Write static timing constraints, creating waivers and devising flows for accurate timing checks Must Haves: 1) 5+ years of experience in complex SoC designs in a RTL, DFT, Verification capacity 2) Experience with the following DFT EDA Tools (Tessent ,SNPS and Cadence) 3) Experience with JTAG (1149.1/1149.6/1500), iJTAG (1687) and BIST techniques (memory BIST, logic BIST, interconnect BISTs) 4) Experience in SoC and IP/Block level scan insertion and Automated Test Pattern Generation (ATPG) 5) Experience in core wrapping, pattern retargeting & packetizing ATPG techniques. 6) Experience in scripting/reviewing SCAN/MBIST timing constraints. Nice to Have: 1) Exposure with Computer-Aided Design and automation. Good exposure for using de-Perl techniques in creating generic codes. Knowledge of TCL and Python is a plus. 2) SSN knowledge 3) Developing DFT rule bases and DFT-DRC checks with spyglass are valuable additions. 4) Experience in integrating custom made DFT logic for complex SoCs (System-On-Chip) and CoWoS (Chip-On-Wafer-On-Substrate) designs 5) Knowledge and understanding in Verilog/VHDL and System Verilog 6) Experience with simulation of zero delay and SDF annotated test sequences \u00c0 propos d'Actalent: Actalent relie la passion \u00e0 la mission. Nos solutions de candidats talentueux et la performance de nos services produisent la valeur et les r\u00e9sultats, tout en apportant la comp\u00e9tence qui permet \u00e0 nos clients de r\u00e9aliser plus. Nos experts situ\u00e9s dans le monde entier inspirent au quotidien. Nous soutenons les initiatives essentielles en ing\u00e9nierie et en sciences, par les exp\u00e9riences qui favorisent un d\u00e9veloppement continu. La diff\u00e9rence, c'est nos gens. Actalent est une soci\u00e9t\u00e9 d'exploitation d'Allegis Group, leader mondial des solutions de candidats talentueux. L'entreprise souscrit au principe d'\u00e9galit\u00e9 d'acc\u00e8s \u00e0 l'emploi et prendra en compte toutes les candidatures sans distinction de race, sexe, \u00e2ge, couleur, religion, nationalit\u00e9, statut de v\u00e9t\u00e9ran, handicap, orientation sexuelle, identit\u00e9 sexuelle, information g\u00e9n\u00e9tique ou toute autre distinction prot\u00e9g\u00e9e par la loi. About Actalent: Actalent connects passion with purpose. Our scalable talent solutions and services capabilities drive value and results and provide the expertise to help our customers achieve more. Every day, our experts around the globe are making an impact. We're supporting critical initiatives in engineering and sciences that advance how companies serve the world. Actalent promotes consultant care and engagement through experiences that enable continuous development. Our people are the difference. Actalent is an operating company of Allegis Group, the global leader in talent solutions. The company is an equal opportunity employer and will consider all applications without regards to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.",
    "processed_description": "client lead semiconductor ip company currently seek DFT engineer join team description develop maintain support flow business unit project Architect methodology flow IP's chiplet soc design automate verification test bench sequence DFT IP . include verification solution include static design check formal sequence base verification Building ip block level scan insertion flow script retargete procedure . create automate QoR check implementation quality control write static timing constraint create waiver devise flow accurate timing check Haves + complex soc design verification capacity Cadence JTAG iJTAG BIST technique interconnect BISTs ip block level scan insertion core wrapping pattern retargete packetize ATPG technique . scripting review SCAN MBIST timing constraint . nice exposure Computer aid Design automation . good exposure perl technique create generic code . knowledge . SSN knowledge develop DFT rule basis DFT DRC check spyglass valuable addition . integrate custom DFT logic complex SoCs system chip CoWoS chip wafer substrate design knowledge understanding simulation zero delay annotate test sequence propos d'Actalent actalent relie passion mission . solution candidats talentueux performance services produisent valeur les resultat tout apportant competence permet client . expert situes dans . nous soutenon les initiative essentielle par les experiences favorisent continu . c'est gen . Actalent est une societe d'exploitation d'Allegis Group . souscrit au principe d'egalite d'acces lthemploi prendra compte toutes les candidature distinction race sexe couleur religion nationalite statut veteran handicap orientation sexuelle identite sexuelle toute autre distinction protegee par loi . connect passion purpose . scalable talent solution service capability drive result provide expertise help customer achieve . expert globe impact . support critical initiative engineering science advance company serve . promote consultant care engagement enable continuous development . people difference . operate company global leader talent solution . company equal employer consider application regard race sex age color religion national origin veteran status sexual orientation gender identity genetic information characteristic protect law .",
    "results_group": {
        "extracted_noun_chunks": [
            "accurate timing check Haves",
            "application regard race sex age color religion national origin veteran status sexual orientation",
            "gender identity genetic information",
            "talentueux performance services produisent",
            "scripting review SCAN MBIST timing constraint",
            "continuous development",
            "support flow business unit project Architect methodology flow IP's chiplet soc design automate verification test bench sequence",
            "client lead semiconductor ip company",
            "expert globe impact",
            "good exposure perl technique",
            "company global leader talent solution",
            "static timing constraint",
            "company equal employer",
            "passion purpose",
            "help",
            "generic code",
            "solution candidats",
            "knowledge",
            "test sequence",
            "d'Actalent",
            "DFT IP",
            "static design check formal sequence base verification Building ip block level scan insertion flow script retargete procedure",
            "automate QoR",
            "societe d'exploitation d'Allegis Group",
            "verification solution",
            "c'est gen",
            "essentielle par les experiences",
            "nous soutenon les initiative",
            "apportant competence permet client",
            "favorisent continu",
            "SSN knowledge",
            "scalable talent solution service capability drive result",
            "ATPG technique",
            "Actalent est",
            "team description",
            "people",
            "BISTs ip block level scan insertion core wrapping pattern retargete",
            "implementation quality control",
            "DFT rule basis DFT DRC check spyglass valuable addition",
            "expert situes dans",
            "consultant care engagement",
            "customer",
            "waiver",
            "expertise",
            "critical initiative engineering science advance company",
            "nice exposure Computer aid Design automation",
            "SoCs system chip CoWoS chip wafer substrate design knowledge understanding simulation zero delay",
            "souscrit au principe d'egalite",
            "toutes les candidature distinction race sexe couleur religion nationalite statut veteran handicap orientation sexuelle identite sexuelle"
        ],
        "combined_lemmatized_tokens": "client lead semiconductor ip company currently seek DFT engineer join team description develop maintain support flow business unit project Architect methodology flow IP's chiplet soc design automate verification test bench sequence DFT IP . include verification solution include static design check formal sequence base verification Building ip block level scan insertion flow script retargete procedure . create automate QoR check implementation quality control write static timing constraint create waiver devise flow accurate timing check Haves + complex soc design verification capacity Cadence JTAG iJTAG BIST technique interconnect BISTs ip block level scan insertion core wrapping pattern retargete packetize ATPG technique . scripting review SCAN MBIST timing constraint . nice exposure Computer aid Design automation . good exposure perl technique create generic code . knowledge . SSN knowledge develop DFT rule basis DFT DRC check spyglass valuable addition . integrate custom DFT logic complex SoCs system chip CoWoS chip wafer substrate design knowledge understanding simulation zero delay annotate test sequence propos d'Actalent actalent relie passion mission . solution candidats talentueux performance services produisent valeur les resultat tout apportant competence permet client . expert situes dans . nous soutenon les initiative essentielle par les experiences favorisent continu . c'est gen . Actalent est une societe d'exploitation d'Allegis Group . souscrit au principe d'egalite d'acces lthemploi prendra compte toutes les candidature distinction race sexe couleur religion nationalite statut veteran handicap orientation sexuelle identite sexuelle toute autre distinction protegee par loi . connect passion purpose . scalable talent solution service capability drive result provide expertise help customer achieve . expert globe impact . support critical initiative engineering science advance company serve . promote consultant care engagement enable continuous development . people difference . operate company global leader talent solution . company equal employer consider application regard race sex age color religion national origin veteran status sexual orientation gender identity genetic information characteristic protect law ."
    }
}