# FIR Filter in Verilog HDL

ğŸ¯ **FIR Filter implemented in Verilog HDL**, with both optimal and non-optimal architectures.  
Includes Wishbone bus interface and testbenches.

---

## ğŸ“Œ Table of Contents
- [Overview](#overview)
- [Project Structure](#project-structure)
- [Design Details](#design-details)
- [Simulation](#simulation)
- [License](#license)

---

## ğŸš€ Overview
This project implements a Finite Impulse Response (FIR) filter in Verilog HDL.
It includes:
- **Non-optimal design:** straightforward structure
- **Optimal design:** improved resource usage and performance
- Integration with **Wishbone bus** for easy SoC communication
- Testbenches to verify functionality

---

## ğŸ“‚ Project Structure
```
.
â”œâ”€â”€ Non-optimal/
â”‚   â”œâ”€â”€ fir.v
â”‚   â”œâ”€â”€ fir_wishbone.v
â”‚   â”œâ”€â”€ wishbone.v
â”‚   â””â”€â”€ testbench.v
â””â”€â”€ Optimal/
    â”œâ”€â”€ FIR.v
    â”œâ”€â”€ FIR_Master.v
    â”œâ”€â”€ fir_system.v
    â”œâ”€â”€ fir_wishbone.v
    â”œâ”€â”€ wishbone.v
    â””â”€â”€ tb_fir_system.v
```

---

## âš™ï¸ Design Details

### Non-optimal
- Simple FIR structure for educational purposes.
- Uses direct multiply-accumulate.

### Optimal
- Optimized for hardware utilization.
- Includes FIR system controller and master module.
- Better suited for FPGA implementation.

### Wishbone interface
- Both designs integrate with a Wishbone bus module (`wishbone.v` / `fir_wishbone.v`).
- Allows easy integration in SoC systems.

---

## ğŸ§ª Simulation
Each folder contains its own testbench file.

### Example:
```bash
# Using Icarus Verilog
cd Optimal
iverilog -o tb tb_fir_system.v FIR.v FIR_Master.v fir_system.v fir_wishbone.v wishbone.v
vvp tb
```

---

## ğŸ“œ License
MIT License.

---

ğŸš€ **Enjoy & Star this repo if you like it!**
