 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : accelerator_soc
Version: V-2023.12-SP5-3
Date   : Sat Nov 29 18:30:03 2025
****************************************

Operating Conditions: tsl18fs120_scl_ff   Library: tsl18fs120_scl_ff
Wire Load Model Mode: top

  Startpoint: s_axi_arvalid
              (input port clocked by clk)
  Endpoint: u_axi_slave/r_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  accelerator_soc    35000                 tsl18fs120_scl_ff

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  s_axi_arvalid (in)                                      0.00       0.50 f
  U492/ZN (inv0d1)                                        0.10       0.60 r
  U493/ZN (inv0d0)                                        0.07       0.67 f
  U485/ZN (nd03d2)                                        0.09       0.77 r
  U850/Z (buffd3)                                         0.15       0.92 r
  U484/ZN (inv0d1)                                        0.08       1.00 f
  U852/ZN (nd03d1)                                        0.06       1.06 r
  U853/Z (buffd3)                                         0.19       1.25 r
  U480/ZN (invbd4)                                        0.17       1.42 f
  U935/ZN (aoi222d1)                                      0.14       1.56 r
  U936/ZN (oaim22d1)                                      0.04       1.60 f
  u_axi_slave/r_data_reg[4]/D (dfcrq1)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  u_axi_slave/r_data_reg[4]/CP (dfcrq1)                   0.00       1.70 r
  library setup time                                     -0.06       1.64
  data required time                                                 1.64
  --------------------------------------------------------------------------
  data required time                                                 1.64
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


1
