

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s'
================================================================
* Date:           Tue Apr 23 23:43:13 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.555|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)"   --->   Operation 14 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)"   --->   Operation 15 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)"   --->   Operation 16 'read' 'data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)"   --->   Operation 17 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)"   --->   Operation 18 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)"   --->   Operation 19 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)"   --->   Operation 20 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)"   --->   Operation 21 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%exp_res_0_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 22 'alloca' 'exp_res_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exp_res_1_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 23 'alloca' 'exp_res_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%exp_res_2_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 24 'alloca' 'exp_res_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%exp_res_3_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 25 'alloca' 'exp_res_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%exp_res_4_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 26 'alloca' 'exp_res_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_res_5_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 27 'alloca' 'exp_res_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%exp_res_6_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 28 'alloca' 'exp_res_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%exp_res_7_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 29 'alloca' 'exp_res_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%exp_res_8_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 30 'alloca' 'exp_res_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%exp_res_9_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 31 'alloca' 'exp_res_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.97ns)   --->   "%tmp_i_i_i_i_i = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 32 'icmp' 'tmp_i_i_i_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.06ns)   --->   "%agg_result_i_i_i_i_i = select i1 %tmp_i_i_i_i_i, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 33 'select' 'agg_result_i_i_i_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.97ns)   --->   "%tmp_i_i18_i_i_i = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 34 'icmp' 'tmp_i_i18_i_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.06ns)   --->   "%agg_result_i_i19_i_i_i = select i1 %tmp_i_i18_i_i_i, i16 %data_3_V_read_1, i16 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 35 'select' 'agg_result_i_i19_i_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.97ns)   --->   "%tmp_i20_i_i_i = icmp slt i16 %agg_result_i_i_i_i_i, %agg_result_i_i19_i_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 36 'icmp' 'tmp_i20_i_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.06ns)   --->   "%agg_result_i_i_i_i = select i1 %tmp_i20_i_i_i, i16 %agg_result_i_i19_i_i_i, i16 %agg_result_i_i_i_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 37 'select' 'agg_result_i_i_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.97ns)   --->   "%tmp_i_i_i14_i_i = icmp slt i16 %data_4_V_read_1, %data_5_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 38 'icmp' 'tmp_i_i_i14_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.06ns)   --->   "%agg_result_i_i_i15_i_i = select i1 %tmp_i_i_i14_i_i, i16 %data_5_V_read_1, i16 %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 39 'select' 'agg_result_i_i_i15_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.97ns)   --->   "%tmp_i_i18_i18_i_i = icmp slt i16 %data_6_V_read_1, %data_7_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 40 'icmp' 'tmp_i_i18_i18_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.06ns)   --->   "%agg_result_i_i19_i19_i_i = select i1 %tmp_i_i18_i18_i_i, i16 %data_7_V_read_1, i16 %data_6_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 41 'select' 'agg_result_i_i19_i19_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.97ns)   --->   "%tmp_i20_i20_i_i = icmp slt i16 %agg_result_i_i_i15_i_i, %agg_result_i_i19_i19_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 42 'icmp' 'tmp_i20_i20_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.06ns)   --->   "%agg_result_i_i21_i_i = select i1 %tmp_i20_i20_i_i, i16 %agg_result_i_i19_i19_i_i, i16 %agg_result_i_i_i15_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 43 'select' 'agg_result_i_i21_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.92>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)"   --->   Operation 44 'read' 'data_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)"   --->   Operation 45 'read' 'data_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.97ns)   --->   "%tmp_i_i_i = icmp slt i16 %agg_result_i_i_i_i, %agg_result_i_i21_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 46 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.06ns)   --->   "%agg_result_i_i_i = select i1 %tmp_i_i_i, i16 %agg_result_i_i21_i_i, i16 %agg_result_i_i_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 47 'select' 'agg_result_i_i_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.97ns)   --->   "%tmp_i_i13_i = icmp slt i16 %data_8_V_read_1, %data_9_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 48 'icmp' 'tmp_i_i13_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.06ns)   --->   "%agg_result_i_i14_i = select i1 %tmp_i_i13_i, i16 %data_9_V_read_1, i16 %data_8_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 49 'select' 'agg_result_i_i14_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.97ns)   --->   "%tmp_i15_i = icmp slt i16 %agg_result_i_i_i, %agg_result_i_i14_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 50 'icmp' 'tmp_i15_i' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.06ns)   --->   "%x_max_V = select i1 %tmp_i15_i, i16 %agg_result_i_i14_i, i16 %agg_result_i_i_i" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 51 'select' 'x_max_V' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.84ns)   --->   "%p_Val2_2 = sub i17 %tmp_2, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'sub' 'p_Val2_2' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2_1 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'sext' 'tmp_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.84ns)   --->   "%p_Val2_2_1 = sub i17 %tmp_2_1, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'sub' 'p_Val2_2_1' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2_2 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'sext' 'tmp_2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.84ns)   --->   "%p_Val2_2_2 = sub i17 %tmp_2_2, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'sub' 'p_Val2_2_2' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2_3 = sext i16 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'sext' 'tmp_2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.84ns)   --->   "%p_Val2_2_3 = sub i17 %tmp_2_3, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'sub' 'p_Val2_2_3' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2_4 = sext i16 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 69 'sext' 'tmp_2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.84ns)   --->   "%p_Val2_2_4 = sub i17 %tmp_2_4, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'sub' 'p_Val2_2_4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2_5 = sext i16 %data_5_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'sext' 'tmp_2_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.84ns)   --->   "%p_Val2_2_5 = sub i17 %tmp_2_5, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 74 'sub' 'p_Val2_2_5' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_5, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_5, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2_6 = sext i16 %data_6_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'sext' 'tmp_2_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.84ns)   --->   "%p_Val2_2_6 = sub i17 %tmp_2_6, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'sub' 'p_Val2_2_6' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_6, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_6, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2_7 = sext i16 %data_7_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'sext' 'tmp_2_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.84ns)   --->   "%p_Val2_2_7 = sub i17 %tmp_2_7, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'sub' 'p_Val2_2_7' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_7, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_7, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2_8 = sext i16 %data_8_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'sext' 'tmp_2_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.84ns)   --->   "%p_Val2_2_8 = sub i17 %tmp_2_8, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 86 'sub' 'p_Val2_2_8' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_8, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 87 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_8, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 88 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2_9 = sext i16 %data_9_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 89 'sext' 'tmp_2_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.84ns)   --->   "%p_Val2_2_9 = sub i17 %tmp_2_9, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 90 'sub' 'p_Val2_2_9' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_9, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 91 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2_9, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 92 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 93 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4_16 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 94 'partselect' 'tmp_4_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 95 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 96 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 97 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_5, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 98 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_6, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 99 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_25 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_7, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 100 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_8, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 101 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_31 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %p_Val2_2_9, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 102 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_14)   --->   "%tmp_s = xor i1 %tmp_38, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 103 'xor' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_14)   --->   "%underflow = and i1 %tmp_37, %tmp_s" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 104 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%brmerge_i_i = xor i1 %tmp_37, %tmp_38" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 105 'xor' 'brmerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%p_Result_0_not = xor i1 %tmp_37, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 106 'xor' 'p_Result_0_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%brmerge = or i1 %tmp_38, %p_Result_0_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 107 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_18)   --->   "%tmp_1 = xor i1 %tmp_40, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 108 'xor' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_18)   --->   "%underflow_1 = and i1 %tmp_39, %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 109 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%brmerge_i_i_1 = xor i1 %tmp_39, %tmp_40" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 110 'xor' 'brmerge_i_i_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%p_Result_18_not = xor i1 %tmp_39, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 111 'xor' 'p_Result_18_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%brmerge1 = or i1 %tmp_40, %p_Result_18_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 112 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_2_11 = xor i1 %tmp_42, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 113 'xor' 'tmp_2_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%underflow_2 = and i1 %tmp_41, %tmp_2_11" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 114 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%brmerge_i_i_2 = xor i1 %tmp_41, %tmp_42" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 115 'xor' 'brmerge_i_i_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%p_Result_2_not = xor i1 %tmp_41, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 116 'xor' 'p_Result_2_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%brmerge2 = or i1 %tmp_42, %p_Result_2_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 117 'or' 'brmerge2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_3_12 = xor i1 %tmp_44, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 118 'xor' 'tmp_3_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%underflow_3 = and i1 %tmp_43, %tmp_3_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 119 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%brmerge_i_i_3 = xor i1 %tmp_43, %tmp_44" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 120 'xor' 'brmerge_i_i_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%p_Result_3_not = xor i1 %tmp_43, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 121 'xor' 'p_Result_3_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%brmerge3 = or i1 %tmp_44, %p_Result_3_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 122 'or' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_4 = xor i1 %tmp_46, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 123 'xor' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%underflow_4 = and i1 %tmp_45, %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 124 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%brmerge_i_i_4 = xor i1 %tmp_45, %tmp_46" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 125 'xor' 'brmerge_i_i_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%p_Result_4_not = xor i1 %tmp_45, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 126 'xor' 'p_Result_4_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%brmerge4 = or i1 %tmp_46, %p_Result_4_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 127 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_5 = xor i1 %tmp_48, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 128 'xor' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%underflow_5 = and i1 %tmp_47, %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 129 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%brmerge_i_i_5 = xor i1 %tmp_47, %tmp_48" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 130 'xor' 'brmerge_i_i_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%p_Result_5_not = xor i1 %tmp_47, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 131 'xor' 'p_Result_5_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%brmerge5 = or i1 %tmp_48, %p_Result_5_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 132 'or' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_6 = xor i1 %tmp_50, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 133 'xor' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%underflow_6 = and i1 %tmp_49, %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 134 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%brmerge_i_i_6 = xor i1 %tmp_49, %tmp_50" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 135 'xor' 'brmerge_i_i_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%p_Result_6_not = xor i1 %tmp_49, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 136 'xor' 'p_Result_6_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%brmerge6 = or i1 %tmp_50, %p_Result_6_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 137 'or' 'brmerge6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_7 = xor i1 %tmp_52, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 138 'xor' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%underflow_7 = and i1 %tmp_51, %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 139 'and' 'underflow_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%brmerge_i_i_7 = xor i1 %tmp_51, %tmp_52" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 140 'xor' 'brmerge_i_i_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%p_Result_7_not = xor i1 %tmp_51, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 141 'xor' 'p_Result_7_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%brmerge7 = or i1 %tmp_52, %p_Result_7_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 142 'or' 'brmerge7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_8 = xor i1 %tmp_54, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 143 'xor' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%underflow_8 = and i1 %tmp_53, %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 144 'and' 'underflow_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%brmerge_i_i_8 = xor i1 %tmp_53, %tmp_54" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 145 'xor' 'brmerge_i_i_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%p_Result_8_not = xor i1 %tmp_53, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 146 'xor' 'p_Result_8_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%brmerge8 = or i1 %tmp_54, %p_Result_8_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 147 'or' 'brmerge8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_9 = xor i1 %tmp_56, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 148 'xor' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%underflow_9 = and i1 %tmp_55, %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 149 'and' 'underflow_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%brmerge_i_i_9 = xor i1 %tmp_55, %tmp_56" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 150 'xor' 'brmerge_i_i_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%p_Result_9_not = xor i1 %tmp_55, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 151 'xor' 'p_Result_9_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%brmerge9 = or i1 %tmp_56, %p_Result_9_not" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 152 'or' 'brmerge9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%tmp_5_13 = select i1 %brmerge_i_i, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 153 'select' 'tmp_5_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_8_14 = select i1 %underflow, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 154 'select' 'tmp_8_14' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V = select i1 %brmerge, i10 %tmp_5_13, i10 %tmp_8_14" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 155 'select' 'y_V' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1_15 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 156 'zext' 'tmp_1_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_1_15" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 157 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (2.77ns)   --->   "%exp_res_0_V_1 = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 158 'load' 'exp_res_0_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%tmp_7_17 = select i1 %brmerge_i_i_1, i10 511, i10 %tmp_4_16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 159 'select' 'tmp_7_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_9_18 = select i1 %underflow_1, i10 -512, i10 %tmp_4_16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 160 'select' 'tmp_9_18' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %brmerge1, i10 %tmp_7_17, i10 %tmp_9_18" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 161 'select' 'y_V_1' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_11_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 162 'zext' 'tmp_11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 163 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.77ns)   --->   "%exp_res_1_V_1 = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 164 'load' 'exp_res_1_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%tmp_11 = select i1 %brmerge_i_i_2, i10 511, i10 %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 165 'select' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %underflow_2, i10 -512, i10 %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 166 'select' 'tmp_12' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %brmerge2, i10 %tmp_11, i10 %tmp_12" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 167 'select' 'y_V_2' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_11_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 168 'zext' 'tmp_11_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 169 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (2.77ns)   --->   "%exp_res_2_V_1 = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 170 'load' 'exp_res_2_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%tmp_14 = select i1 %brmerge_i_i_3, i10 511, i10 %tmp_13" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 171 'select' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_15 = select i1 %underflow_3, i10 -512, i10 %tmp_13" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 172 'select' 'tmp_15' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %brmerge3, i10 %tmp_14, i10 %tmp_15" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 173 'select' 'y_V_3' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_11_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 174 'zext' 'tmp_11_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 175 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (2.77ns)   --->   "%exp_res_3_V_1 = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 176 'load' 'exp_res_3_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%tmp_17 = select i1 %brmerge_i_i_4, i10 511, i10 %tmp_16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 177 'select' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_18 = select i1 %underflow_4, i10 -512, i10 %tmp_16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 178 'select' 'tmp_18' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %brmerge4, i10 %tmp_17, i10 %tmp_18" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 179 'select' 'y_V_4' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%tmp_20 = select i1 %brmerge_i_i_5, i10 511, i10 %tmp_19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 180 'select' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_21 = select i1 %underflow_5, i10 -512, i10 %tmp_19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 181 'select' 'tmp_21' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %brmerge5, i10 %tmp_20, i10 %tmp_21" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 182 'select' 'y_V_5' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%tmp_23 = select i1 %brmerge_i_i_6, i10 511, i10 %tmp_22" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 183 'select' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_24 = select i1 %underflow_6, i10 -512, i10 %tmp_22" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 184 'select' 'tmp_24' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_6 = select i1 %brmerge6, i10 %tmp_23, i10 %tmp_24" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 185 'select' 'y_V_6' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%tmp_26 = select i1 %brmerge_i_i_7, i10 511, i10 %tmp_25" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 186 'select' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_27 = select i1 %underflow_7, i10 -512, i10 %tmp_25" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 187 'select' 'tmp_27' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_7 = select i1 %brmerge7, i10 %tmp_26, i10 %tmp_27" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 188 'select' 'y_V_7' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%tmp_29 = select i1 %brmerge_i_i_8, i10 511, i10 %tmp_28" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 189 'select' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_30 = select i1 %underflow_8, i10 -512, i10 %tmp_28" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 190 'select' 'tmp_30' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_8 = select i1 %brmerge8, i10 %tmp_29, i10 %tmp_30" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 191 'select' 'y_V_8' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%tmp_32 = select i1 %brmerge_i_i_9, i10 511, i10 %tmp_31" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 192 'select' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_33 = select i1 %underflow_9, i10 -512, i10 %tmp_31" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 193 'select' 'tmp_33' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_9 = select i1 %brmerge9, i10 %tmp_32, i10 %tmp_33" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 194 'select' 'y_V_9' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 195 [1/2] (2.77ns)   --->   "%exp_res_0_V_1 = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 195 'load' 'exp_res_0_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 196 [1/2] (2.77ns)   --->   "%exp_res_1_V_1 = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 196 'load' 'exp_res_1_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 197 [1/2] (2.77ns)   --->   "%exp_res_2_V_1 = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 197 'load' 'exp_res_2_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 198 [1/2] (2.77ns)   --->   "%exp_res_3_V_1 = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 198 'load' 'exp_res_3_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_11_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 199 'zext' 'tmp_11_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 200 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (2.77ns)   --->   "%exp_res_4_V_1 = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 201 'load' 'exp_res_4_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_11_5 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 202 'zext' 'tmp_11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%exp_table1_addr_5 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 203 'getelementptr' 'exp_table1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [2/2] (2.77ns)   --->   "%exp_res_5_V_1 = load i17* %exp_table1_addr_5, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 204 'load' 'exp_res_5_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_11_6 = zext i10 %y_V_6 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 205 'zext' 'tmp_11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%exp_table1_addr_6 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_6" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 206 'getelementptr' 'exp_table1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [2/2] (2.77ns)   --->   "%exp_res_6_V_1 = load i17* %exp_table1_addr_6, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 207 'load' 'exp_res_6_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_11_7 = zext i10 %y_V_7 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 208 'zext' 'tmp_11_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%exp_table1_addr_7 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 209 'getelementptr' 'exp_table1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [2/2] (2.77ns)   --->   "%exp_res_7_V_1 = load i17* %exp_table1_addr_7, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 210 'load' 'exp_res_7_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 211 [1/2] (2.77ns)   --->   "%exp_res_4_V_1 = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 211 'load' 'exp_res_4_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 212 [1/2] (2.77ns)   --->   "%exp_res_5_V_1 = load i17* %exp_table1_addr_5, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 212 'load' 'exp_res_5_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 213 [1/2] (2.77ns)   --->   "%exp_res_6_V_1 = load i17* %exp_table1_addr_6, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 213 'load' 'exp_res_6_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 214 [1/2] (2.77ns)   --->   "%exp_res_7_V_1 = load i17* %exp_table1_addr_7, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 214 'load' 'exp_res_7_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_11_8 = zext i10 %y_V_8 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 215 'zext' 'tmp_11_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%exp_table1_addr_8 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_8" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 216 'getelementptr' 'exp_table1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [2/2] (2.77ns)   --->   "%exp_res_8_V_1 = load i17* %exp_table1_addr_8, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 217 'load' 'exp_res_8_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_11_9 = zext i10 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 218 'zext' 'tmp_11_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%exp_table1_addr_9 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %tmp_11_9" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 219 'getelementptr' 'exp_table1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [2/2] (2.77ns)   --->   "%exp_res_9_V_1 = load i17* %exp_table1_addr_9, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 220 'load' 'exp_res_9_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "store i17 %exp_res_0_V_1, i17* %exp_res_0_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 221 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "store i17 %exp_res_1_V_1, i17* %exp_res_1_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 222 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "store i17 %exp_res_2_V_1, i17* %exp_res_2_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 223 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "store i17 %exp_res_3_V_1, i17* %exp_res_3_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 224 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "store i17 %exp_res_4_V_1, i17* %exp_res_4_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 225 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "store i17 %exp_res_5_V_1, i17* %exp_res_5_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 226 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "store i17 %exp_res_6_V_1, i17* %exp_res_6_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 227 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "store i17 %exp_res_7_V_1, i17* %exp_res_7_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 228 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/2] (2.77ns)   --->   "%exp_res_8_V_1 = load i17* %exp_table1_addr_8, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 229 'load' 'exp_res_8_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "store i17 %exp_res_8_V_1, i17* %exp_res_8_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 230 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/2] (2.77ns)   --->   "%exp_res_9_V_1 = load i17* %exp_table1_addr_9, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 231 'load' 'exp_res_9_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "store i17 %exp_res_9_V_1, i17* %exp_res_9_V, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 232 'store' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.55>
ST_7 : Operation 233 [2/2] (8.55ns)   --->   "%p_Val2_23 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 233 'call' 'p_Val2_23' <Predicate = true> <Delay = 8.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 234 [2/2] (8.55ns)   --->   "%p_Val2_1 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 234 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 235 [1/2] (1.64ns)   --->   "%p_Val2_23 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 235 'call' 'p_Val2_23' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 236 [1/2] (1.64ns)   --->   "%p_Val2_1 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 236 'call' 'p_Val2_1' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_i_i_i1 = sext i18 %p_Val2_23 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 237 'sext' 'tmp_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_i_i_i_19 = sext i18 %p_Val2_1 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 238 'sext' 'tmp_i_i_i_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (1.88ns)   --->   "%p_Val2_24 = add i19 %tmp_i_i_i1, %tmp_i_i_i_19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 239 'add' 'p_Val2_24' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_24, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 240 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (1.88ns)   --->   "%p_Val2_25 = add i18 %p_Val2_1, %p_Val2_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 241 'add' 'p_Val2_25' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_25, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 242 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i_i)   --->   "%tmp_61_i_i_i = xor i1 %newsignbit, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 243 'xor' 'tmp_61_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i_i)   --->   "%underflow_10 = and i1 %isneg, %tmp_61_i_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 244 'and' 'underflow_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%brmerge_i_i_i_i_i = xor i1 %isneg, %newsignbit" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 245 'xor' 'brmerge_i_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%p_Result_not_i_i_i = xor i1 %isneg, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 246 'xor' 'p_Result_not_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%brmerge_i_i_i = or i1 %newsignbit, %p_Result_not_i_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 247 'or' 'brmerge_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%p_Val2_22_mux_i_i_i = select i1 %brmerge_i_i_i_i_i, i18 131071, i18 %p_Val2_25" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 248 'select' 'p_Val2_22_mux_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_i_i_i = select i1 %underflow_10, i18 -131072, i18 %p_Val2_25" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 249 'select' 'p_Val2_i_i_i' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_26 = select i1 %brmerge_i_i_i, i18 %p_Val2_22_mux_i_i_i, i18 %p_Val2_i_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 250 'select' 'p_Val2_26' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_3 = zext i17 %exp_res_8_V_1 to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 251 'zext' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%p_Val2_4 = zext i17 %exp_res_9_V_1 to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 252 'zext' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (1.86ns)   --->   "%p_Val2_7 = add i18 %p_Val2_3, %p_Val2_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 253 'add' 'p_Val2_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_7, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 254 'bitselect' 'newsignbit_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.82ns)   --->   "%p_Val2_27 = select i1 %newsignbit_1, i18 131071, i18 %p_Val2_7" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 255 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_i_i = sext i18 %p_Val2_26 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 256 'sext' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_i_i_20 = sext i18 %p_Val2_27 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 257 'sext' 'tmp_i_i_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (1.88ns)   --->   "%p_Val2_28 = add i19 %tmp_i_i, %tmp_i_i_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 258 'add' 'p_Val2_28' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_28, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 259 'bitselect' 'isneg_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (1.88ns)   --->   "%p_Val2_29 = add i18 %p_Val2_27, %p_Val2_26" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 260 'add' 'p_Val2_29' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_29, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 261 'bitselect' 'newsignbit_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_29, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 262 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_61_i_i = xor i1 %newsignbit_2, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 263 'xor' 'tmp_61_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%underflow_11 = and i1 %isneg_1, %tmp_61_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 264 'and' 'underflow_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%brmerge_i_i_i2_i = xor i1 %isneg_1, %newsignbit_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 265 'xor' 'brmerge_i_i_i2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%p_Result_not_i_i = xor i1 %isneg_1, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 266 'xor' 'p_Result_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%brmerge_i_i1 = or i1 %newsignbit_2, %p_Result_not_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 267 'or' 'brmerge_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%tmp_35 = select i1 %brmerge_i_i_i2_i, i10 511, i10 %tmp_34" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 268 'select' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_36 = select i1 %underflow_11, i10 -512, i10 %tmp_34" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 269 'select' 'tmp_36' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (1.06ns) (out node of the LUT)   --->   "%y_V_10 = select i1 %brmerge_i_i1, i10 %tmp_35, i10 %tmp_36" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 270 'select' 'y_V_10' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_6_21 = zext i10 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 271 'zext' 'tmp_6_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %tmp_6_21" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 272 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 273 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 274 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 274 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 6.35>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 275 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%OP1_V_cast = zext i17 %exp_res_0_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 276 'zext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (6.35ns)   --->   "%p_Val2_5 = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 277 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 278 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i17 %exp_res_1_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 279 'zext' 'OP1_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (6.35ns)   --->   "%p_Val2_5_1 = mul i26 %OP1_V_1_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 280 'mul' 'p_Val2_5_1' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 281 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i17 %exp_res_2_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 282 'zext' 'OP1_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (6.35ns)   --->   "%p_Val2_5_2 = mul i26 %OP1_V_2_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 283 'mul' 'p_Val2_5_2' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 284 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = zext i17 %exp_res_3_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 285 'zext' 'OP1_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (6.35ns)   --->   "%p_Val2_5_3 = mul i26 %OP1_V_3_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 286 'mul' 'p_Val2_5_3' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 287 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.35>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = zext i17 %exp_res_4_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 288 'zext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (6.35ns)   --->   "%p_Val2_5_4 = mul i26 %OP1_V_4_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 289 'mul' 'p_Val2_5_4' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 290 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = zext i17 %exp_res_5_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 291 'zext' 'OP1_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (6.35ns)   --->   "%p_Val2_5_5 = mul i26 %OP1_V_5_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 292 'mul' 'p_Val2_5_5' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 293 'partselect' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = zext i17 %exp_res_6_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 294 'zext' 'OP1_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (6.35ns)   --->   "%p_Val2_5_6 = mul i26 %OP1_V_6_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 295 'mul' 'p_Val2_5_6' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 296 'partselect' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = zext i17 %exp_res_7_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 297 'zext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (6.35ns)   --->   "%p_Val2_5_7 = mul i26 %OP1_V_7_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 298 'mul' 'p_Val2_5_7' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 299 'partselect' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.35>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 300 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = zext i17 %exp_res_8_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 301 'zext' 'OP1_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (6.35ns)   --->   "%p_Val2_5_8 = mul i26 %OP1_V_8_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 302 'mul' 'p_Val2_5_8' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_8, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 303 'partselect' 'res_8_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = zext i17 %exp_res_9_V_1 to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 304 'zext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (6.35ns)   --->   "%p_Val2_5_9 = mul i26 %OP1_V_9_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 305 'mul' 'p_Val2_5_9' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_9, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 306 'partselect' 'res_9_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 307 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 308 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 309 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 310 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 311 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign, 5" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 312 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign, 6" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 313 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign, 7" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 314 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign, 8" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 315 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign, 9" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 316 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 317 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' [15]  (0 ns)
	'icmp' operation ('tmp_i_i18_i18_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [42]  (1.98 ns)
	'select' operation ('agg_result_i_i19_i19_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [43]  (1.06 ns)
	'icmp' operation ('tmp_i20_i20_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [44]  (1.98 ns)
	'select' operation ('agg_result_i_i21_i_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [45]  (1.06 ns)

 <State 2>: 7.92ns
The critical path consists of the following:
	wire read on port 'data_9_V_read' [13]  (0 ns)
	'icmp' operation ('tmp_i_i13_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [48]  (1.98 ns)
	'select' operation ('agg_result_i_i14_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [49]  (1.06 ns)
	'icmp' operation ('tmp_i15_i', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [50]  (1.98 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [51]  (1.06 ns)
	'sub' operation ('p_Val2_2', firmware/nnet_utils/nnet_activation.h:245) [54]  (1.84 ns)

 <State 3>: 4.9ns
The critical path consists of the following:
	'xor' operation ('tmp_s', firmware/nnet_utils/nnet_activation.h:245) [57]  (0 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_activation.h:245) [58]  (0 ns)
	'select' operation ('tmp_8_14', firmware/nnet_utils/nnet_activation.h:245) [145]  (1.06 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254) [146]  (1.06 ns)
	'getelementptr' operation ('exp_table1_addr', firmware/nnet_utils/nnet_activation.h:255) [148]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [149]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [149]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('exp_res[4].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [181]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('exp_res[8].V', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table1' [213]  (2.77 ns)

 <State 7>: 8.56ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [223]  (8.56 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [223]  (1.65 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [229]  (1.88 ns)
	'select' operation ('p_Val2_i_i_i', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [237]  (0.825 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [238]  (0.825 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [246]  (1.88 ns)

 <State 9>: 4.9ns
The critical path consists of the following:
	'xor' operation ('tmp_61_i_i', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [250]  (0 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [251]  (0 ns)
	'select' operation ('tmp_36', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [257]  (1.06 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [258]  (1.06 ns)
	'getelementptr' operation ('invert_table2_addr', firmware/nnet_utils/nnet_activation.h:265) [260]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table2' [261]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table2' [261]  (2.77 ns)

 <State 11>: 6.35ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5', firmware/nnet_utils/nnet_activation.h:268) [264]  (6.35 ns)

 <State 12>: 6.35ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5_4', firmware/nnet_utils/nnet_activation.h:268) [276]  (6.35 ns)

 <State 13>: 6.35ns
The critical path consists of the following:
	'mul' operation ('p_Val2_5_8', firmware/nnet_utils/nnet_activation.h:268) [288]  (6.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
