# APPENDIX B

```text
*** THIS APPENDIX UNDER CONSTRUCTION - CHECK BACK SOON ***
```

[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

* [HOST INTERFACE SERIAL CONTROLLER (HISC) (CORRELATOR CONTROLLER) ARCHITECTURE](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-b/appendix-b.md#host-interface-serial-controller-hisc-correlator-controller-architecture)
  * [I. NASA CORRELATOR](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-b/appendix-b.md#i-nasa-correlator)
  * [II. CORRELATOR PROCESSOR ARCHITECTURE](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-b/appendix-b.md#ii-correlator-processor-architecture)
  * [III. HOST INTERFACE SERIAL CONTROLLER](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-b/appendix-b.md#iii-host-interface-serial-controller)

## HOST INTERFACE SERIAL CONTROLLER (HISC) (CORRELATOR CONTROLLER) ARCHITECTURE

### I. NASA CORRELATOR

*coming soon*

### II. CORRELATOR PROCESSOR ARCHITECTURE

*coming soon*

### III. HOST INTERFACE SERIAL CONTROLLER

*coming soon*
