# day-counter
SystemVerilog code that, when simulated create the circuit necessary to design a clock.

This is for Lab 5 in ECE 272 at Oregon State University

##### The top level file is Clock.sv
