# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
MODULE_VERSION_STACK=3.2.10
XDG_SESSION_ID=2
HOSTNAME=ip-172-31-26-184.ec2.internal
XILINX_DSP=
TERM=xterm-256color
SHELL=/bin/bash
HISTSIZE=1000
MAKEFLAGS=DEVICES=/home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xpfm TARGETS=sw_emu
SSH_CLIENT=128.12.255.132 27041 22
XILINX_PATH=/home/centos/src/project_data/aws-fpga/patches/AR703530/vivado
MYVIVADO=
HDK_SHELL_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3
AWS_PLATFORM_4DDR=/home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xpfm
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design
SYNTH_COMMON=/opt/Xilinx/SDx/2017.1.op/scripts/rt/data
SSH_TTY=/dev/pts/0
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/opt/Xilinx/SDx/2017.1.op/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/SDx/2017.1.op/SDK/bin
RDI_OPT_EXT=.o
USER=centos
MAKEOVERRIDES=${-*-command-variables-*-}
LD_LIBRARY_PATH=/home/centos/src/project_data/aws-fpga/patches/AR703530/vivado/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/tps/lnx64/jre/lib/amd64:/opt/Xilinx/SDx/2017.1.op/tps/lnx64/jre/lib/amd64/server:/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o::/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
RDI_PATCHROOT=/home/centos/src/project_data/aws-fpga/patches/AR703530/vivado:
TCL_LIBRARY=/opt/Xilinx/SDx/2017.1.op/tps/tcl/tcl8.5
VIVADO_VER=Vivado v2017.1_sdx_AR70350 (64-bit)
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xpfm
XILINXD_LICENSE_FILE=/opt/Xilinx/license/XilinxAWS.lic
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
TARGETS=sw_emu
RT_LIBPATH=/opt/Xilinx/SDx/2017.1.op/scripts/rt/data
RDI_LIBDIR=/home/centos/src/project_data/aws-fpga/patches/AR703530/vivado/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o
MODULE_VERSION=3.2.10
MAIL=/var/spool/mail/centos
PATH=/opt/Xilinx/SDx/2017.1.op/bin/../gnu/binutils/bin:/opt/Xilinx/SDx/2017.1.op/SDK/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/SDx/2017.1.op/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/SDx/2017.1.op/SDK/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/SDx/2017.1.op/Vivado_HLS/lnx64/tools/gcc/bin:/opt/Xilinx/SDx/2017.1.op/bin:/opt/Xilinx/SDx/2017.1.op/tps/lnx64/jre/bin:/opt/Xilinx/SDx/2017.1.op/SDK/bin:/opt/Xilinx/SDx/2017.1.op/Vivado/bin:/opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin:/home/centos/src/project_data/aws-fpga/hdk/common/scripts:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin
HDK_DIR=/home/centos/src/project_data/aws-fpga/hdk
SDK_DIR=/home/centos/src/project_data/aws-fpga/sdk
PWD=/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/local/Modules/3.2.10/modulefiles/sdx
SDACCEL_DIR=/home/centos/src/project_data/aws-fpga/SDAccel
LANG=en_US.UTF-8
AWS_PLATFORM_4DDR_DEBUG=/home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_4ddr-xpr-2pr-debug_4_0/xilinx_aws-vu9p-f1_4ddr-xpr-2pr-debug_4_0.xpfm
XILINX_VIVADO_HLS=/opt/Xilinx/SDx/2017.1.op/Vivado_HLS
HDK_COMMON_DIR=/home/centos/src/project_data/aws-fpga/hdk/common
MODULEPATH=/usr/local/Modules/versions:/usr/local/Modules/$MODULE_VERSION/modulefiles:/usr/local/Modules/modulefiles
HDI_APPROOT=/opt/Xilinx/SDx/2017.1.op
LOADEDMODULES=sdx
XILINX_VIVADO=/opt/Xilinx/SDx/2017.1.op/Vivado
HISTCONTROL=ignoredups
XILINX_SDK=/opt/Xilinx/SDx/2017.1.op/SDK
XILINX_OPENCL=/opt/Xilinx/SDx/2017.1.op
ISL_IOSTREAMS_RSA=/opt/Xilinx/SDx/2017.1.op/tps/isl
SHLVL=4
HOME=/home/centos
RDI_BASEROOT=/opt/Xilinx/SDx
RDI_APPROOT=/home/centos/src/project_data/aws-fpga/patches/AR703530/vivado:/opt/Xilinx/SDx/2017.1.op
PYTHONPATH=/home/centos/src/project_data/aws-fpga/shared/lib:/home/centos/src/project_data/aws-fpga/hdk/common/scripts:/opt/Xilinx/SDx/2017.1.op/bin:/opt/Xilinx/SDx/2017.1.op/Vivado/bin:/opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin
LOGNAME=centos
RDI_JAVA_PLATFORM=amd64
SSH_CONNECTION=128.12.255.132 27041 172.31.26.184 22
RDI_BINROOT=/opt/Xilinx/SDx/2017.1.op/bin
MODULESHOME=/usr/local/Modules/3.2.10
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_SDX=/opt/Xilinx/SDx/2017.1.op
DEVICES=/home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xpfm
RDI_PROG=/opt/Xilinx/SDx/2017.1.op/bin/unwrapped/lnx64.o/xocc
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/SDx/2017.1.op
AWS_FPGA_REPO_DIR=/home/centos/src/project_data/aws-fpga
HDIPRELDPATH=/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o::/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/lib/lnx64.o:/opt/Xilinx/SDx/2017.1.op/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/home/centos/src/project_data/aws-fpga/patches/AR703530/vivado/data:/opt/Xilinx/SDx/2017.1.op/data
AWS_PLATFORM_1DDR=/home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_1ddr-xpr-2pr_4_0/xilinx_aws-vu9p-f1_1ddr-xpr-2pr_4_0.xpfm
BASH_FUNC_module()=() {  eval `/usr/local/Modules/$MODULE_VERSION/bin/modulecmd bash $*`
}
_=/opt/Xilinx/SDx/2017.1.op/bin/unwrapped/lnx64.o/xocc


XOCC command line :
------------------------------------------
/opt/Xilinx/SDx/2017.1.op/bin/unwrapped/lnx64.o/xocc -l --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s -o xclbin/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xclbin -t sw_emu --platform /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xpfm xclbin/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xo 


------------------------------------------
internal step: generating xclbin xml file
timestamp: 25 Apr 2018 07:22:16
output: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xml
------------------------------------------
internal step: running regiongen
timestamp: 25 Apr 2018 07:22:16
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim
cmd: /opt/Xilinx/SDx/2017.1.op/bin/../runtime/bin/regiongen_new -m /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xml -t alg -o xcl_top
status: success
------------------------------------------
internal step: running clang to generate .clc.00.bc
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/lnx64/tools/clang/bin/clang -gcc-toolchain /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/lnx64/tools/gcc/bin/gcc -hls -fno-exceptions -D__llvm__ -w /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/kernels/vector_add/vector_add/cpu_sources/vector_addition.cl -D __asm__(...)= -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -include /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../include/clc.h -std=CL1.2 -D__openclc -target spir64-unknown-linux-gnu -g -o /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_addition.clc.00.bc
status: success
------------------------------------------
internal step: running llvm-link to generate .clc.01.bc
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/lnx64/tools/clang/bin/llvm-link -v -o /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.clc.01.bc /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_addition.clc.00.bc
status: success
------------------------------------------
internal step: running transform to generate .clc.csim_cu.bc
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/vivado_hls -f "/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/hls_transform.tcl" -messageDb "/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add_hls_transform.pb"
status: success
------------------------------------------
internal step: running opt to generate .clc.csim_cu-opt.bc
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/lnx64/tools/clang/bin/opt vector_add.clc.csim_cu.bc -O2 -o /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.clc.csim_cu-opt.bc
status: success
------------------------------------------
internal step: running llc to generate .clc.csim_cu-opt.s
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/lnx64/tools/clang/bin/llc -relocation-model=pic -mtriple x86_64-unknown-linux-gnu /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.clc.csim_cu-opt.bc
status: success
------------------------------------------
internal step: running g++ to generate .clc.csim_cu.o
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /usr/bin/env PATH=/usr/bin:/bin /usr/bin/g++ -Wall -g -c -o /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.clc.csim_cu.o /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.clc.csim_cu-opt.s
status: success
------------------------------------------
internal step: running objcopy to generate .csim_cu.o
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/bin/../gnu/binutils/bin/objcopy --localize-symbol=__spir_rt_info --localize-symbol=_Z6printfPKU3AS0cz /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.clc.csim_cu.o /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.csim_cu.o
status: success
------------------------------------------
internal step: running ar to generate .clc.csim_cu.a
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add
cmd: /opt/Xilinx/SDx/2017.1.op/bin/../gnu/binutils/bin/ar -cr /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.csim_cu.a /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_add/vector_add.csim_cu.o
status: success
------------------------------------------
internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim
cmd: /usr/bin/env PATH=/usr/bin:/bin /usr/bin/g++ -I . -I /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../include -I /opt/Xilinx/SDx/2017.1.op/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../lnx64/tools/auto_cc/include -fPIC -g -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
status: success
------------------------------------------
internal step: running g++ to generate .so
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim
cmd: /usr/bin/env PATH=/usr/bin:/bin /usr/bin/g++ -fPIC -Wall -shared -Wl,--whole-archive,-soname,vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.so -o vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.so vector_add/vector_add.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../lnx64/tools/fft_v9_0 -lIp_xfft_v9_0_bitacc_cmodel -L /opt/Xilinx/SDx/2017.1.op/Vivado_HLS/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel
status: success
------------------------------------------
internal step: running xclbincat to generate xclbin
timestamp: 25 Apr 2018 07:22:17
launch dir: /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim
cmd: /opt/Xilinx/SDx/2017.1.op/bin/../runtime/bin/xclbincat -nobitstream /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.so -k mode:sw_emu -k featureRomTimestamp:0 -k platformVBNV:xilinx:aws-vu9p-f1:4ddr-xpr-2pr:4.0 /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xml /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx/getting_started/host/helloworld_ocl/_xocc_link_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0_vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.dir/impl/build/cpu_em/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0/csim/vector_addition.sw_emu.xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0.xcp
status: success
------------------------------------------
sw emulation completed
timestamp: 25 Apr 2018 07:22:17
