
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k des.v

yosys> verific -vlog2k des.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'des.v'

yosys> synth_rs -top des -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top des

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] des.v:3: compiling module 'des'
VERIFIC-WARNING [VERI-1209] des.v:1065: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1066: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1068: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1069: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1070: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1071: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1072: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1073: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1074: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1075: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1076: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1077: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1078: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1079: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1080: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1081: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1082: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1083: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1084: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1085: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1086: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1087: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1088: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1089: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1090: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1091: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1092: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1093: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1094: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1095: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1096: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1097: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1098: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1099: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1100: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1101: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1102: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1103: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1104: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1105: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1106: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1107: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1108: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1109: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1110: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1111: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1112: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1113: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1114: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1115: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1116: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1117: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1118: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1119: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1120: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1121: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1122: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1123: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1124: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1125: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1126: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1127: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1128: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1129: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1130: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1131: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1132: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1133: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1134: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1135: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1136: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1137: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1138: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1139: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1140: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1141: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1142: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1143: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1144: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1145: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1146: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1147: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1148: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1149: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1150: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1151: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1152: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1153: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1154: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1155: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1156: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1157: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1158: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1159: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1160: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1161: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1163: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1164: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1165: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1166: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1167: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1168: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1169: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1170: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1171: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1174: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1175: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1176: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1177: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1178: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1179: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1180: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1181: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1183: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1185: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1186: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1187: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1188: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1189: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1190: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1191: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1192: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1193: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1194: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1195: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1196: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1197: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1198: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1199: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1200: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1201: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1202: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1203: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1204: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1205: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1206: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1207: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1208: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1209: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1210: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1211: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1212: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1213: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1214: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1215: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1216: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1217: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1218: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1219: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1220: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1221: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1222: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1223: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1224: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1225: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1226: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1227: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1228: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1229: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1230: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1231: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1232: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1233: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1234: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1235: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1236: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1237: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1238: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1239: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1240: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1241: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1242: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1243: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1244: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1245: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1246: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1247: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1248: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1249: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1250: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1251: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1252: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1253: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1254: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1255: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1256: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1257: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1258: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1259: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1260: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1261: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1262: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1263: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1264: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1265: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1266: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1267: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1268: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1269: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1270: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1271: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1272: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1273: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1274: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1275: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1276: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1277: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1278: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1279: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1280: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1281: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1282: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1283: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1284: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1285: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1286: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1287: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1288: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1289: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1290: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1291: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1292: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1293: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1294: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1295: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1296: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1297: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1298: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1299: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1300: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1301: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1302: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1303: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1304: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1305: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1306: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1307: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1308: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1309: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1310: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1311: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1312: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1313: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1314: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1315: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1316: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1317: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1318: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1319: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1320: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1321: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1322: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1323: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1324: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1325: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1326: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1327: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1328: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1329: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1330: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1331: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1332: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1333: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1334: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1335: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1336: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1337: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1338: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1339: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1340: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1341: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1342: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1343: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1344: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1345: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1346: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1347: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1348: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1349: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1350: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1351: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1352: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1353: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1354: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1355: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1356: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1357: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1358: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1359: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1360: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1361: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1362: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1363: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1364: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1365: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1366: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1367: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1368: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1369: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1370: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1371: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1372: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1373: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1374: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1375: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1376: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1377: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1378: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1379: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1380: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1381: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1382: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1383: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1384: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1385: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1386: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1387: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1388: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1389: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1390: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1391: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1392: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1393: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1394: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1395: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1396: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1397: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1398: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1399: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1400: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1401: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1402: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1403: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1404: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1405: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1406: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1407: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1408: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1409: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1410: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1411: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1412: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1413: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1414: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1415: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1416: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1417: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1418: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1419: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1420: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1421: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1422: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1423: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1424: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1425: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1426: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1427: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1428: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1430: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1431: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1432: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1433: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1434: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1435: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1436: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1437: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1438: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1439: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1440: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1441: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1442: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1443: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1444: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1445: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1446: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1447: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1448: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1449: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1450: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1451: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1452: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1453: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1454: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1455: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1456: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1457: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1458: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1459: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1460: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1461: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1462: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1463: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1464: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1465: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1466: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1467: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1468: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1469: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1470: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1471: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1472: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1473: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1474: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1475: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1476: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1477: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1478: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1479: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1480: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1481: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1482: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1483: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1484: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1485: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1486: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1487: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1488: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1489: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1490: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1491: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1492: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1493: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1494: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1496: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1497: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1498: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1499: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1500: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1501: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1502: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1505: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1506: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1507: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1508: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1509: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1510: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1511: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1512: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1513: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1514: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1515: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1516: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1517: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1518: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1519: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1521: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1522: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1523: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1524: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1525: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1526: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1527: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1528: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1529: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1530: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1532: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1533: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1534: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1535: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1536: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1537: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1538: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1539: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1540: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1541: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1542: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1543: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1546: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1547: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1548: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1549: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1550: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1551: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1552: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1554: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1555: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1556: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1557: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1559: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1560: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1561: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1562: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1563: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1564: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1565: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1566: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1567: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1568: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1569: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1570: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1571: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1572: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1573: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1575: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1576: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1577: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1578: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1579: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1580: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1581: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1582: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1584: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1585: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1586: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1587: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1588: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1589: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1592: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1593: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1595: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1597: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1598: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1599: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1602: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1603: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1605: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1606: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1608: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1613: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1615: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1618: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1620: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1621: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1623: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1625: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1626: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1627: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1629: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1632: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1633: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1636: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1639: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1642: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1643: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1644: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1645: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1646: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1647: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1649: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1650: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1652: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1656: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1659: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1662: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1663: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1664: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1665: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1666: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1667: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1669: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1670: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1671: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1672: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1675: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1676: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1677: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1678: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1679: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1680: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1681: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1682: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1683: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1685: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1686: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1688: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1689: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1690: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1691: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1692: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1693: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1694: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1695: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1696: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1697: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1698: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1699: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1701: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1702: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1703: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1704: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1705: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1706: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1708: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1709: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1711: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1712: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1713: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1714: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1715: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1716: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1717: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1718: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1719: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1720: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1721: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1722: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1723: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1724: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1725: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1726: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1727: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1728: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1729: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1730: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1731: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1732: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1733: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1734: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1735: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1736: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1737: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1738: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1739: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1740: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1741: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1742: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1743: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1744: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1745: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1746: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1747: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1748: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1749: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1750: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1751: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1752: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1753: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1754: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1755: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1756: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1757: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1758: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1759: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1761: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1762: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1764: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1765: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1766: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1767: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1770: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1771: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1772: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1773: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1774: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1775: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1776: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1777: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1779: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1781: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1782: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1783: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1784: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1785: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1786: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1788: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1790: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1792: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1793: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1794: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1795: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1797: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1799: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1800: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1801: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1802: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1803: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1805: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1808: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1811: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1812: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1813: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1815: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1818: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1819: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1820: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1822: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1824: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1825: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1826: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1827: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1828: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1829: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1831: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1832: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1833: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1834: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1835: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1836: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1837: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1838: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1840: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1842: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1843: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1844: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1845: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1846: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1847: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1848: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1849: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1850: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1851: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1852: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1853: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1854: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1855: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1856: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1857: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1858: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1859: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1860: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1861: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1862: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1863: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1864: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1865: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1866: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1867: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1868: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] des.v:1869: expression size 16 truncated to fit in target size 1
Importing module des.

3.3.1. Analyzing design hierarchy..
Top module:  \des

3.3.2. Analyzing design hierarchy..
Top module:  \des
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 807 unused wires.
<suppressed ~806 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module des...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.11.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.13.9. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_3$des.v:1065$810 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_5$des.v:1066$813 ($shr).
Removed top 11 bits (of 64) from port A of cell des.$verific$shift_right_7$des.v:1067$816 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_7$des.v:1067$816 ($shr).
Removed top 14 bits (of 16) from port A of cell des.$verific$shift_right_9$des.v:1068$819 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_9$des.v:1068$819 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_11$des.v:1069$822 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_11$des.v:1069$822 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_13$des.v:1070$825 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_13$des.v:1070$825 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_15$des.v:1071$828 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_15$des.v:1071$828 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_17$des.v:1072$831 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_19$des.v:1073$834 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_19$des.v:1073$834 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_21$des.v:1074$837 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_21$des.v:1074$837 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_23$des.v:1075$840 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_23$des.v:1075$840 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_25$des.v:1076$843 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_25$des.v:1076$843 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_27$des.v:1077$846 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_27$des.v:1077$846 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_29$des.v:1078$849 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_29$des.v:1078$849 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_31$des.v:1079$852 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_31$des.v:1079$852 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_33$des.v:1080$855 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_33$des.v:1080$855 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_35$des.v:1081$858 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_35$des.v:1081$858 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_37$des.v:1082$861 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_37$des.v:1082$861 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_39$des.v:1083$864 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_39$des.v:1083$864 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_41$des.v:1084$867 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_41$des.v:1084$867 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_43$des.v:1085$870 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_43$des.v:1085$870 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_45$des.v:1086$873 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_45$des.v:1086$873 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_47$des.v:1087$876 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_47$des.v:1087$876 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_49$des.v:1088$879 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_49$des.v:1088$879 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_51$des.v:1089$882 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_51$des.v:1089$882 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_53$des.v:1090$885 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_53$des.v:1090$885 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_55$des.v:1091$888 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_55$des.v:1091$888 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_57$des.v:1092$891 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_57$des.v:1092$891 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_59$des.v:1093$894 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_59$des.v:1093$894 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_61$des.v:1094$897 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_61$des.v:1094$897 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_63$des.v:1095$900 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_63$des.v:1095$900 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_65$des.v:1096$903 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_65$des.v:1096$903 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_67$des.v:1097$906 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_67$des.v:1097$906 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_69$des.v:1098$909 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_69$des.v:1098$909 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_71$des.v:1099$912 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_73$des.v:1100$915 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_73$des.v:1100$915 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_75$des.v:1101$918 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_75$des.v:1101$918 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_77$des.v:1102$921 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_77$des.v:1102$921 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_79$des.v:1103$924 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_79$des.v:1103$924 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_81$des.v:1104$927 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_81$des.v:1104$927 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_83$des.v:1105$930 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_83$des.v:1105$930 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_85$des.v:1106$933 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_85$des.v:1106$933 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_87$des.v:1107$936 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_87$des.v:1107$936 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_89$des.v:1108$939 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_89$des.v:1108$939 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_91$des.v:1109$942 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_91$des.v:1109$942 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_93$des.v:1110$945 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_93$des.v:1110$945 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_95$des.v:1111$948 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_95$des.v:1111$948 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_97$des.v:1112$951 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_97$des.v:1112$951 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_99$des.v:1113$954 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_99$des.v:1113$954 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_101$des.v:1114$957 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_101$des.v:1114$957 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_103$des.v:1115$960 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_103$des.v:1115$960 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_105$des.v:1116$963 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_105$des.v:1116$963 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_107$des.v:1117$966 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_107$des.v:1117$966 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_109$des.v:1118$969 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_109$des.v:1118$969 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_111$des.v:1119$972 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_111$des.v:1119$972 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_113$des.v:1120$975 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_113$des.v:1120$975 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_115$des.v:1121$978 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_115$des.v:1121$978 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_117$des.v:1122$981 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_117$des.v:1122$981 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_119$des.v:1123$984 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_119$des.v:1123$984 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_121$des.v:1124$987 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_121$des.v:1124$987 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_123$des.v:1125$990 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_123$des.v:1125$990 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_125$des.v:1126$993 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_125$des.v:1126$993 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_127$des.v:1127$996 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_127$des.v:1127$996 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_129$des.v:1128$999 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_129$des.v:1128$999 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_131$des.v:1129$1002 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_131$des.v:1129$1002 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_133$des.v:1130$1005 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_133$des.v:1130$1005 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_135$des.v:1131$1008 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_135$des.v:1131$1008 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_137$des.v:1132$1011 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_139$des.v:1133$1014 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_139$des.v:1133$1014 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_141$des.v:1134$1017 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_141$des.v:1134$1017 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_143$des.v:1135$1020 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_145$des.v:1136$1023 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_147$des.v:1137$1026 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_149$des.v:1138$1029 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_149$des.v:1138$1029 ($shr).
Removed top 2 bits (of 4) from port A of cell des.$verific$shift_right_151$des.v:1139$1032 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_151$des.v:1139$1032 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_153$des.v:1140$1035 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_153$des.v:1140$1035 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_155$des.v:1141$1038 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_155$des.v:1141$1038 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_157$des.v:1142$1041 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_157$des.v:1142$1041 ($shr).
Removed top 3 bits (of 4) from port A of cell des.$verific$shift_right_159$des.v:1143$1044 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_159$des.v:1143$1044 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_161$des.v:1144$1047 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_161$des.v:1144$1047 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_163$des.v:1145$1050 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_163$des.v:1145$1050 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_165$des.v:1146$1053 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_165$des.v:1146$1053 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_167$des.v:1147$1056 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_167$des.v:1147$1056 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_169$des.v:1148$1059 ($shr).
Removed top 14 bits (of 16) from port A of cell des.$verific$shift_right_171$des.v:1149$1062 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_171$des.v:1149$1062 ($shr).
Removed top 20 bits (of 64) from port A of cell des.$verific$shift_right_173$des.v:1150$1065 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_173$des.v:1150$1065 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_175$des.v:1151$1068 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_177$des.v:1152$1071 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_179$des.v:1153$1074 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_179$des.v:1153$1074 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_181$des.v:1154$1077 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_181$des.v:1154$1077 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_183$des.v:1155$1080 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_185$des.v:1156$1083 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_185$des.v:1156$1083 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_187$des.v:1157$1086 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_187$des.v:1157$1086 ($shr).
Removed top 1 bits (of 8) from port A of cell des.$verific$shift_right_189$des.v:1158$1089 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_189$des.v:1158$1089 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_191$des.v:1159$1092 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_191$des.v:1159$1092 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_193$des.v:1160$1095 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_195$des.v:1161$1098 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_195$des.v:1161$1098 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_197$des.v:1162$1101 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_199$des.v:1163$1104 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_201$des.v:1164$1107 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_201$des.v:1164$1107 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_203$des.v:1165$1110 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_205$des.v:1166$1113 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_205$des.v:1166$1113 ($shr).
Removed top 8 bits (of 64) from port A of cell des.$verific$shift_right_207$des.v:1167$1116 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_207$des.v:1167$1116 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_209$des.v:1168$1119 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_211$des.v:1169$1122 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_211$des.v:1169$1122 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_213$des.v:1170$1125 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_213$des.v:1170$1125 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_215$des.v:1171$1128 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_217$des.v:1172$1131 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_217$des.v:1172$1131 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_219$des.v:1173$1134 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_221$des.v:1174$1137 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_223$des.v:1175$1140 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_223$des.v:1175$1140 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_225$des.v:1176$1143 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_225$des.v:1176$1143 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_227$des.v:1177$1146 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_227$des.v:1177$1146 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_229$des.v:1178$1149 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_229$des.v:1178$1149 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_231$des.v:1179$1152 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_231$des.v:1179$1152 ($shr).
Removed top 5 bits (of 64) from port A of cell des.$verific$shift_right_233$des.v:1180$1155 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_233$des.v:1180$1155 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_235$des.v:1181$1158 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_235$des.v:1181$1158 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_237$des.v:1182$1161 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_237$des.v:1182$1161 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_239$des.v:1183$1164 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_239$des.v:1183$1164 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_241$des.v:1184$1167 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_241$des.v:1184$1167 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_243$des.v:1185$1170 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_243$des.v:1185$1170 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_245$des.v:1186$1173 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_247$des.v:1187$1176 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_247$des.v:1187$1176 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_249$des.v:1188$1179 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_249$des.v:1188$1179 ($shr).
Removed top 2 bits (of 32) from port A of cell des.$verific$shift_right_251$des.v:1189$1182 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_251$des.v:1189$1182 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_253$des.v:1190$1185 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_253$des.v:1190$1185 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_255$des.v:1191$1188 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_255$des.v:1191$1188 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_257$des.v:1192$1191 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_259$des.v:1193$1194 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_261$des.v:1194$1197 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_261$des.v:1194$1197 ($shr).
Removed top 17 bits (of 64) from port A of cell des.$verific$shift_right_263$des.v:1195$1200 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_263$des.v:1195$1200 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_265$des.v:1196$1203 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_265$des.v:1196$1203 ($shr).
Removed top 10 bits (of 16) from port A of cell des.$verific$shift_right_267$des.v:1197$1206 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_267$des.v:1197$1206 ($shr).
Removed top 16 bits (of 64) from port A of cell des.$verific$shift_right_269$des.v:1198$1209 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_269$des.v:1198$1209 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_271$des.v:1199$1212 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_271$des.v:1199$1212 ($shr).
Removed top 17 bits (of 64) from port A of cell des.$verific$shift_right_273$des.v:1200$1215 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_273$des.v:1200$1215 ($shr).
Removed top 2 bits (of 8) from port A of cell des.$verific$shift_right_275$des.v:1201$1218 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_275$des.v:1201$1218 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_277$des.v:1202$1221 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_277$des.v:1202$1221 ($shr).
Removed top 15 bits (of 32) from port A of cell des.$verific$shift_right_279$des.v:1203$1224 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_279$des.v:1203$1224 ($shr).
Removed top 2 bits (of 32) from port A of cell des.$verific$shift_right_281$des.v:1204$1227 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_281$des.v:1204$1227 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_283$des.v:1205$1230 ($shr).
Removed top 8 bits (of 32) from port A of cell des.$verific$shift_right_285$des.v:1206$1233 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_285$des.v:1206$1233 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_287$des.v:1207$1236 ($shr).
Removed top 2 bits (of 32) from port A of cell des.$verific$shift_right_289$des.v:1208$1239 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_289$des.v:1208$1239 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_291$des.v:1209$1242 ($shr).
Removed top 6 bits (of 8) from port A of cell des.$verific$shift_right_293$des.v:1210$1245 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_293$des.v:1210$1245 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_295$des.v:1211$1248 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_297$des.v:1212$1251 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_297$des.v:1212$1251 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_299$des.v:1213$1254 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_301$des.v:1214$1257 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_303$des.v:1215$1260 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_303$des.v:1215$1260 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_305$des.v:1216$1263 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_307$des.v:1217$1266 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_307$des.v:1217$1266 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_309$des.v:1218$1269 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_309$des.v:1218$1269 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_311$des.v:1219$1272 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_311$des.v:1219$1272 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_313$des.v:1220$1275 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_313$des.v:1220$1275 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_315$des.v:1221$1278 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_315$des.v:1221$1278 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_317$des.v:1222$1281 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_317$des.v:1222$1281 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_319$des.v:1223$1284 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_319$des.v:1223$1284 ($shr).
Removed top 20 bits (of 64) from port A of cell des.$verific$shift_right_321$des.v:1224$1287 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_321$des.v:1224$1287 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_323$des.v:1225$1290 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_325$des.v:1226$1293 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_325$des.v:1226$1293 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_327$des.v:1227$1296 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_327$des.v:1227$1296 ($shr).
Removed top 16 bits (of 32) from port A of cell des.$verific$shift_right_329$des.v:1228$1299 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_329$des.v:1228$1299 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_331$des.v:1229$1302 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_331$des.v:1229$1302 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_333$des.v:1230$1305 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_335$des.v:1231$1308 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_335$des.v:1231$1308 ($shr).
Removed top 6 bits (of 64) from port A of cell des.$verific$shift_right_337$des.v:1232$1311 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_337$des.v:1232$1311 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_339$des.v:1233$1314 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_339$des.v:1233$1314 ($shr).
Removed top 2 bits (of 32) from port A of cell des.$verific$shift_right_341$des.v:1234$1317 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_341$des.v:1234$1317 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_343$des.v:1235$1320 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_343$des.v:1235$1320 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_345$des.v:1236$1323 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_345$des.v:1236$1323 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_347$des.v:1237$1326 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_347$des.v:1237$1326 ($shr).
Removed top 14 bits (of 64) from port A of cell des.$verific$shift_right_349$des.v:1238$1329 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_349$des.v:1238$1329 ($shr).
Removed top 16 bits (of 32) from port A of cell des.$verific$shift_right_351$des.v:1239$1332 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_351$des.v:1239$1332 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_353$des.v:1240$1335 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_355$des.v:1241$1338 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_357$des.v:1242$1341 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_359$des.v:1243$1344 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_359$des.v:1243$1344 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_361$des.v:1244$1347 ($shr).
Removed top 4 bits (of 32) from port A of cell des.$verific$shift_right_363$des.v:1245$1350 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_363$des.v:1245$1350 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_365$des.v:1246$1353 ($shr).
Removed top 3 bits (of 32) from port A of cell des.$verific$shift_right_367$des.v:1247$1356 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_367$des.v:1247$1356 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_369$des.v:1248$1359 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_371$des.v:1249$1362 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_373$des.v:1250$1365 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_375$des.v:1251$1368 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_375$des.v:1251$1368 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_377$des.v:1252$1371 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_379$des.v:1253$1374 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_379$des.v:1253$1374 ($shr).
Removed top 2 bits (of 8) from port A of cell des.$verific$shift_right_381$des.v:1254$1377 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_381$des.v:1254$1377 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_383$des.v:1255$1380 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_385$des.v:1256$1383 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_385$des.v:1256$1383 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_387$des.v:1257$1386 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_387$des.v:1257$1386 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_389$des.v:1258$1389 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_389$des.v:1258$1389 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_391$des.v:1259$1392 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_393$des.v:1260$1395 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_395$des.v:1261$1398 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_395$des.v:1261$1398 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_397$des.v:1262$1401 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_397$des.v:1262$1401 ($shr).
Removed top 62 bits (of 64) from port A of cell des.$verific$shift_right_399$des.v:1263$1404 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_399$des.v:1263$1404 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_401$des.v:1264$1407 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_401$des.v:1264$1407 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_403$des.v:1265$1410 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_403$des.v:1265$1410 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_405$des.v:1266$1413 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_405$des.v:1266$1413 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_407$des.v:1267$1416 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_409$des.v:1268$1419 ($shr).
Removed top 62 bits (of 64) from port A of cell des.$verific$shift_right_411$des.v:1269$1422 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_411$des.v:1269$1422 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_413$des.v:1270$1425 ($shr).
Removed top 24 bits (of 32) from port A of cell des.$verific$shift_right_415$des.v:1271$1428 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_415$des.v:1271$1428 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_417$des.v:1272$1431 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_419$des.v:1273$1434 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_421$des.v:1274$1437 ($shr).
Removed top 48 bits (of 64) from port A of cell des.$verific$shift_right_423$des.v:1275$1440 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_423$des.v:1275$1440 ($shr).
Removed top 7 bits (of 8) from port A of cell des.$verific$shift_right_425$des.v:1276$1443 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_425$des.v:1276$1443 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_427$des.v:1277$1446 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_427$des.v:1277$1446 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_429$des.v:1278$1449 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_431$des.v:1279$1452 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_433$des.v:1280$1455 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_433$des.v:1280$1455 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_435$des.v:1281$1458 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_435$des.v:1281$1458 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_437$des.v:1282$1461 ($shr).
Removed top 5 bits (of 64) from port A of cell des.$verific$shift_right_439$des.v:1283$1464 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_439$des.v:1283$1464 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_441$des.v:1284$1467 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_441$des.v:1284$1467 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_443$des.v:1285$1470 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_443$des.v:1285$1470 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_445$des.v:1286$1473 ($shr).
Removed top 11 bits (of 64) from port A of cell des.$verific$shift_right_447$des.v:1287$1476 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_447$des.v:1287$1476 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_449$des.v:1288$1479 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_449$des.v:1288$1479 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_451$des.v:1289$1482 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_451$des.v:1289$1482 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_453$des.v:1290$1485 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_453$des.v:1290$1485 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_455$des.v:1291$1488 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_455$des.v:1291$1488 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_457$des.v:1292$1491 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_457$des.v:1292$1491 ($shr).
Removed top 20 bits (of 64) from port A of cell des.$verific$shift_right_459$des.v:1293$1494 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_459$des.v:1293$1494 ($shr).
Removed top 6 bits (of 32) from port A of cell des.$verific$shift_right_461$des.v:1294$1497 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_461$des.v:1294$1497 ($shr).
Removed top 28 bits (of 32) from port A of cell des.$verific$shift_right_463$des.v:1295$1500 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_463$des.v:1295$1500 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_465$des.v:1296$1503 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_465$des.v:1296$1503 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_467$des.v:1297$1506 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_467$des.v:1297$1506 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_469$des.v:1298$1509 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_469$des.v:1298$1509 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_471$des.v:1299$1512 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_473$des.v:1300$1515 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_473$des.v:1300$1515 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_475$des.v:1301$1518 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_475$des.v:1301$1518 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_477$des.v:1302$1521 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_477$des.v:1302$1521 ($shr).
Removed top 17 bits (of 64) from port A of cell des.$verific$shift_right_479$des.v:1303$1524 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_479$des.v:1303$1524 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_481$des.v:1304$1527 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_481$des.v:1304$1527 ($shr).
Removed top 6 bits (of 16) from port A of cell des.$verific$shift_right_483$des.v:1305$1530 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_483$des.v:1305$1530 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_485$des.v:1306$1533 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_485$des.v:1306$1533 ($shr).
Removed top 28 bits (of 32) from port A of cell des.$verific$shift_right_487$des.v:1307$1536 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_487$des.v:1307$1536 ($shr).
Removed top 5 bits (of 32) from port A of cell des.$verific$shift_right_489$des.v:1308$1539 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_489$des.v:1308$1539 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_491$des.v:1309$1542 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_493$des.v:1310$1545 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_493$des.v:1310$1545 ($shr).
Removed top 2 bits (of 4) from port A of cell des.$verific$shift_right_495$des.v:1311$1548 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_495$des.v:1311$1548 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_497$des.v:1312$1551 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_499$des.v:1313$1554 ($shr).
Removed top 2 bits (of 32) from port A of cell des.$verific$shift_right_501$des.v:1314$1557 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_501$des.v:1314$1557 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_503$des.v:1315$1560 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_505$des.v:1316$1563 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_505$des.v:1316$1563 ($shr).
Removed top 2 bits (of 4) from port A of cell des.$verific$shift_right_507$des.v:1317$1566 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_507$des.v:1317$1566 ($shr).
Removed top 6 bits (of 64) from port A of cell des.$verific$shift_right_509$des.v:1318$1569 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_509$des.v:1318$1569 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_511$des.v:1319$1572 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_513$des.v:1320$1575 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_515$des.v:1321$1578 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_515$des.v:1321$1578 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_517$des.v:1322$1581 ($shr).
Removed top 7 bits (of 64) from port A of cell des.$verific$shift_right_519$des.v:1323$1584 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_519$des.v:1323$1584 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_521$des.v:1324$1587 ($shr).
Removed top 14 bits (of 16) from port A of cell des.$verific$shift_right_523$des.v:1325$1590 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_523$des.v:1325$1590 ($shr).
Removed top 5 bits (of 64) from port A of cell des.$verific$shift_right_525$des.v:1326$1593 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_525$des.v:1326$1593 ($shr).
Removed top 30 bits (of 32) from port A of cell des.$verific$shift_right_527$des.v:1327$1596 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_527$des.v:1327$1596 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_529$des.v:1328$1599 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_529$des.v:1328$1599 ($shr).
Removed top 4 bits (of 32) from port A of cell des.$verific$shift_right_531$des.v:1329$1602 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_531$des.v:1329$1602 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_533$des.v:1330$1605 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_535$des.v:1331$1608 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_537$des.v:1332$1611 ($shr).
Removed top 6 bits (of 8) from port A of cell des.$verific$shift_right_539$des.v:1333$1614 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_539$des.v:1333$1614 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_541$des.v:1334$1617 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_541$des.v:1334$1617 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_543$des.v:1335$1620 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_545$des.v:1336$1623 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_547$des.v:1337$1626 ($shr).
Removed top 2 bits (of 4) from port A of cell des.$verific$shift_right_549$des.v:1338$1629 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_549$des.v:1338$1629 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_551$des.v:1339$1632 ($shr).
Removed top 14 bits (of 16) from port A of cell des.$verific$shift_right_553$des.v:1340$1635 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_553$des.v:1340$1635 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_555$des.v:1341$1638 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_557$des.v:1342$1641 ($shr).
Removed top 12 bits (of 16) from port A of cell des.$verific$shift_right_559$des.v:1343$1644 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_559$des.v:1343$1644 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_561$des.v:1344$1647 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_563$des.v:1345$1650 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_565$des.v:1346$1653 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_567$des.v:1347$1656 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_569$des.v:1348$1659 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_571$des.v:1349$1662 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_573$des.v:1350$1665 ($shr).
Removed top 3 bits (of 4) from port A of cell des.$verific$shift_right_575$des.v:1351$1668 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_575$des.v:1351$1668 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_577$des.v:1352$1671 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_577$des.v:1352$1671 ($shr).
Removed top 7 bits (of 64) from port A of cell des.$verific$shift_right_579$des.v:1353$1674 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_579$des.v:1353$1674 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_581$des.v:1354$1677 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_581$des.v:1354$1677 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_583$des.v:1355$1680 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_585$des.v:1356$1683 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_587$des.v:1357$1686 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_589$des.v:1358$1689 ($shr).
Removed top 6 bits (of 8) from port A of cell des.$verific$shift_right_591$des.v:1359$1692 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_591$des.v:1359$1692 ($shr).
Removed top 5 bits (of 32) from port A of cell des.$verific$shift_right_593$des.v:1360$1695 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_593$des.v:1360$1695 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_595$des.v:1361$1698 ($shr).
Removed top 4 bits (of 32) from port A of cell des.$verific$shift_right_597$des.v:1362$1701 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_597$des.v:1362$1701 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_599$des.v:1363$1704 ($shr).
Removed top 24 bits (of 32) from port A of cell des.$verific$shift_right_601$des.v:1364$1707 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_601$des.v:1364$1707 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_603$des.v:1365$1710 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_603$des.v:1365$1710 ($shr).
Removed top 7 bits (of 32) from port A of cell des.$verific$shift_right_605$des.v:1366$1713 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_605$des.v:1366$1713 ($shr).
Removed top 6 bits (of 64) from port A of cell des.$verific$shift_right_607$des.v:1367$1716 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_607$des.v:1367$1716 ($shr).
Removed top 12 bits (of 16) from port A of cell des.$verific$shift_right_609$des.v:1368$1719 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_609$des.v:1368$1719 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_611$des.v:1369$1722 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_613$des.v:1370$1725 ($shr).
Removed top 7 bits (of 8) from port A of cell des.$verific$shift_right_615$des.v:1371$1728 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_615$des.v:1371$1728 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_617$des.v:1372$1731 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_617$des.v:1372$1731 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_619$des.v:1373$1734 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_621$des.v:1374$1737 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_623$des.v:1375$1740 ($shr).
Removed top 30 bits (of 32) from port A of cell des.$verific$shift_right_625$des.v:1376$1743 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_625$des.v:1376$1743 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_627$des.v:1377$1746 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_629$des.v:1378$1749 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_631$des.v:1379$1752 ($shr).
Removed top 2 bits (of 32) from port A of cell des.$verific$shift_right_633$des.v:1380$1755 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_633$des.v:1380$1755 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_635$des.v:1381$1758 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_637$des.v:1382$1761 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_639$des.v:1383$1764 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_641$des.v:1384$1767 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_643$des.v:1385$1770 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_643$des.v:1385$1770 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_645$des.v:1386$1773 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_645$des.v:1386$1773 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_647$des.v:1387$1776 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_649$des.v:1388$1779 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_649$des.v:1388$1779 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_651$des.v:1389$1782 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_653$des.v:1390$1785 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_653$des.v:1390$1785 ($shr).
Removed top 15 bits (of 32) from port A of cell des.$verific$shift_right_655$des.v:1391$1788 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_655$des.v:1391$1788 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_657$des.v:1392$1791 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_657$des.v:1392$1791 ($shr).
Removed top 8 bits (of 32) from port A of cell des.$verific$shift_right_659$des.v:1393$1794 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_659$des.v:1393$1794 ($shr).
Removed top 12 bits (of 16) from port A of cell des.$verific$shift_right_661$des.v:1394$1797 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_661$des.v:1394$1797 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_663$des.v:1395$1800 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_663$des.v:1395$1800 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_665$des.v:1396$1803 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_665$des.v:1396$1803 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_667$des.v:1397$1806 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_669$des.v:1398$1809 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_669$des.v:1398$1809 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_671$des.v:1399$1812 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_671$des.v:1399$1812 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_673$des.v:1400$1815 ($shr).
Removed top 2 bits (of 4) from port A of cell des.$verific$shift_right_675$des.v:1401$1818 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_675$des.v:1401$1818 ($shr).
Removed top 34 bits (of 64) from port A of cell des.$verific$shift_right_677$des.v:1402$1821 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_677$des.v:1402$1821 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_679$des.v:1403$1824 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_679$des.v:1403$1824 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_681$des.v:1404$1827 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_681$des.v:1404$1827 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_683$des.v:1405$1830 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_685$des.v:1406$1833 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_685$des.v:1406$1833 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_687$des.v:1407$1836 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_689$des.v:1408$1839 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_689$des.v:1408$1839 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_691$des.v:1409$1842 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_693$des.v:1410$1845 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_695$des.v:1411$1848 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_697$des.v:1412$1851 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_699$des.v:1413$1854 ($shr).
Removed top 10 bits (of 64) from port A of cell des.$verific$shift_right_701$des.v:1414$1857 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_701$des.v:1414$1857 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_703$des.v:1415$1860 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_703$des.v:1415$1860 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_705$des.v:1416$1863 ($shr).
Removed top 9 bits (of 64) from port A of cell des.$verific$shift_right_707$des.v:1417$1866 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_707$des.v:1417$1866 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_709$des.v:1418$1869 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_711$des.v:1419$1872 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_713$des.v:1420$1875 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_715$des.v:1421$1878 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_717$des.v:1422$1881 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_719$des.v:1423$1884 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_719$des.v:1423$1884 ($shr).
Removed top 7 bits (of 8) from port A of cell des.$verific$shift_right_721$des.v:1424$1887 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_721$des.v:1424$1887 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_723$des.v:1425$1890 ($shr).
Removed top 12 bits (of 16) from port A of cell des.$verific$shift_right_725$des.v:1426$1893 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_725$des.v:1426$1893 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_727$des.v:1427$1896 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_729$des.v:1428$1899 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_731$des.v:1429$1902 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_731$des.v:1429$1902 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_733$des.v:1430$1905 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_735$des.v:1431$1908 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_737$des.v:1432$1911 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_739$des.v:1433$1914 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_741$des.v:1434$1917 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_743$des.v:1435$1920 ($shr).
Removed top 16 bits (of 32) from port A of cell des.$verific$shift_right_745$des.v:1436$1923 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_745$des.v:1436$1923 ($shr).
Removed top 6 bits (of 64) from port A of cell des.$verific$shift_right_747$des.v:1437$1926 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_747$des.v:1437$1926 ($shr).
Removed top 20 bits (of 32) from port A of cell des.$verific$shift_right_749$des.v:1438$1929 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_749$des.v:1438$1929 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_751$des.v:1439$1932 ($shr).
Removed top 40 bits (of 64) from port A of cell des.$verific$shift_right_753$des.v:1440$1935 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_753$des.v:1440$1935 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_755$des.v:1441$1938 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_757$des.v:1442$1941 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_759$des.v:1443$1944 ($shr).
Removed top 5 bits (of 32) from port A of cell des.$verific$shift_right_761$des.v:1444$1947 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_761$des.v:1444$1947 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_763$des.v:1445$1950 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_765$des.v:1446$1953 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_765$des.v:1446$1953 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_767$des.v:1447$1956 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_769$des.v:1448$1959 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_771$des.v:1449$1962 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_773$des.v:1450$1965 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_775$des.v:1451$1968 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_777$des.v:1452$1971 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_779$des.v:1453$1974 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_781$des.v:1454$1977 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_781$des.v:1454$1977 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_783$des.v:1455$1980 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_785$des.v:1456$1983 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_787$des.v:1457$1986 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_789$des.v:1458$1989 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_791$des.v:1459$1992 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_793$des.v:1460$1995 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_795$des.v:1461$1998 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_797$des.v:1462$2001 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_799$des.v:1463$2004 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_801$des.v:1464$2007 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_803$des.v:1465$2010 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_805$des.v:1466$2013 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_807$des.v:1467$2016 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_809$des.v:1468$2019 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_811$des.v:1469$2022 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_813$des.v:1470$2025 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_815$des.v:1471$2028 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_817$des.v:1472$2031 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_819$des.v:1473$2034 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_821$des.v:1474$2037 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_823$des.v:1475$2040 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_825$des.v:1476$2043 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_825$des.v:1476$2043 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_827$des.v:1477$2046 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_829$des.v:1478$2049 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_831$des.v:1479$2052 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_833$des.v:1480$2055 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_835$des.v:1481$2058 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_837$des.v:1482$2061 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_839$des.v:1483$2064 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_841$des.v:1484$2067 ($shr).
Removed top 3 bits (of 4) from port A of cell des.$verific$shift_right_843$des.v:1485$2070 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_843$des.v:1485$2070 ($shr).
Removed top 3 bits (of 32) from port A of cell des.$verific$shift_right_845$des.v:1486$2073 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_845$des.v:1486$2073 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_847$des.v:1487$2076 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_847$des.v:1487$2076 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_849$des.v:1488$2079 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_849$des.v:1488$2079 ($shr).
Removed top 5 bits (of 8) from port A of cell des.$verific$shift_right_851$des.v:1489$2082 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_851$des.v:1489$2082 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_853$des.v:1490$2085 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_855$des.v:1491$2088 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_855$des.v:1491$2088 ($shr).
Removed top 26 bits (of 32) from port A of cell des.$verific$shift_right_857$des.v:1492$2091 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_857$des.v:1492$2091 ($shr).
Removed top 12 bits (of 16) from port A of cell des.$verific$shift_right_859$des.v:1493$2094 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_859$des.v:1493$2094 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_861$des.v:1494$2097 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_861$des.v:1494$2097 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_863$des.v:1495$2100 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_863$des.v:1495$2100 ($shr).
Removed top 14 bits (of 64) from port A of cell des.$verific$shift_right_865$des.v:1496$2103 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_865$des.v:1496$2103 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_867$des.v:1497$2106 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_869$des.v:1498$2109 ($shr).
Removed top 6 bits (of 8) from port A of cell des.$verific$shift_right_871$des.v:1499$2112 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_871$des.v:1499$2112 ($shr).
Removed top 12 bits (of 64) from port A of cell des.$verific$shift_right_873$des.v:1500$2115 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_873$des.v:1500$2115 ($shr).
Removed top 7 bits (of 8) from port A of cell des.$verific$shift_right_875$des.v:1501$2118 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_875$des.v:1501$2118 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_877$des.v:1502$2121 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_879$des.v:1503$2124 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_879$des.v:1503$2124 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_881$des.v:1504$2127 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_881$des.v:1504$2127 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_883$des.v:1505$2130 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_885$des.v:1506$2133 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_885$des.v:1506$2133 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_887$des.v:1507$2136 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_887$des.v:1507$2136 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_889$des.v:1508$2139 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_891$des.v:1509$2142 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_891$des.v:1509$2142 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_893$des.v:1510$2145 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_893$des.v:1510$2145 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_895$des.v:1511$2148 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_895$des.v:1511$2148 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_897$des.v:1512$2151 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_897$des.v:1512$2151 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_899$des.v:1513$2154 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_901$des.v:1514$2157 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_901$des.v:1514$2157 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_903$des.v:1515$2160 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_903$des.v:1515$2160 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_905$des.v:1516$2163 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_907$des.v:1517$2166 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_907$des.v:1517$2166 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_909$des.v:1518$2169 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_909$des.v:1518$2169 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_911$des.v:1519$2172 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_913$des.v:1520$2175 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_913$des.v:1520$2175 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_915$des.v:1521$2178 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_915$des.v:1521$2178 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_917$des.v:1522$2181 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_917$des.v:1522$2181 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_919$des.v:1523$2184 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_921$des.v:1524$2187 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_921$des.v:1524$2187 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_923$des.v:1525$2190 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_923$des.v:1525$2190 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_925$des.v:1526$2193 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_927$des.v:1527$2196 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_927$des.v:1527$2196 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_929$des.v:1528$2199 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_929$des.v:1528$2199 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_931$des.v:1529$2202 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_933$des.v:1530$2205 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_933$des.v:1530$2205 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_935$des.v:1531$2208 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_935$des.v:1531$2208 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_937$des.v:1532$2211 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_937$des.v:1532$2211 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_939$des.v:1533$2214 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_941$des.v:1534$2217 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_941$des.v:1534$2217 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_943$des.v:1535$2220 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_943$des.v:1535$2220 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_945$des.v:1536$2223 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_947$des.v:1537$2226 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_947$des.v:1537$2226 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_949$des.v:1538$2229 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_949$des.v:1538$2229 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_951$des.v:1539$2232 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_953$des.v:1540$2235 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_953$des.v:1540$2235 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_955$des.v:1541$2238 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_955$des.v:1541$2238 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_957$des.v:1542$2241 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_959$des.v:1543$2244 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_959$des.v:1543$2244 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_961$des.v:1544$2247 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_961$des.v:1544$2247 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_963$des.v:1545$2250 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_963$des.v:1545$2250 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_965$des.v:1546$2253 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_967$des.v:1547$2256 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_967$des.v:1547$2256 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_969$des.v:1548$2259 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_969$des.v:1548$2259 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_971$des.v:1549$2262 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_973$des.v:1550$2265 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_973$des.v:1550$2265 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_975$des.v:1551$2268 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_975$des.v:1551$2268 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_977$des.v:1552$2271 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_979$des.v:1553$2274 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_979$des.v:1553$2274 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_981$des.v:1554$2277 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_983$des.v:1555$2280 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_983$des.v:1555$2280 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_985$des.v:1556$2283 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_987$des.v:1557$2286 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_987$des.v:1557$2286 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_989$des.v:1558$2289 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_989$des.v:1558$2289 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_991$des.v:1559$2292 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_993$des.v:1560$2295 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_993$des.v:1560$2295 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_995$des.v:1561$2298 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_995$des.v:1561$2298 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_997$des.v:1562$2301 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_999$des.v:1563$2304 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_999$des.v:1563$2304 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1001$des.v:1564$2307 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1001$des.v:1564$2307 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_1003$des.v:1565$2310 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1003$des.v:1565$2310 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1005$des.v:1566$2313 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1007$des.v:1567$2316 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1007$des.v:1567$2316 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1009$des.v:1568$2319 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1009$des.v:1568$2319 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1011$des.v:1569$2322 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_1013$des.v:1570$2325 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1013$des.v:1570$2325 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1015$des.v:1571$2328 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1015$des.v:1571$2328 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1017$des.v:1572$2331 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1019$des.v:1573$2334 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1019$des.v:1573$2334 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1021$des.v:1574$2337 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1021$des.v:1574$2337 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1023$des.v:1575$2340 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1025$des.v:1576$2343 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1025$des.v:1576$2343 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1027$des.v:1577$2346 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1027$des.v:1577$2346 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1029$des.v:1578$2349 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1029$des.v:1578$2349 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1031$des.v:1579$2352 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1033$des.v:1580$2355 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1033$des.v:1580$2355 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1035$des.v:1581$2358 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1035$des.v:1581$2358 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1037$des.v:1582$2361 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1039$des.v:1583$2364 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1039$des.v:1583$2364 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1041$des.v:1584$2367 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1041$des.v:1584$2367 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1043$des.v:1585$2370 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_1045$des.v:1586$2373 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1045$des.v:1586$2373 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_1047$des.v:1587$2376 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1047$des.v:1587$2376 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1049$des.v:1588$2379 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1049$des.v:1588$2379 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1051$des.v:1589$2382 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1053$des.v:1590$2385 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1053$des.v:1590$2385 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1055$des.v:1591$2388 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1055$des.v:1591$2388 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1057$des.v:1592$2391 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1059$des.v:1593$2394 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1059$des.v:1593$2394 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1061$des.v:1594$2397 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1061$des.v:1594$2397 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1063$des.v:1595$2400 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1065$des.v:1596$2403 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1065$des.v:1596$2403 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1067$des.v:1597$2406 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1067$des.v:1597$2406 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1069$des.v:1598$2409 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1071$des.v:1599$2412 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1073$des.v:1600$2415 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1073$des.v:1600$2415 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1075$des.v:1601$2418 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1075$des.v:1601$2418 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1077$des.v:1602$2421 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1079$des.v:1603$2424 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1079$des.v:1603$2424 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1081$des.v:1604$2427 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1081$des.v:1604$2427 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1083$des.v:1605$2430 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1085$des.v:1606$2433 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1085$des.v:1606$2433 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1087$des.v:1607$2436 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1087$des.v:1607$2436 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1089$des.v:1608$2439 ($shr).
Removed top 20 bits (of 64) from port A of cell des.$verific$shift_right_1091$des.v:1609$2442 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1091$des.v:1609$2442 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1093$des.v:1610$2445 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1093$des.v:1610$2445 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1095$des.v:1611$2448 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1095$des.v:1611$2448 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1097$des.v:1612$2451 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_1099$des.v:1613$2454 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1099$des.v:1613$2454 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1101$des.v:1614$2457 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1101$des.v:1614$2457 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1103$des.v:1615$2460 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1105$des.v:1616$2463 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1105$des.v:1616$2463 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1107$des.v:1617$2466 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1107$des.v:1617$2466 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1109$des.v:1618$2469 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1111$des.v:1619$2472 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1111$des.v:1619$2472 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_1113$des.v:1620$2475 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1113$des.v:1620$2475 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_1115$des.v:1621$2478 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_1115$des.v:1621$2478 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1117$des.v:1622$2481 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1117$des.v:1622$2481 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1119$des.v:1623$2484 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1121$des.v:1624$2487 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1121$des.v:1624$2487 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1123$des.v:1625$2490 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1123$des.v:1625$2490 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1125$des.v:1626$2493 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_1127$des.v:1627$2496 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1127$des.v:1627$2496 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1129$des.v:1628$2499 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1129$des.v:1628$2499 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1131$des.v:1629$2502 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1133$des.v:1630$2505 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1133$des.v:1630$2505 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1135$des.v:1631$2508 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1135$des.v:1631$2508 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1137$des.v:1632$2511 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1139$des.v:1633$2514 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1141$des.v:1634$2517 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1141$des.v:1634$2517 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1143$des.v:1635$2520 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1143$des.v:1635$2520 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1145$des.v:1636$2523 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1147$des.v:1637$2526 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1147$des.v:1637$2526 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1149$des.v:1638$2529 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1149$des.v:1638$2529 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1151$des.v:1639$2532 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1153$des.v:1640$2535 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1153$des.v:1640$2535 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1155$des.v:1641$2538 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1155$des.v:1641$2538 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1157$des.v:1642$2541 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_1159$des.v:1643$2544 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1159$des.v:1643$2544 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1161$des.v:1644$2547 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1161$des.v:1644$2547 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1163$des.v:1645$2550 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1163$des.v:1645$2550 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1165$des.v:1646$2553 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_1167$des.v:1647$2556 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1167$des.v:1647$2556 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1169$des.v:1648$2559 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1169$des.v:1648$2559 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1171$des.v:1649$2562 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1173$des.v:1650$2565 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1173$des.v:1650$2565 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1175$des.v:1651$2568 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1175$des.v:1651$2568 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1177$des.v:1652$2571 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1179$des.v:1653$2574 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1179$des.v:1653$2574 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1181$des.v:1654$2577 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1183$des.v:1655$2580 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1183$des.v:1655$2580 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1185$des.v:1656$2583 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1187$des.v:1657$2586 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1187$des.v:1657$2586 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1189$des.v:1658$2589 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1189$des.v:1658$2589 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1191$des.v:1659$2592 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1193$des.v:1660$2595 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1193$des.v:1660$2595 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1195$des.v:1661$2598 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1195$des.v:1661$2598 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1197$des.v:1662$2601 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1199$des.v:1663$2604 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1199$des.v:1663$2604 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1201$des.v:1664$2607 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1201$des.v:1664$2607 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1203$des.v:1665$2610 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1203$des.v:1665$2610 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1205$des.v:1666$2613 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1207$des.v:1667$2616 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1207$des.v:1667$2616 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1209$des.v:1668$2619 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1209$des.v:1668$2619 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1211$des.v:1669$2622 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1213$des.v:1670$2625 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1213$des.v:1670$2625 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1215$des.v:1671$2628 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1215$des.v:1671$2628 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1217$des.v:1672$2631 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1219$des.v:1673$2634 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1219$des.v:1673$2634 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1221$des.v:1674$2637 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1221$des.v:1674$2637 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1223$des.v:1675$2640 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_1225$des.v:1676$2643 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1227$des.v:1677$2646 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1227$des.v:1677$2646 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1229$des.v:1678$2649 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1229$des.v:1678$2649 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1231$des.v:1679$2652 ($shr).
Removed top 5 bits (of 16) from port A of cell des.$verific$shift_right_1233$des.v:1680$2655 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1233$des.v:1680$2655 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1235$des.v:1681$2658 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1235$des.v:1681$2658 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1237$des.v:1682$2661 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1239$des.v:1683$2664 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1239$des.v:1683$2664 ($shr).
Removed top 21 bits (of 64) from port A of cell des.$verific$shift_right_1241$des.v:1684$2667 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1241$des.v:1684$2667 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1243$des.v:1685$2670 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1245$des.v:1686$2673 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_1247$des.v:1687$2676 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1247$des.v:1687$2676 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1249$des.v:1688$2679 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1251$des.v:1689$2682 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1253$des.v:1690$2685 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1255$des.v:1691$2688 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1257$des.v:1692$2691 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1259$des.v:1693$2694 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1261$des.v:1694$2697 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1263$des.v:1695$2700 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1265$des.v:1696$2703 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1267$des.v:1697$2706 ($shr).
Removed top 20 bits (of 32) from port A of cell des.$verific$shift_right_1269$des.v:1698$2709 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1269$des.v:1698$2709 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1271$des.v:1699$2712 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1273$des.v:1700$2715 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1275$des.v:1701$2718 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1277$des.v:1702$2721 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1279$des.v:1703$2724 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1281$des.v:1704$2727 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1283$des.v:1705$2730 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1285$des.v:1706$2733 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1287$des.v:1707$2736 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1289$des.v:1708$2739 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1291$des.v:1709$2742 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1291$des.v:1709$2742 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1293$des.v:1710$2745 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1295$des.v:1711$2748 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1297$des.v:1712$2751 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1299$des.v:1713$2754 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1301$des.v:1714$2757 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1303$des.v:1715$2760 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1305$des.v:1716$2763 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_1307$des.v:1717$2766 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1307$des.v:1717$2766 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1309$des.v:1718$2769 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1311$des.v:1719$2772 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_1313$des.v:1720$2775 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1313$des.v:1720$2775 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1315$des.v:1721$2778 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1317$des.v:1722$2781 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1319$des.v:1723$2784 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1321$des.v:1724$2787 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1323$des.v:1725$2790 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1325$des.v:1726$2793 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1327$des.v:1727$2796 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1329$des.v:1728$2799 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1331$des.v:1729$2802 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1333$des.v:1730$2805 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_1335$des.v:1731$2808 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1335$des.v:1731$2808 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_1337$des.v:1732$2811 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1337$des.v:1732$2811 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1339$des.v:1733$2814 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1341$des.v:1734$2817 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1343$des.v:1735$2820 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1345$des.v:1736$2823 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1347$des.v:1737$2826 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1349$des.v:1738$2829 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1351$des.v:1739$2832 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1353$des.v:1740$2835 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1355$des.v:1741$2838 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1357$des.v:1742$2841 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1359$des.v:1743$2844 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1361$des.v:1744$2847 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1363$des.v:1745$2850 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1365$des.v:1746$2853 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1367$des.v:1747$2856 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1369$des.v:1748$2859 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1371$des.v:1749$2862 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1373$des.v:1750$2865 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1375$des.v:1751$2868 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1377$des.v:1752$2871 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1379$des.v:1753$2874 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1381$des.v:1754$2877 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1383$des.v:1755$2880 ($shr).
Removed top 7 bits (of 64) from port A of cell des.$verific$shift_right_1385$des.v:1756$2883 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1385$des.v:1756$2883 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_1387$des.v:1757$2886 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1387$des.v:1757$2886 ($shr).
Removed top 1 bits (of 32) from port A of cell des.$verific$shift_right_1389$des.v:1758$2889 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1389$des.v:1758$2889 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1391$des.v:1759$2892 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_1393$des.v:1760$2895 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1393$des.v:1760$2895 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_1395$des.v:1761$2898 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1395$des.v:1761$2898 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_1397$des.v:1762$2901 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1397$des.v:1762$2901 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1399$des.v:1763$2904 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1401$des.v:1764$2907 ($shr).
Removed top 15 bits (of 32) from port A of cell des.$verific$shift_right_1403$des.v:1765$2910 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1403$des.v:1765$2910 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1405$des.v:1766$2913 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1407$des.v:1767$2916 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1409$des.v:1768$2919 ($shr).
Removed top 4 bits (of 64) from port A of cell des.$verific$shift_right_1411$des.v:1769$2922 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1411$des.v:1769$2922 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_1413$des.v:1770$2925 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1413$des.v:1770$2925 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1415$des.v:1771$2928 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1415$des.v:1771$2928 ($shr).
Removed top 2 bits (of 16) from port A of cell des.$verific$shift_right_1417$des.v:1772$2931 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1417$des.v:1772$2931 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1419$des.v:1773$2934 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1419$des.v:1773$2934 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1421$des.v:1774$2937 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1421$des.v:1774$2937 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_1423$des.v:1775$2940 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1423$des.v:1775$2940 ($shr).
Removed top 48 bits (of 64) from port A of cell des.$verific$shift_right_1425$des.v:1776$2943 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1425$des.v:1776$2943 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1427$des.v:1777$2946 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1429$des.v:1778$2949 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1431$des.v:1779$2952 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1433$des.v:1780$2955 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1435$des.v:1781$2958 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1435$des.v:1781$2958 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1437$des.v:1782$2961 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1439$des.v:1783$2964 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1439$des.v:1783$2964 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1441$des.v:1784$2967 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1441$des.v:1784$2967 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1443$des.v:1785$2970 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1443$des.v:1785$2970 ($shr).
Removed top 4 bits (of 32) from port A of cell des.$verific$shift_right_1445$des.v:1786$2973 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1445$des.v:1786$2973 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1447$des.v:1787$2976 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1449$des.v:1788$2979 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1451$des.v:1789$2982 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1451$des.v:1789$2982 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_1453$des.v:1790$2985 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1453$des.v:1790$2985 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1455$des.v:1791$2988 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1457$des.v:1792$2991 ($shr).
Removed top 31 bits (of 64) from port A of cell des.$verific$shift_right_1459$des.v:1793$2994 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1459$des.v:1793$2994 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1461$des.v:1794$2997 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1461$des.v:1794$2997 ($shr).
Removed top 9 bits (of 64) from port A of cell des.$verific$shift_right_1463$des.v:1795$3000 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1463$des.v:1795$3000 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1465$des.v:1796$3003 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1465$des.v:1796$3003 ($shr).
Removed top 12 bits (of 64) from port A of cell des.$verific$shift_right_1467$des.v:1797$3006 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1467$des.v:1797$3006 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1469$des.v:1798$3009 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1469$des.v:1798$3009 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1471$des.v:1799$3012 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1473$des.v:1800$3015 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1473$des.v:1800$3015 ($shr).
Removed top 12 bits (of 64) from port A of cell des.$verific$shift_right_1475$des.v:1801$3018 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1475$des.v:1801$3018 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1477$des.v:1802$3021 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1479$des.v:1803$3024 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1479$des.v:1803$3024 ($shr).
Removed top 3 bits (of 32) from port A of cell des.$verific$shift_right_1481$des.v:1804$3027 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1481$des.v:1804$3027 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1483$des.v:1805$3030 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1485$des.v:1806$3033 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1485$des.v:1806$3033 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1487$des.v:1807$3036 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1489$des.v:1808$3039 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1489$des.v:1808$3039 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1491$des.v:1809$3042 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1493$des.v:1810$3045 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1495$des.v:1811$3048 ($shr).
Removed top 3 bits (of 32) from port A of cell des.$verific$shift_right_1497$des.v:1812$3051 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1497$des.v:1812$3051 ($shr).
Removed top 4 bits (of 32) from port A of cell des.$verific$shift_right_1499$des.v:1813$3054 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1499$des.v:1813$3054 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1501$des.v:1814$3057 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1503$des.v:1815$3060 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1505$des.v:1816$3063 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1505$des.v:1816$3063 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1507$des.v:1817$3066 ($shr).
Removed top 8 bits (of 16) from port A of cell des.$verific$shift_right_1509$des.v:1818$3069 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1509$des.v:1818$3069 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1511$des.v:1819$3072 ($shr).
Removed top 16 bits (of 64) from port A of cell des.$verific$shift_right_1513$des.v:1820$3075 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1513$des.v:1820$3075 ($shr).
Removed top 13 bits (of 64) from port A of cell des.$verific$shift_right_1515$des.v:1821$3078 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1515$des.v:1821$3078 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1517$des.v:1822$3081 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1519$des.v:1823$3084 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1519$des.v:1823$3084 ($shr).
Removed top 14 bits (of 32) from port A of cell des.$verific$shift_right_1521$des.v:1824$3087 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1521$des.v:1824$3087 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1523$des.v:1825$3090 ($shr).
Removed top 2 bits (of 64) from port A of cell des.$verific$shift_right_1525$des.v:1826$3093 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1525$des.v:1826$3093 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1527$des.v:1827$3096 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1529$des.v:1828$3099 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1531$des.v:1829$3102 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1533$des.v:1830$3105 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1533$des.v:1830$3105 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1535$des.v:1831$3108 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1537$des.v:1832$3111 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1539$des.v:1833$3114 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1541$des.v:1834$3117 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1543$des.v:1835$3120 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1545$des.v:1836$3123 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1547$des.v:1837$3126 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1549$des.v:1838$3129 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1549$des.v:1838$3129 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1551$des.v:1839$3132 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1551$des.v:1839$3132 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1553$des.v:1840$3135 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1555$des.v:1841$3138 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1555$des.v:1841$3138 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1557$des.v:1842$3141 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1557$des.v:1842$3141 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1559$des.v:1843$3144 ($shr).
Removed top 32 bits (of 64) from port A of cell des.$verific$shift_right_1561$des.v:1844$3147 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1561$des.v:1844$3147 ($shr).
Removed top 3 bits (of 32) from port A of cell des.$verific$shift_right_1563$des.v:1845$3150 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1563$des.v:1845$3150 ($shr).
Removed top 5 bits (of 64) from port A of cell des.$verific$shift_right_1565$des.v:1846$3153 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1565$des.v:1846$3153 ($shr).
Removed top 16 bits (of 32) from port A of cell des.$verific$shift_right_1567$des.v:1847$3156 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1567$des.v:1847$3156 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1569$des.v:1848$3159 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1569$des.v:1848$3159 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1571$des.v:1849$3162 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1573$des.v:1850$3165 ($shr).
Removed top 3 bits (of 64) from port A of cell des.$verific$shift_right_1575$des.v:1851$3168 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1575$des.v:1851$3168 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1577$des.v:1852$3171 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1577$des.v:1852$3171 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_1579$des.v:1853$3174 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1579$des.v:1853$3174 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1581$des.v:1854$3177 ($shr).
Removed top 1 bits (of 4) from port A of cell des.$verific$shift_right_1583$des.v:1855$3180 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1583$des.v:1855$3180 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1585$des.v:1856$3183 ($shr).
Removed top 31 bits (of 32) from port Y of cell des.$verific$shift_right_1587$des.v:1857$3186 ($shr).
Removed top 3 bits (of 4) from port Y of cell des.$verific$shift_right_1589$des.v:1858$3189 ($shr).
Removed top 4 bits (of 8) from port A of cell des.$verific$shift_right_1591$des.v:1859$3192 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_1591$des.v:1859$3192 ($shr).
Removed top 1 bits (of 64) from port A of cell des.$verific$shift_right_1593$des.v:1860$3195 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1593$des.v:1860$3195 ($shr).
Removed top 3 bits (of 16) from port A of cell des.$verific$shift_right_1595$des.v:1861$3198 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1595$des.v:1861$3198 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1597$des.v:1862$3201 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1599$des.v:1863$3204 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1599$des.v:1863$3204 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1601$des.v:1864$3207 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1601$des.v:1864$3207 ($shr).
Removed top 8 bits (of 64) from port A of cell des.$verific$shift_right_1603$des.v:1865$3210 ($shr).
Removed top 63 bits (of 64) from port Y of cell des.$verific$shift_right_1603$des.v:1865$3210 ($shr).
Removed top 2 bits (of 8) from port A of cell des.$verific$shift_right_1605$des.v:1866$3213 ($shr).
Removed top 7 bits (of 8) from port Y of cell des.$verific$shift_right_1605$des.v:1866$3213 ($shr).
Removed top 14 bits (of 16) from port A of cell des.$verific$shift_right_1607$des.v:1867$3216 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1607$des.v:1867$3216 ($shr).
Removed top 1 bits (of 16) from port A of cell des.$verific$shift_right_1609$des.v:1868$3219 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1609$des.v:1868$3219 ($shr).
Removed top 15 bits (of 16) from port Y of cell des.$verific$shift_right_1611$des.v:1869$3222 ($shr).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 805 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module des:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== des ===

   Number of wires:               1061
   Number of wire bits:           1061
   Number of public wires:        1061
   Number of public wire bits:    1061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                805
     $shr                          805


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== des ===

   Number of wires:               1061
   Number of wire bits:           1061
   Number of public wires:        1061
   Number of public wire bits:    1061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                805
     $shr                          805


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> stat

3.24. Printing statistics.

=== des ===

   Number of wires:               1061
   Number of wire bits:           1061
   Number of public wires:        1061
   Number of public wire bits:    1061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                805
     $shr                          805


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using template $paramod$constmap:69b6eddcd253f5089572fffb86bfbd3b7b39fb4a$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6081a437e195b1bf64023fd7b85b2a84c3bc7a7d$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1281 debug messages>

yosys [$paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:52be55e2b7d172aa86f0f6ca5cdca1ab2cee578e$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.25.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.25.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e559e98cec8a905bbe4473dbe5a12756c24e013f$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fe156287efc73269b66f7a8caf9917133a8dde76$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6b4c329abb89b43aaf3f0db86a4e5731f830d258$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d12a946bf12d23831fc01c02c62adb81e870d717$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:231c92dc35518cb5909c360fb1acb160ef110a10$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3363 debug messages>

yosys [$paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:533dd4bf0bf037e7ab9e1c19f80bbae681a87599$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:73ae504f719c3f9129a31da01b43dc26646ba8d5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 237 unused cells and 18 unused wires.
Using template $paramod$constmap:dbfae5f5ffa5a2a7499ebcf923596354aeede3e1$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e2fe13e9e516af658cb9ab518bd1a7fac046dc82$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1420 debug messages>

yosys [$paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:fa9868692331072d4e6fe168609e3cd7f9a5e602$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~706 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:036222b456ee3ebfd73a56ca2ab1b93bfa9585c3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:daea91d4734a3a61c202be59ecc1b22f4b0302a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1880 debug messages>

yosys [$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 38 unused cells and 12 unused wires.
Using template $paramod$constmap:5e970ba612f1e34a5088fe3b7305919b27849def$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~291 debug messages>

yosys [$paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:4011b5040f163c285c4741825d39a3f20218d9a4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e7e17d69b86462348159d6f1e55a009dbe0e454c$paramod$e3d051dab9b442d9be76ff650ad6f6c489c24a67\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~178 debug messages>

yosys [$paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:108a36831e08ee05669bb43cd32397e701f474c8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7f2edd40f3bb4dc1613df0f5da5a3e35e5791e86$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1175 debug messages>

yosys [$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~114 debug messages>

yosys [$paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 243 unused cells and 17 unused wires.
Using template $paramod$constmap:34b244ff12e284b769e90e275dac18b69d14f101$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518opt_muxtree

3.25.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518opt_expr -mux_undef -mux_bool -fine

3.25.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~72 debug messages>

yosys [$paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518clean -purge
Removed 20 unused cells and 14 unused wires.
Using template $paramod$constmap:9663ee2deb29145531a3281d59422955d6f54706$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~379 debug messages>

yosys [$paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:4b6481841ab012bcbfde9886dedd62551454ea6a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~228 debug messages>

yosys [$paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1010 debug messages>

yosys [$paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 133 unused cells and 17 unused wires.
Using template $paramod$constmap:be9a3af4b59d30a7690e7eb26f53690a4ee5702a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~957 debug messages>

yosys [$paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 182 unused cells and 16 unused wires.
Using template $paramod$constmap:db08da8242285a1a9ccda109e8fd6f18ae4191fa$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6bbba91d242458ea0c6f5c4c5d156c1300ea483b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
Creating constmapped module `$paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbopt_muxtree

3.25.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1057 debug messages>

yosys [$paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbopt_expr -mux_undef -mux_bool -fine

3.25.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbclean -purge
Removed 2 unused cells and 9 unused wires.
Using template $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:b8714b5504e8810e508916d273884d1fb8abcdd6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:637524844b9883ce2c78d93f9133585900e49cfe$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1040 debug messages>

yosys [$paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~149 debug messages>

yosys [$paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a7clean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:50364aecbbe55be7992fb19119a18bf7275e1fc3$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2af416580676e8a579a44087816443663486c5c4$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~894 debug messages>

yosys [$paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:aff1c9811d84c297bb416fc326828b9248ce9623$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~125 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~367 debug messages>

yosys [$paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:a58537298d69f294c1f6b7c666d98736c811f8c5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~906 debug messages>

yosys [$paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:7607e117df27c9c23cbba902c124542806bd7b44$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 14 unused wires.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:0e228150db0b3c99a074513b9bdde5d0e2a70eaf$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.210. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 111 unused cells and 14 unused wires.
Using template $paramod$constmap:19a08bd7023d473bef7ccda0c3fbd27c63563fa6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~891 debug messages>

yosys [$paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 243 unused cells and 17 unused wires.
Using template $paramod$constmap:fac1c985b163a89306efa69cf8f0912dc6b46c59$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~881 debug messages>

yosys [$paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a62692369clean -purge
Removed 182 unused cells and 16 unused wires.
Using template $paramod$constmap:d6f3e813333d02644ca196488ce221225800cffe$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:03a55aa6ca99bd1b5cee0fc1884c05254e7aade6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 18 unused wires.
Using template $paramod$constmap:367d5d87aaf34b701c84dc42a5ff09ac7849dc86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:2f7d8da90b4f85b69038506102f5c93d48c25565$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e6bf49cfb9c1112eb181d27c912c6537cf7372e7$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f0f52cb9687593a8ad4e9949823b50bafa4b97d3$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1890 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~908 debug messages>

yosys [$paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 227 unused cells and 16 unused wires.
Using template $paramod$constmap:716f59fb125c80e4649a310abb614b4267fa82eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:aa13a8b4360b4d88de71de313134f3eec1799bb1$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3221aecddcf17686a5d2595c9d49c216f6edf725$paramod$ec092c4e8c8128e91c09d5d438ba79f75c03ffac\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
Creating constmapped module `$paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3eopt_muxtree

3.25.251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1689 debug messages>

yosys [$paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3eopt_expr -mux_undef -mux_bool -fine

3.25.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~633 debug messages>

yosys [$paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3eclean -purge
Removed 188 unused cells and 17 unused wires.
Using template $paramod$constmap:5115898872ed3d2dac34d58c18ad6527c407c274$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:aad6457db728203e7343960bbf2971e6c4db0763$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9348c6111bc98274857b03539198cb2b455c2589$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
Creating constmapped module `$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3bopt_muxtree

3.25.260. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1054 debug messages>

yosys [$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3bopt_expr -mux_undef -mux_bool -fine

3.25.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~41 debug messages>

yosys [$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:33146f6347eb4e22e4f3454fb03fb1b8b5c33483$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:654803506fdf579aa92f60d742d7c44b38341390$paramod$d444b34909b2706ca454438d01010eecaab7fba8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~890 debug messages>

yosys [$paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~330 debug messages>

yosys [$paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:47f3754ae0621e5bf0e4dc4414673999717f552f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:7c4ffaac8135e7c15180ce934b5c856e771ce9eb$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~411 debug messages>

yosys [$paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:0e4d0f21906fc4664b69966a3ef5e73ca2758a67$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:5e04fa949b055196b9a049b7f17884610745b4bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.287. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0fclean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:95fd2fe68f00e614abf6334a90e5aaf30a6895ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185clean -purge
Removed 87 unused cells and 15 unused wires.
Using template $paramod$constmap:2f686f8700b70b3ab7e12f6fb0639faea563de96$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:1523b715235d38b53187b3fcf9d6a25dd0ed9941$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.293. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737deopt_muxtree

3.25.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737deopt_expr -mux_undef -mux_bool -fine

3.25.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~191 debug messages>

yosys [$paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737declean -purge
Removed 44 unused cells and 15 unused wires.
Using template $paramod$constmap:9ab2c2f4e4b7762121f942d6a957ed8b1a6cfb4c$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~894 debug messages>

yosys [$paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 18 unused wires.
Using template $paramod$constmap:8da57977aa1413f85b584c61b23a0a16749ada3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2a3f817efffe2a3e59e80a192d5cb19769fe01dd$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1443 debug messages>

yosys [$paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 16 unused wires.
Using template $paramod$constmap:1d97d67b204801c93e20884343f968f60a8df68e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.313. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~925 debug messages>

yosys [$paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 211 unused cells and 16 unused wires.
Using template $paramod$constmap:32983c23c2d9c6bda60ba72aac3ada05592ca240$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5f7ad487850a721db12b9a4fe977bcf9b87c0468$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~543 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

yosys [$paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~981 debug messages>

yosys [$paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 162 unused cells and 16 unused wires.
Using template $paramod$constmap:841ab5aac6f3b43d204f20bb9baac1b94ac8a4c6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~273 debug messages>

yosys [$paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~905 debug messages>

yosys [$paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 228 unused cells and 16 unused wires.
Using template $paramod$constmap:f7dc9864ff3acedbca53625ae0a5a48d23e6d069$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.336. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~400 debug messages>

yosys [$paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:97e2b6d8e61203eb742a2961c29af2675c2860e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.338. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 293 unused cells and 16 unused wires.
Using template $paramod$constmap:8cdf99fda6393303252f718a63db984edf9cd612$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:e5c22cc1004346159c8b5b85b0fbee5e7b8d9142$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:591f8337aea0c23fedc7d25cc07249bb1aa022e3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 249 unused cells and 16 unused wires.
Using template $paramod$constmap:fd85e99a0d7a5f118e52df0a31b6b5cede8be223$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.346. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0fclean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:9f51e997f5134295414b5b2be93ef3eb444da311$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.348. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:0a93589a8268a00befc991ee2f1ab786ca58f5b8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.350. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~781 debug messages>

yosys [$paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.354. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.355. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:de4499684eb15178b27e7b84310e49c90b588250$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1269 debug messages>

yosys [$paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~881 debug messages>

yosys [$paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 229 unused cells and 16 unused wires.
Using template $paramod$constmap:5c1ddc4574f028c8103a9c062abcf1e0a5ea86c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:f30cd17eb149b8314e8b2fac7f61c1790edceb80$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~898 debug messages>

yosys [$paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 233 unused cells and 16 unused wires.
Using template $paramod$constmap:06e48de6757870dd08e563481e8a7ec77f49bbaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.384. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:28cccc0fd44253e55a16338b723c312a68ef2bf0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.386. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.387. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:aaa582e29650577481a18b291de6b222d764932c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~413 debug messages>

yosys [$paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~862 debug messages>

yosys [$paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 169 unused cells and 17 unused wires.
Using template $paramod$constmap:dd34c36c7861c23cb6f3c2e92583be80a75b6077$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:7adbe516038c729af75996c367912c607c2241e1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9326838876ad296479d97d0bcaaa7fe267f5a2e6$paramod$8d68390c0398b9972fb6a9484524073285288f67\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.402. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.403. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:4d626e6dadd9fe14bf4b9cd3d6eef4dc0eb4ec75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.404. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.405. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:8792f7ef6ebfbc7145c9dd9667abcdf2ecf81d27$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 287 unused cells and 17 unused wires.
Using template $paramod$constmap:8f345294444f217227b79cfb9b5570d1a7974be8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~883 debug messages>

yosys [$paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0fclean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:fea2608bebd823e6d7c89d2ce74c543b4d2dd0dd$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:ed4e11bee24c94c09740bf27a6d677c25593f9bc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~784 debug messages>

yosys [$paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adclean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:c4c43192e8c11929d2f7dcc59e7abef34fbd807f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732fopt_muxtree

3.25.414. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.25.415. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732fclean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:c4f56a8ca17e3b109e470baad907f32884c84061$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.416. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.417. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~367 debug messages>

yosys [$paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:9d5ec7fb91ba92d2e891c091b565d5a74a98b74b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.418. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.419. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:84cb726cf04f2eddc08fac886c60dc0ca784a51b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575opt_muxtree

3.25.425. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~990 debug messages>

yosys [$paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575opt_expr -mux_undef -mux_bool -fine

3.25.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~432 debug messages>

yosys [$paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575clean -purge
Removed 132 unused cells and 17 unused wires.
Using template $paramod$constmap:81da3e255676f04926abab305fe7d2ce14446f9c$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.427. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.428. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:5e299e35f98c5c6547cc4fde2df94a7b699c600b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.434. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~409 debug messages>

yosys [$paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~883 debug messages>

yosys [$paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 162 unused cells and 16 unused wires.
Using template $paramod$constmap:bfccfb978de79366086a224974c977676004fe1a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848opt_muxtree

3.25.436. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.25.437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848clean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.439. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:066d3309e0bda709184ef3d95b7efa47f7c42698$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~320 debug messages>

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 90 unused cells and 15 unused wires.
Using template $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:8c633968222077bfe0ca8f5ef8f47518922fe38d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~894 debug messages>

yosys [$paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 196 unused cells and 16 unused wires.
Using template $paramod$constmap:870c81e2e97c123c1d1e779fb8af82bb42028ec6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 16 unused wires.
Using template $paramod$constmap:6534e695826d11e929827bcd639618e1a4891b90$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.450. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.452. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.453. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:38d2651eabeb49a171a668b75b00919edc4c5a75$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.454. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.455. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:283736b9ce663d4c3c4bcbdd350da1b88be61d78$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.456. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.457. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:212e657e05121569c632ba9798056316e5aabdc0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.458. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.459. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:6ba2bf9478ece01d6c8c86b705f45df07d40544d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.460. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.461. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.462. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.463. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:deb2bada66e8b330ce4304d70bb46771dced4432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.464. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.465. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~365 debug messages>

yosys [$paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 15 unused wires.
Using template $paramod$constmap:272ee1f26213a74ce09b03f853f8d7f40df39c1c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.466. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.467. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:68dede9d9ec4002b3b0556f0039a3115c341cc0f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.468. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.469. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~906 debug messages>

yosys [$paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 230 unused cells and 16 unused wires.
Using template $paramod$constmap:56e272921e25074cdb7ace49182926b5c9955c12$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.470. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.471. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 239 unused cells and 16 unused wires.
Using template $paramod$constmap:bbe74a3c32b28b9011c80461399ee1b55879956a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.475. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~403 debug messages>

yosys [$paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 70 unused cells and 15 unused wires.
Using template $paramod$constmap:6aae71990815b92e7c18e5c56c8f5d3e61e73c65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.476. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.477. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a7clean -purge
Removed 40 unused cells and 12 unused wires.
Using template $paramod$constmap:0d48baa48088cca86883ef5bd3c9dce9b4664f77$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.478. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.479. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:dbe731e6bdd6b500fccfd20792afd6477cb54764$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.480. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.481. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:f621179bfdae9319f16c9c58364c6b62742f6383$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.482. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.483. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848opt_muxtree

3.25.484. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.25.485. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~774 debug messages>

yosys [$paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848clean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:788aea4011d40668c110d97acb8b790846bf264e$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.486. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.487. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:1caf6befed0d95443fdcbbeb960b2b1417fa692e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.488. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.489. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~309 debug messages>

yosys [$paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 103 unused cells and 16 unused wires.
Using template $paramod$constmap:ad30ae1a217ce46e1aa5f575cf8787d3031bfda0$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.490. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.491. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:23419180b46d9829dca161b00ae913ecd5eae2c1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.25.492. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.25.493. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 14 unused cells and 11 unused wires.
Using template $paramod$constmap:197527f4dbeb20c25dad00a4eb6e59acf219f068$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.25.494. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.25.495. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~298 debug messages>

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.496. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.497. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:e0f3fb53579a36feb1ee2ccda05b6ce38800c59d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.498. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.499. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:81b0a02c1b3bf48143ad407a189a27688bb668c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.500. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.501. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~113 debug messages>

yosys [$paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:6c77926b553bee1465dfadb7ed4106c5b84cdbcf$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.502. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.503. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~879 debug messages>

yosys [$paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 17 unused wires.
Using template $paramod$constmap:7d75ea4525f5948a9ce27094d14df70df768bf8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.510. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6b77ad4eb5f4e9b2464252cd217c0959c09c5279$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.25.516. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~953 debug messages>

yosys [$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.25.517. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~301 debug messages>

yosys [$paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:5fc733794f35d0b9c7b8279a96de4b70589d60bb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.518. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.519. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~767 debug messages>

yosys [$paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 250 unused cells and 17 unused wires.
Using template $paramod$constmap:82b4e62642c7e16521ef46fedbcb3c04c2724ab4$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:57d5196b626e76e2a0610d9e991caa0b10d92abe$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.525. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~479 debug messages>

yosys [$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.526. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:413f962298c232281aec3af13dee478d1a96720f$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.527. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.528. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:9faa519f1279de8228ebb89f1230788103c5ca1a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.529. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.530. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:e802c34a4e34866098769658e0472ccfa67f07dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.532. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:f1d1d2ca282f19ac9ee353d9991a9ac26c39efe3$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.538. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~990 debug messages>

yosys [$paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.539. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:7b30f5c77eaee290215719f156194bf54ff9a3b0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.540. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.541. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 292 unused cells and 17 unused wires.
Using template $paramod$constmap:8253e30f1eb17de392bf3a6d9d4fd20e0b498800$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.542. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.543. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a62692369clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:c411a6a32705a40d45504621837b56ff92820a9f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888opt_muxtree

3.25.544. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888opt_expr -mux_undef -mux_bool -fine

3.25.545. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~198 debug messages>

yosys [$paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888clean -purge
Removed 48 unused cells and 14 unused wires.
Using template $paramod$constmap:86a30b40f45db69e2cf87fdf8926645673d8cde9$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.546. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.547. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adclean -purge
Removed 232 unused cells and 17 unused wires.
Using template $paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.548. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.549. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~865 debug messages>

yosys [$paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:5d62ddf59e9f1671c38d763c72652f7dfc423d7b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.550. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.551. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:000551a6de8d9707f5ea79f754cef687981f49eb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.552. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.553. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~858 debug messages>

yosys [$paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0fclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:d9d47f85e10a91e42d2ca11ca6993a6f1e857d72$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.554. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.555. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~741 debug messages>

yosys [$paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 184 unused cells and 18 unused wires.
Using template $paramod$constmap:5fa7ce606169bb18f015e73e890fc4f97f18b359$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.556. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.557. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:35d865b81792217019c134e4685e6af882a0cf8f$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.558. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.559. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:958fe6fdeb9781cfa7e1e1d491a7a062a5414477$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.560. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.561. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~321 debug messages>

yosys [$paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c720869clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:fa51d25be7a7d0cfd6f57b25869a20d80bba2674$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.562. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.563. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:8fe448685995d66d26fe484571cd1cdf9e8cba9e$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.564. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.565. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~784 debug messages>

yosys [$paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:8aa160c31bc6075ab8357352fdbaef52d5f1984f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.566. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.567. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~346 debug messages>

yosys [$paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 14 unused wires.
Using template $paramod$constmap:5081f2eb428191e6a886076248447b50f8949cf9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.568. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.569. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.570. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.571. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:7b9c662f0060035352ad24dec8c850a9643aa7ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.572. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.573. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.574. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~862 debug messages>

yosys [$paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0fclean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:a6ab0e53c54e7a4978191b44e38eeac466f98378$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.25.578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.25.579. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~267 debug messages>

yosys [$paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 84 unused cells and 15 unused wires.
Using template $paramod$constmap:bc11212b77b694f539d32d26721508250aa45312$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.581. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.582. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:6df3ad3ba8c07e4c020f0ebe803312eb6df461f7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:e7280eed367d5b68d4903f5255333dedd1c94dc9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.587. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:19119a2690f2a2e290eea07f1c49b444a07e8845$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.588. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~794 debug messages>

yosys [$paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:1a1777953e27c561065722707dfd72cc711271dd$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4de804177b012f4e7ee615aa005810d5f4d6ec92$paramod$92f9310025277866e4eef9440ef5b4d24793e7dd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.595. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~650 debug messages>

yosys [$paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.596. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 16 unused wires.
Using template $paramod$constmap:6f44935d7deb281c6ec1ede08d197551ea676056$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
Creating constmapped module `$paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3eopt_muxtree

3.25.597. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3eopt_expr -mux_undef -mux_bool -fine

3.25.598. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~556 debug messages>

yosys [$paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3eclean -purge
Removed 188 unused cells and 16 unused wires.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.599. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.600. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:233c82aa58036452b45fc97ca7a04d8b5275d807$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.601. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.602. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0fclean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:a5838b2fb087edd3cb1005f3ba2e5b31c13bf744$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.603. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.604. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~904 debug messages>

yosys [$paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 230 unused cells and 16 unused wires.
Using template $paramod$constmap:3b2931afda965b1eac5539d819376ad72d8ce944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.605. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.606. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:40d3c3e3439e2eacd83b1cb1bc33fdfc2349f075$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.607. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.608. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 218 unused cells and 16 unused wires.
Using template $paramod$constmap:9de283195d1aa968ed21827a4802a0c97f959fa1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.609. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.610. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~362 debug messages>

yosys [$paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:1e23f8d24c45e1e2f01c42ac1c239fc280827c9d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.611. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.612. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:2242722ecb93a56ebab91df8de4282e4678a4479$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.613. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.614. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 113 unused cells and 14 unused wires.
Using template $paramod$constmap:99aa907da9cf7c1180c147640e1b3b6960bb9d11$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.615. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.616. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:66e2f05dfa9f1d779d3150d165ad51c787116b6b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.617. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.618. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:48516b808901a9bc1c0e8999d8d35f00e23f902d$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~980 debug messages>

yosys [$paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:2bcf9c60b74bbe989445a668a3f4eb6e1ce517ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~319 debug messages>

yosys [$paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c720869clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:89eca91a48b4670e2313c26b0a58caddf4a48b08$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575opt_muxtree

3.25.628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575opt_expr -mux_undef -mux_bool -fine

3.25.629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~427 debug messages>

yosys [$paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575clean -purge
Removed 136 unused cells and 17 unused wires.
Using template $paramod$constmap:c81c341eed0f90c4831cdca0f86ca1b133a1e203$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~779 debug messages>

yosys [$paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:4b5ab5ca63ca2448d54e18e0cf14a951cf760780$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~154 debug messages>

yosys [$paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a7clean -purge
Removed 33 unused cells and 13 unused wires.
Using template $paramod$constmap:130eb4020822d03314acd0ce722057e4c003fc34$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.25.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.25.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~751 debug messages>

yosys [$paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 212 unused cells and 16 unused wires.
Using template $paramod$constmap:b169d096a6d372a3e186f757a5215b22381edbcc$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c720869clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:f14ce07225c6fe75c020f077575f1d3b290d7ddc$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:cbe81897ad662a838cfc357a7192772204474f55$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.642. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.643. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~385 debug messages>

yosys [$paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:b21f20c1cfb158a03e036b5a899dc4809a966346$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.644. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.645. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0fclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:f2769160e3ebe668b1dace3e4a225b3df1e5c604$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.646. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.647. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 16 unused wires.
Using template $paramod$constmap:1ecb5c30612cf9cd73322a4af7a39ae2cf7b52a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.648. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.649. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:512ad7df366de540ef011355997d135d92a6564f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.25.650. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.25.651. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:a14537d2c98f8d1a8794e4b85d54c0f8ff919683$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d2c36b0b781e0a204cd64fceef95b4643f873dab$paramod$23078482f243c19ef712a5d7848fc4fdbb0c4678\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.657. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~527 debug messages>

yosys [$paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.658. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~874 debug messages>

yosys [$paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 17 unused wires.
Using template $paramod$constmap:302c2ca6c803ad3796dcfa74f78a76c20b5b6d75$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.659. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.660. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:00189dc973acf5b2d406474c51a80ae8b200801f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.661. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.662. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:a3a840268d2725d82e690f967880618fee0508a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.25.663. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.25.664. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~298 debug messages>

yosys [$paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 90 unused cells and 14 unused wires.
Using template $paramod$constmap:ef8f73afad5212245f3bb939606c3d2fcd6484e9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.665. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.666. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:ce001edc01bfd165e354608ea86674ff9e7e03dc$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.667. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.668. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:eba12314543bc4670c3f94c92b6f692714c9698d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.669. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.670. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 111 unused cells and 14 unused wires.
Using template $paramod$constmap:a42c4af428bccd493c400495f2b944975a9a13e3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:cd1d591dbd7d9241685d573ea832dd498f68815d$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~955 debug messages>

yosys [$paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.677. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c720869clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:405f29eb6abbf154748f77c25e162aa437a7ed29$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.25.678. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.25.679. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~113 debug messages>

yosys [$paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:3bbe819375c10d1dde9ee22042829abdebcdb691$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04bd003bbf96aab6b3ad2e21eeccad7353e37b1c$paramod$d868771f3d1abec40a86d99bb277d0ceac25a8d5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5d449be78824e38c807f50bf35c1a1755f665ddb$paramod$47adc15afddff1210098aa8b07e95ecb3d7d7c3c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.690. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~439 debug messages>

yosys [$paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.691. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:489bc0bef7a86883fb6905ceec4b00a4a3f0eb33$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.692. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.693. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.694. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.695. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 200 unused cells and 17 unused wires.
Using template $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.696. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.697. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:fd8b7858981bf084033da252e7f1c8c94451d443$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~290 debug messages>

yosys [$paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.704. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~865 debug messages>

yosys [$paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:98f51a8997eceedf6d6917f5deed899741f4e6b0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~160 debug messages>

yosys [$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.706. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:363efcfa8a766cafb2756124bdcea04420fa6208$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.707. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.708. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:0a51d5e33fb2b914e1018ff8786f5d6eb6ab45f6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.709. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.710. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 12 unused wires.
Using template $paramod$constmap:5f06403bc11a8a43785a037fad1c4b85a07bab32$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.711. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.712. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 100 unused cells and 16 unused wires.
Using template $paramod$constmap:1963896731a093a71d8c17248305d48f448ea2e2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.713. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

yosys [$paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.714. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~897 debug messages>

yosys [$paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 239 unused cells and 18 unused wires.
Using template $paramod$constmap:3ad0850c2c5d64ca2ee728c198a2d5cf12087296$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.715. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.716. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:1ca06ff344df42ad552300ceffd31e3d3218e0ea$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~38 debug messages>

yosys> stat

3.26. Printing statistics.

=== des ===

   Number of wires:               8433
   Number of wire bits:         1798185
   Number of public wires:        1061
   Number of public wire bits:    1061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11922
     $_MUX_                       8883
     $_NOT_                       3018
     $_OR_                          21


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
<suppressed ~20355 debug messages>
Removed a total of 6785 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 4787 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.
<suppressed ~680 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 256 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.27.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.
<suppressed ~1047 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1429$des.v:1778$2949.$auto$simplemap.cc:278:simplemap_mux$9734 in front of them:
        $techmap$verific$shift_right_1429$des.v:1778$2949.$auto$simplemap.cc:278:simplemap_mux$9934
        $techmap$verific$shift_right_1429$des.v:1778$2949.$auto$simplemap.cc:278:simplemap_mux$9926

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1491$des.v:1809$3042.$auto$simplemap.cc:278:simplemap_mux$9766 in front of them:
        $techmap$verific$shift_right_1491$des.v:1809$3042.$auto$simplemap.cc:278:simplemap_mux$9966
        $techmap$verific$shift_right_1491$des.v:1809$3042.$auto$simplemap.cc:278:simplemap_mux$9958

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_175$des.v:1151$1068.$auto$simplemap.cc:278:simplemap_mux$9350 in front of them:
        $techmap$verific$shift_right_175$des.v:1151$1068.$auto$simplemap.cc:278:simplemap_mux$9574
        $techmap$verific$shift_right_175$des.v:1151$1068.$auto$simplemap.cc:278:simplemap_mux$9542

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_551$des.v:1339$1632.$auto$simplemap.cc:278:simplemap_mux$10637 in front of them:
        $techmap$verific$shift_right_551$des.v:1339$1632.$auto$simplemap.cc:278:simplemap_mux$10741
        $techmap$verific$shift_right_551$des.v:1339$1632.$auto$simplemap.cc:278:simplemap_mux$10733

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_563$des.v:1345$1650.$auto$simplemap.cc:278:simplemap_mux$9350 in front of them:
        $techmap$verific$shift_right_563$des.v:1345$1650.$auto$simplemap.cc:278:simplemap_mux$9574
        $techmap$verific$shift_right_563$des.v:1345$1650.$auto$simplemap.cc:278:simplemap_mux$9542

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_691$des.v:1409$1842.$auto$simplemap.cc:278:simplemap_mux$9350 in front of them:
        $techmap$verific$shift_right_691$des.v:1409$1842.$auto$simplemap.cc:278:simplemap_mux$9574
        $techmap$verific$shift_right_691$des.v:1409$1842.$auto$simplemap.cc:278:simplemap_mux$9542


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.
<suppressed ~6 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  4445 cells in clk={ }, en={ }, arst={ }, srst={ }

3.31.2. Extracting gate netlist of module `\des' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 4439 gates and 4703 wires to a netlist network with 262 inputs and 263 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       12
ABC RESULTS:              XNOR cells:       77
ABC RESULTS:               XOR cells:       30
ABC RESULTS:               NOR cells:       67
ABC RESULTS:                OR cells:      170
ABC RESULTS:            ANDNOT cells:      131
ABC RESULTS:             ORNOT cells:      134
ABC RESULTS:               MUX cells:      201
ABC RESULTS:               AND cells:      911
ABC RESULTS:              NAND cells:     1012
ABC RESULTS:        internal signals:     4178
ABC RESULTS:           input signals:      262
ABC RESULTS:          output signals:      263
Removing temp directory.

yosys> abc -script /tmp/yosys_JvH4CB/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\des' to `<abc-temp-dir>/input.blif'..
Extracted 2745 gates and 3007 wires to a netlist network with 262 inputs and 263 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_JvH4CB/abc_tmp_1.scr 
ABC:   #Luts =   735  Max Lvl =   9  Avg Lvl =   3.62  [   0.44 sec. at Pass 0]
ABC:   #Luts =   553  Max Lvl =   7  Avg Lvl =   3.51  [  12.38 sec. at Pass 1]
ABC:   #Luts =   551  Max Lvl =   6  Avg Lvl =   3.37  [   2.85 sec. at Pass 2]
ABC:   #Luts =   530  Max Lvl =   6  Avg Lvl =   3.55  [   3.23 sec. at Pass 3]
ABC:   #Luts =   530  Max Lvl =   6  Avg Lvl =   3.55  [   2.44 sec. at Pass 4]
ABC:   #Luts =   521  Max Lvl =   6  Avg Lvl =   3.50  [   4.39 sec. at Pass 5]
ABC:   #Luts =   521  Max Lvl =   6  Avg Lvl =   3.50  [   3.33 sec. at Pass 6]
ABC:   #Luts =   521  Max Lvl =   6  Avg Lvl =   3.50  [   3.48 sec. at Pass 7]
ABC:   #Luts =   521  Max Lvl =   6  Avg Lvl =   3.50  [   2.04 sec. at Pass 8]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      521
ABC RESULTS:        internal signals:     2482
ABC RESULTS:           input signals:      262
ABC RESULTS:          output signals:      263
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 6402 unused wires.
<suppressed ~554 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== des ===

   Number of wires:                783
   Number of wire bits:            783
   Number of public wires:         508
   Number of public wire bits:     508
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                527
     $lut                          521
     $mux                            6


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== des ===

   Number of wires:                783
   Number of wire bits:            783
   Number of public wires:         508
   Number of public wire bits:     508
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                527
     $lut                          521
     $mux                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~663 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.
<suppressed ~9291 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
<suppressed ~5703 debug messages>
Removed a total of 1901 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 1061 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.
<suppressed ~476 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 121 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_JvH4CB/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\des' to `<abc-temp-dir>/input.blif'..
Extracted 2396 gates and 2654 wires to a netlist network with 256 inputs and 245 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_JvH4CB/abc_tmp_2.scr 
ABC:   #Luts =   517  Max Lvl =   6  Avg Lvl =   3.57  [   0.46 sec. at Pass 0]
ABC:   #Luts =   500  Max Lvl =   5  Avg Lvl =   3.28  [   9.01 sec. at Pass 1]
ABC:   #Luts =   500  Max Lvl =   5  Avg Lvl =   3.28  [   1.75 sec. at Pass 2]
ABC:   #Luts =   500  Max Lvl =   5  Avg Lvl =   3.28  [   1.97 sec. at Pass 3]
ABC:   #Luts =   497  Max Lvl =   6  Avg Lvl =   3.49  [   1.73 sec. at Pass 4]
ABC:   #Luts =   495  Max Lvl =   6  Avg Lvl =   3.56  [   2.22 sec. at Pass 5]
ABC:   #Luts =   495  Max Lvl =   6  Avg Lvl =   3.56  [   1.99 sec. at Pass 6]
ABC:   #Luts =   487  Max Lvl =   6  Avg Lvl =   3.43  [   2.38 sec. at Pass 7]
ABC:   #Luts =   487  Max Lvl =   6  Avg Lvl =   3.43  [   2.41 sec. at Pass 8]
ABC:   #Luts =   485  Max Lvl =   6  Avg Lvl =   3.49  [   4.41 sec. at Pass 9]
ABC:   #Luts =   485  Max Lvl =   6  Avg Lvl =   3.49  [   3.04 sec. at Pass 10]
ABC:   #Luts =   485  Max Lvl =   6  Avg Lvl =   3.49  [   3.70 sec. at Pass 11]
ABC:   #Luts =   485  Max Lvl =   6  Avg Lvl =   3.49  [   3.30 sec. at Pass 12]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      485
ABC RESULTS:        internal signals:     2153
ABC RESULTS:           input signals:      256
ABC RESULTS:          output signals:      245
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..
Removed 0 unused cells and 1837 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \des..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \des.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\des'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module des.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \des

3.48.2. Analyzing design hierarchy..
Top module:  \des
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== des ===

   Number of wires:                741
   Number of wire bits:            741
   Number of public wires:         501
   Number of public wire bits:     501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                485
     $lut                          485


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \des..

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\des'.

Warnings: 805 unique messages, 805 total
End of script. Logfile hash: 74314a86ee, CPU: user 90.20s system 2.04s, MEM: 407.54 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 80% 3x abc (372 sec), 10% 325x clean (48 sec), ...
real 236.09
user 416.38
sys 48.27
