{"vcs1":{"timestamp_begin":1769672174.065653839, "rt":7.66, "ut":7.38, "st":0.19}}
{"vcselab":{"timestamp_begin":1769672181.782663389, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769672182.136046061, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769672173.807638103}
{"VCS_COMP_START_TIME": 1769672173.807638103}
{"VCS_COMP_END_TIME": 1769672182.414067060}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353256}}
{"vcselab": {"peak_mem": 173708}}
