/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  reg [27:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(in_data[16] | celloutsig_0_10z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] | celloutsig_1_0z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[2] | celloutsig_1_7z[2]);
  assign celloutsig_0_5z = celloutsig_0_0z[2] | ~(in_data[48]);
  assign celloutsig_0_22z = celloutsig_0_12z[5] | ~(celloutsig_0_16z[0]);
  assign celloutsig_1_13z = celloutsig_1_8z ^ celloutsig_1_3z[2];
  assign celloutsig_0_4z = in_data[86] ^ celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_6z[4] ^ celloutsig_0_6z[2];
  assign celloutsig_1_3z = { in_data[160:158], celloutsig_1_1z } / { 1'h1, in_data[127:125] };
  assign celloutsig_1_9z = celloutsig_1_3z[3:1] === celloutsig_1_3z[2:0];
  assign celloutsig_1_18z = celloutsig_1_2z === { celloutsig_1_7z[3:2], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_11z[13:9] === celloutsig_1_12z[7:3];
  assign celloutsig_1_4z = { celloutsig_1_2z[3], celloutsig_1_0z, celloutsig_1_3z[2:0] } === { celloutsig_1_3z, celloutsig_1_2z[2:0] };
  assign celloutsig_0_2z = in_data[67] & ~(in_data[43]);
  assign celloutsig_1_5z = celloutsig_1_0z[2] & ~(celloutsig_1_0z[1]);
  assign celloutsig_1_2z = { in_data[121:119], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[1:0], in_data[96] };
  assign celloutsig_0_9z = celloutsig_0_0z[8:1] * in_data[28:21];
  assign celloutsig_0_16z = celloutsig_0_3z[9:2] * celloutsig_0_9z;
  assign celloutsig_0_3z = - { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = - { celloutsig_0_0z[10:8], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_9z[5], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_11z } !== { in_data[44:29], celloutsig_0_13z };
  assign celloutsig_0_6z = { celloutsig_0_0z[9:8], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } | celloutsig_0_3z[9:4];
  assign celloutsig_1_0z = in_data[184:182] | in_data[136:134];
  assign celloutsig_0_13z = celloutsig_0_12z[0] & celloutsig_0_2z;
  assign celloutsig_1_7z = celloutsig_1_6z[13:10] >>> celloutsig_1_2z;
  assign celloutsig_1_12z = { celloutsig_1_11z[25:20], celloutsig_1_8z, celloutsig_1_8z } - in_data[148:141];
  assign celloutsig_0_14z = { celloutsig_0_12z[4:2], celloutsig_0_4z } - celloutsig_0_0z[8:5];
  assign celloutsig_0_1z = in_data[24:16] - in_data[29:21];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } - { in_data[163:161], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[54:44];
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 28'h0000000;
    else if (!clkin_data[32]) celloutsig_1_11z = { in_data[127:116], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
