<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\DOC\hardware_project\led_hard\impl\gwsynthesis\led_hard.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\DOC\hardware_project\led_hard\src\top_sct.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\DOC\hardware_project\led_hard\src\top_sdc.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 19 16:16:04 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>242</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>345</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>26</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>gclk </td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>gclk_ibuf/I</td>
<td>gclk</td>
<td>pll_ut0/pllvr_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>60.000(MHz)</td>
<td>85.766(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of gclk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.504</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.805</td>
</tr>
<tr>
<td>2</td>
<td>2.504</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.805</td>
</tr>
<tr>
<td>3</td>
<td>2.541</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.767</td>
</tr>
<tr>
<td>4</td>
<td>2.541</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.767</td>
</tr>
<tr>
<td>5</td>
<td>2.549</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.403</td>
</tr>
<tr>
<td>6</td>
<td>2.549</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.403</td>
</tr>
<tr>
<td>7</td>
<td>2.789</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.163</td>
</tr>
<tr>
<td>8</td>
<td>2.789</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.163</td>
</tr>
<tr>
<td>9</td>
<td>2.831</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.478</td>
</tr>
<tr>
<td>10</td>
<td>2.913</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.395</td>
</tr>
<tr>
<td>11</td>
<td>2.913</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.395</td>
</tr>
<tr>
<td>12</td>
<td>2.913</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.395</td>
</tr>
<tr>
<td>13</td>
<td>3.266</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.042</td>
</tr>
<tr>
<td>14</td>
<td>3.266</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.042</td>
</tr>
<tr>
<td>15</td>
<td>3.266</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.042</td>
</tr>
<tr>
<td>16</td>
<td>3.266</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.042</td>
</tr>
<tr>
<td>17</td>
<td>3.266</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>5.042</td>
</tr>
<tr>
<td>18</td>
<td>3.275</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.677</td>
</tr>
<tr>
<td>19</td>
<td>3.529</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.423</td>
</tr>
<tr>
<td>20</td>
<td>3.529</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.423</td>
</tr>
<tr>
<td>21</td>
<td>3.529</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.423</td>
</tr>
<tr>
<td>22</td>
<td>3.652</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.300</td>
</tr>
<tr>
<td>23</td>
<td>3.810</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.142</td>
</tr>
<tr>
<td>24</td>
<td>3.810</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.142</td>
</tr>
<tr>
<td>25</td>
<td>3.939</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.013</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.951</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.951</td>
</tr>
<tr>
<td>4</td>
<td>0.953</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>5</td>
<td>1.186</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.201</td>
</tr>
<tr>
<td>6</td>
<td>3.098</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.098</td>
</tr>
<tr>
<td>7</td>
<td>9.448</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.126</td>
</tr>
<tr>
<td>8</td>
<td>9.448</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.126</td>
</tr>
<tr>
<td>9</td>
<td>9.611</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.289</td>
</tr>
<tr>
<td>10</td>
<td>9.611</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.289</td>
</tr>
<tr>
<td>11</td>
<td>9.611</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.289</td>
</tr>
<tr>
<td>12</td>
<td>9.611</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.289</td>
</tr>
<tr>
<td>13</td>
<td>9.616</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.294</td>
</tr>
<tr>
<td>14</td>
<td>9.616</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.294</td>
</tr>
<tr>
<td>15</td>
<td>9.618</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.296</td>
</tr>
<tr>
<td>16</td>
<td>9.834</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.526</td>
</tr>
<tr>
<td>17</td>
<td>9.834</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.526</td>
</tr>
<tr>
<td>18</td>
<td>9.834</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.526</td>
</tr>
<tr>
<td>19</td>
<td>9.834</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.526</td>
</tr>
<tr>
<td>20</td>
<td>9.834</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.526</td>
</tr>
<tr>
<td>21</td>
<td>9.880</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.557</td>
</tr>
<tr>
<td>22</td>
<td>9.950</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.628</td>
</tr>
<tr>
<td>23</td>
<td>9.950</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.628</td>
</tr>
<tr>
<td>24</td>
<td>9.950</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.628</td>
</tr>
<tr>
<td>25</td>
<td>10.085</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-8.333</td>
<td>-0.011</td>
<td>1.777</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
<tr>
<td>6</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
<tr>
<td>7</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
<tr>
<td>9</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
<tr>
<td>10</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.495</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 27.976%; route: 3.723, 64.129%; tC2Q: 0.458, 7.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.495</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 27.976%; route: 3.723, 64.129%; tC2Q: 0.458, 7.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 28.159%; route: 3.685, 63.894%; tC2Q: 0.458, 7.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 28.159%; route: 3.685, 63.894%; tC2Q: 0.458, 7.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.994</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/I2</td>
</tr>
<tr>
<td>7.093</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 39.443%; route: 2.813, 52.073%; tC2Q: 0.458, 8.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.994</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/I2</td>
</tr>
<tr>
<td>7.093</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 39.443%; route: 2.813, 52.073%; tC2Q: 0.458, 8.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.821</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/I2</td>
</tr>
<tr>
<td>6.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/F</td>
</tr>
<tr>
<td>6.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 39.974%; route: 2.641, 51.149%; tC2Q: 0.458, 8.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.821</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/I2</td>
</tr>
<tr>
<td>6.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/F</td>
</tr>
<tr>
<td>6.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 39.974%; route: 2.641, 51.149%; tC2Q: 0.458, 8.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 29.648%; route: 3.395, 61.985%; tC2Q: 0.458, 8.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.085</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 30.102%; route: 3.313, 61.403%; tC2Q: 0.458, 8.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.085</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 30.102%; route: 3.313, 61.403%; tC2Q: 0.458, 8.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.085</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 30.102%; route: 3.313, 61.403%; tC2Q: 0.458, 8.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.732</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 32.208%; route: 2.960, 58.702%; tC2Q: 0.458, 9.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.732</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 32.208%; route: 2.960, 58.702%; tC2Q: 0.458, 9.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.732</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 32.208%; route: 2.960, 58.702%; tC2Q: 0.458, 9.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.732</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 32.208%; route: 2.960, 58.702%; tC2Q: 0.458, 9.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>4.428</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>5.574</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.732</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.624, 32.208%; route: 2.960, 58.702%; tC2Q: 0.458, 9.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>4.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/I3</td>
</tr>
<tr>
<td>6.367</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 46.998%; route: 2.020, 43.201%; tC2Q: 0.458, 9.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/I2</td>
</tr>
<tr>
<td>6.113</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/F</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 46.529%; route: 1.907, 43.109%; tC2Q: 0.458, 10.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/I2</td>
</tr>
<tr>
<td>6.113</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/F</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 46.529%; route: 1.907, 43.109%; tC2Q: 0.458, 10.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/I2</td>
</tr>
<tr>
<td>6.113</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/F</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 46.529%; route: 1.907, 43.109%; tC2Q: 0.458, 10.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.168</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0/I2</td>
</tr>
<tr>
<td>5.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0/F</td>
</tr>
<tr>
<td>5.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 43.120%; route: 1.987, 46.220%; tC2Q: 0.458, 10.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>4.360</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.800</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/I3</td>
</tr>
<tr>
<td>5.832</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 50.529%; route: 1.591, 38.406%; tC2Q: 0.458, 11.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>4.360</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.800</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/I3</td>
</tr>
<tr>
<td>5.832</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 50.529%; route: 1.591, 38.406%; tC2Q: 0.458, 11.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>4.639</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/I2</td>
</tr>
<tr>
<td>5.703</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/F</td>
</tr>
<tr>
<td>5.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 41.165%; route: 1.903, 47.414%; tC2Q: 0.458, 11.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n198_s1/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n198_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n60_s1/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n60_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n61_s1/I2</td>
</tr>
<tr>
<td>2.582</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n61_s1/F</td>
</tr>
<tr>
<td>2.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.097%; route: 0.246, 25.870%; tC2Q: 0.333, 35.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.584</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 65.034%; tC2Q: 0.333, 34.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3/I2</td>
</tr>
<tr>
<td>2.595</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3/F</td>
</tr>
<tr>
<td>2.832</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.049%; route: 0.483, 40.203%; tC2Q: 0.333, 27.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.729</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.437%; route: 2.038, 65.803%; tC2Q: 0.333, 10.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.390%; route: 0.236, 20.999%; tC2Q: 0.333, 29.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.390%; route: 0.236, 20.999%; tC2Q: 0.333, 29.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0/I1</td>
</tr>
<tr>
<td>2.919</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0/F</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/I1</td>
</tr>
<tr>
<td>2.919</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/F</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0/I1</td>
</tr>
<tr>
<td>2.919</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0/F</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/I1</td>
</tr>
<tr>
<td>2.919</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/F</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.962%; route: 0.236, 18.272%; tC2Q: 0.333, 25.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.962%; route: 0.236, 18.272%; tC2Q: 0.333, 25.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/I1</td>
</tr>
<tr>
<td>2.927</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I3</td>
</tr>
<tr>
<td>2.903</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.157</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>-6.677</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.226%; route: 0.808, 52.932%; tC2Q: 0.333, 21.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I3</td>
</tr>
<tr>
<td>2.903</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.157</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>-6.677</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.226%; route: 0.808, 52.932%; tC2Q: 0.333, 21.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I3</td>
</tr>
<tr>
<td>2.903</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.157</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>-6.677</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.226%; route: 0.808, 52.932%; tC2Q: 0.333, 21.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I3</td>
</tr>
<tr>
<td>2.903</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.157</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>-6.677</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.226%; route: 0.808, 52.932%; tC2Q: 0.333, 21.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I3</td>
</tr>
<tr>
<td>2.903</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.157</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>-6.677</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.226%; route: 0.808, 52.932%; tC2Q: 0.333, 21.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0/Q</td>
</tr>
<tr>
<td>2.464</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/I1</td>
</tr>
<tr>
<td>3.188</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/F</td>
</tr>
<tr>
<td>3.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 46.485%; route: 0.500, 32.112%; tC2Q: 0.333, 21.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/I1</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 44.479%; route: 0.570, 35.042%; tC2Q: 0.333, 20.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/I1</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 44.479%; route: 0.570, 35.042%; tC2Q: 0.333, 20.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/I1</td>
</tr>
<tr>
<td>3.259</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 44.479%; route: 0.570, 35.042%; tC2Q: 0.333, 20.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-6.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.518</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I3</td>
</tr>
<tr>
<td>2.903</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.408</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-8.333</td>
<td>-8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-6.887</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-6.692</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>-6.677</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.660%; route: 1.059, 59.587%; tC2Q: 0.333, 18.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>50</td>
<td>clk_60m</td>
<td>2.504</td>
<td>0.262</td>
</tr>
<tr>
<td>17</td>
<td>n79_6</td>
<td>2.549</td>
<td>2.133</td>
</tr>
<tr>
<td>14</td>
<td>n129_4</td>
<td>3.107</td>
<td>1.511</td>
</tr>
<tr>
<td>13</td>
<td>rom_addr_12_11</td>
<td>2.504</td>
<td>1.485</td>
</tr>
<tr>
<td>6</td>
<td>targflash0_readyout</td>
<td>2.549</td>
<td>3.412</td>
</tr>
<tr>
<td>5</td>
<td>bus_cnt[0]</td>
<td>3.107</td>
<td>1.151</td>
</tr>
<tr>
<td>5</td>
<td>bus_cnt[1]</td>
<td>3.580</td>
<td>1.151</td>
</tr>
<tr>
<td>2</td>
<td>rom_addr_12_9</td>
<td>2.504</td>
<td>1.460</td>
</tr>
<tr>
<td>2</td>
<td>se_out</td>
<td>15.174</td>
<td>2.440</td>
</tr>
<tr>
<td>1</td>
<td>haddr_1d[12]</td>
<td>6.336</td>
<td>0.336</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C18</td>
<td>76.39%</td>
</tr>
<tr>
<td>R11C24</td>
<td>73.61%</td>
</tr>
<tr>
<td>R8C1</td>
<td>58.33%</td>
</tr>
<tr>
<td>R11C22</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C1</td>
<td>52.78%</td>
</tr>
<tr>
<td>R11C23</td>
<td>52.78%</td>
</tr>
<tr>
<td>R12C18</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C16</td>
<td>45.83%</td>
</tr>
<tr>
<td>R9C17</td>
<td>44.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name gclk -period 37.037 -waveform {0 18.518} [get_ports {gclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
