Protel Design System Design Rule Check
PCB File : D:\Dokumente\GitHub\STM_W5500_DEV\STM_W5500.PcbDoc
Date     : 27.11.2019
Time     : 19:23:49

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad C10-1(1184.488mil,630mil) on Top Layer And Pad C3-2(1209.488mil,580mil) on Top Layer [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad C10-2(1245.512mil,630mil) on Top Layer And Pad C3-1(1270.512mil,580mil) on Top Layer [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad C10-2(1245.512mil,630mil) on Top Layer And Pad C3-2(1209.488mil,580mil) on Top Layer [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.883mil < 10mil) Between Pad C11-1(1155mil,1185mil) on Top Layer And Via (1125mil,1215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.428mil < 10mil) Between Pad C11-2(1198.15mil,1228.15mil) on Top Layer And Via (1171.3mil,1255mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.933mil < 10mil) Between Pad C12-1(1081.575mil,1146.575mil) on Top Layer And Via (1055mil,1173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.933mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.012mil < 10mil) Between Pad C12-1(1081.575mil,1146.575mil) on Top Layer And Via (1098mil,1100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.497mil < 10mil) Between Pad C12-2(1038.425mil,1103.425mil) on Top Layer And Pad C13-1(1071.575mil,1071.575mil) on Top Layer [Top Solder] Mask Sliver [4.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.348mil < 10mil) Between Pad C12-2(1038.425mil,1103.425mil) on Top Layer And Via (1023mil,1143mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.241mil < 10mil) Between Pad C13-1(1071.575mil,1071.575mil) on Top Layer And Via (1098mil,1100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.241mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.419mil < 10mil) Between Pad C13-2(1028.425mil,1028.425mil) on Top Layer And Via (1010mil,1075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.419mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.497mil < 10mil) Between Pad C14-1(1086.575mil,858.425mil) on Top Layer And Pad C15-1(1061.575mil,818.425mil) on Top Layer [Top Solder] Mask Sliver [4.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.497mil < 10mil) Between Pad C14-2(1043.425mil,901.575mil) on Top Layer And Pad C15-2(1018.425mil,861.575mil) on Top Layer [Top Solder] Mask Sliver [4.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.191mil < 10mil) Between Pad C14-2(1043.425mil,901.575mil) on Top Layer And Via (1015mil,935mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.191mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.861mil < 10mil) Between Pad C15-1(1061.575mil,818.425mil) on Top Layer And Pad R12-2(1045mil,760.512mil) on Top Layer [Top Solder] Mask Sliver [7.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.59mil < 10mil) Between Pad C15-2(1018.425mil,861.575mil) on Top Layer And Via (985mil,834mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.656mil < 10mil) Between Pad C15-2(1018.425mil,861.575mil) on Top Layer And Via (990mil,890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.497mil < 10mil) Between Pad C16-1(1118.425mil,736.575mil) on Top Layer And Pad C9-1(1173.425mil,746.575mil) on Top Layer [Top Solder] Mask Sliver [4.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.762mil < 10mil) Between Pad C16-1(1118.425mil,736.575mil) on Top Layer And Via (1098mil,700mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.762mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.497mil < 10mil) Between Pad C16-2(1161.575mil,693.425mil) on Top Layer And Pad C9-1(1173.425mil,746.575mil) on Top Layer [Top Solder] Mask Sliver [4.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.497mil < 10mil) Between Pad C16-2(1161.575mil,693.425mil) on Top Layer And Pad C9-2(1216.575mil,703.425mil) on Top Layer [Top Solder] Mask Sliver [4.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.419mil < 10mil) Between Pad C16-2(1161.575mil,693.425mil) on Top Layer And Via (1120mil,670mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.419mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.031mil < 10mil) Between Pad C17-2(2242.575mil,681.575mil) on Top Layer And Via (2274mil,713.188mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.031mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.38mil < 10mil) Between Pad C18-1(1753mil,791mil) on Top Layer And Pad IC1-36(1801.253mil,801.012mil) on Top Layer [Top Solder] Mask Sliver [2.38mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.457mil < 10mil) Between Pad C18-1(1753mil,791mil) on Top Layer And Via (1756mil,829mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.07mil < 10mil) Between Pad C18-2(1753mil,729.976mil) on Top Layer And Pad IC1-37(1801.253mil,718.988mil) on Top Layer [Top Solder] Mask Sliver [3.07mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.538mil < 10mil) Between Pad C19-2(2003.488mil,1016mil) on Top Layer And Via (1970.488mil,1049mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.538mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.457mil < 10mil) Between Pad C20-1(1966.976mil,506mil) on Top Layer And Via (1968mil,464mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.229mil < 10mil) Between Pad C22-1(2251.425mil,580.425mil) on Top Layer And Via (2227.925mil,616mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.578mil < 10mil) Between Pad C22-2(2294.575mil,623.575mil) on Top Layer And Via (2327mil,656.375mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.578mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.242mil < 10mil) Between Pad C23-B(1620mil,490mil) on Multi-Layer And Via (1622mil,452mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.242mil] / [Bottom Solder] Mask Sliver [1.242mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.237mil < 10mil) Between Pad C23-C(1620mil,410mil) on Multi-Layer And Via (1622mil,452mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.237mil] / [Bottom Solder] Mask Sliver [5.237mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.803mil < 10mil) Between Pad C24-2(605mil,565mil) on Top Layer And Pad D2-A(625mil,630mil) on Top Layer [Top Solder] Mask Sliver [6.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.634mil < 10mil) Between Pad C28-1(2194mil,400mil) on Top Layer And Pad C29-1(2229.425mil,435.425mil) on Top Layer [Top Solder] Mask Sliver [8.634mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.162mil < 10mil) Between Pad C28-1(2194mil,400mil) on Top Layer And Via (2244mil,386mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.162mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.021mil < 10mil) Between Pad C29-1(2229.425mil,435.425mil) on Top Layer And Via (2244mil,386mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.457mil < 10mil) Between Pad C4-1(1330mil,429.488mil) on Top Layer And Via (1370mil,430mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.662mil < 10mil) Between Pad C5-1(1606.575mil,773.425mil) on Top Layer And Via (1620mil,730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.883mil < 10mil) Between Pad C5-2(1563.425mil,816.575mil) on Top Layer And Via (1606mil,834mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.883mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.06mil < 10mil) Between Pad C8-1(1432.575mil,768.575mil) on Top Layer And Via (1440mil,723mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.582mil < 10mil) Between Pad C8-2(1389.425mil,725.425mil) on Top Layer And Via (1440mil,723mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.582mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.656mil < 10mil) Between Pad C9-2(1216.575mil,703.425mil) on Top Layer And Via (1245mil,675mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Pad D1-K(408.74mil,56mil) on Top Layer And Pad X1-1(494.921mil,60mil) on Multi-Layer [Top Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-10(2161.17mil,691.41mil) on Top Layer And Pad IC1-11(2175.312mil,705.553mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-10(2161.17mil,691.41mil) on Top Layer And Pad IC1-9(2147.028mil,677.268mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-14(2175.312mil,814.447mil) on Top Layer And Pad IC1-15(2161.17mil,828.589mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-15(2161.17mil,828.589mil) on Top Layer And Pad IC1-16(2147.028mil,842.731mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-17(2133.593mil,856.166mil) on Top Layer And Pad IC1-18(2119.451mil,870.309mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-18(2119.451mil,870.309mil) on Top Layer And Pad IC1-19(2105.309mil,884.451mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-19(2105.309mil,884.451mil) on Top Layer And Pad IC1-20(2091.166mil,898.593mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-2(2049.447mil,579.688mil) on Top Layer And Pad IC1-3(2063.589mil,593.83mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-21(2077.731mil,912.028mil) on Top Layer And Pad IC1-22(2063.589mil,926.17mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-22(2063.589mil,926.17mil) on Top Layer And Pad IC1-23(2049.447mil,940.312mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-26(1940.553mil,940.312mil) on Top Layer And Pad IC1-27(1926.411mil,926.17mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-27(1926.411mil,926.17mil) on Top Layer And Pad IC1-28(1912.268mil,912.028mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-29(1898.833mil,898.593mil) on Top Layer And Pad IC1-30(1884.691mil,884.451mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-3(2063.589mil,593.83mil) on Top Layer And Pad IC1-4(2077.731mil,607.972mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-30(1884.691mil,884.451mil) on Top Layer And Pad IC1-31(1870.549mil,870.309mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-31(1870.549mil,870.309mil) on Top Layer And Pad IC1-32(1856.407mil,856.166mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-33(1842.972mil,842.731mil) on Top Layer And Pad IC1-34(1828.83mil,828.589mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-34(1828.83mil,828.589mil) on Top Layer And Pad IC1-35(1814.688mil,814.447mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.172mil < 10mil) Between Pad IC1-36(1801.253mil,801.012mil) on Top Layer And Via (1756mil,829mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.172mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-38(1814.688mil,705.553mil) on Top Layer And Pad IC1-39(1828.83mil,691.41mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-39(1828.83mil,691.41mil) on Top Layer And Pad IC1-40(1842.972mil,677.268mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-41(1856.407mil,663.833mil) on Top Layer And Pad IC1-42(1870.549mil,649.691mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-42(1870.549mil,649.691mil) on Top Layer And Pad IC1-43(1884.691mil,635.549mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-43(1884.691mil,635.549mil) on Top Layer And Pad IC1-44(1898.833mil,621.407mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-45(1912.268mil,607.972mil) on Top Layer And Pad IC1-46(1926.411mil,593.83mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-46(1926.411mil,593.83mil) on Top Layer And Pad IC1-47(1940.553mil,579.688mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-5(2091.166mil,621.407mil) on Top Layer And Pad IC1-6(2105.309mil,635.549mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-6(2105.309mil,635.549mil) on Top Layer And Pad IC1-7(2119.451mil,649.691mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC1-7(2119.451mil,649.691mil) on Top Layer And Pad IC1-8(2133.593mil,663.833mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-10(1133.83mil,1038.589mil) on Top Layer And Pad IC2-11(1119.688mil,1024.447mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-10(1133.83mil,1038.589mil) on Top Layer And Pad IC2-9(1147.972mil,1052.732mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-14(1119.688mil,915.553mil) on Top Layer And Pad IC2-15(1133.83mil,901.411mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-15(1133.83mil,901.411mil) on Top Layer And Pad IC2-16(1147.972mil,887.269mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-17(1161.407mil,873.833mil) on Top Layer And Pad IC2-18(1175.549mil,859.691mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-18(1175.549mil,859.691mil) on Top Layer And Pad IC2-19(1189.691mil,845.549mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-19(1189.691mil,845.549mil) on Top Layer And Pad IC2-20(1203.833mil,831.407mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-2(1245.553mil,1150.312mil) on Top Layer And Pad IC2-3(1231.411mil,1136.17mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-21(1217.268mil,817.972mil) on Top Layer And Pad IC2-22(1231.411mil,803.83mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-22(1231.411mil,803.83mil) on Top Layer And Pad IC2-23(1245.553mil,789.688mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-26(1354.447mil,789.688mil) on Top Layer And Pad IC2-27(1368.589mil,803.83mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-27(1368.589mil,803.83mil) on Top Layer And Pad IC2-28(1382.732mil,817.972mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-29(1396.167mil,831.407mil) on Top Layer And Pad IC2-30(1410.309mil,845.549mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-3(1231.411mil,1136.17mil) on Top Layer And Pad IC2-4(1217.268mil,1122.028mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-30(1410.309mil,845.549mil) on Top Layer And Pad IC2-31(1424.451mil,859.691mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-31(1424.451mil,859.691mil) on Top Layer And Pad IC2-32(1438.593mil,873.833mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-33(1452.028mil,887.269mil) on Top Layer And Pad IC2-34(1466.17mil,901.411mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-34(1466.17mil,901.411mil) on Top Layer And Pad IC2-35(1480.312mil,915.553mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-38(1480.312mil,1024.447mil) on Top Layer And Pad IC2-39(1466.17mil,1038.589mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-39(1466.17mil,1038.589mil) on Top Layer And Pad IC2-40(1452.028mil,1052.732mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-41(1438.593mil,1066.167mil) on Top Layer And Pad IC2-42(1424.451mil,1080.309mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-42(1424.451mil,1080.309mil) on Top Layer And Pad IC2-43(1410.309mil,1094.451mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-43(1410.309mil,1094.451mil) on Top Layer And Pad IC2-44(1396.167mil,1108.593mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-45(1382.732mil,1122.028mil) on Top Layer And Pad IC2-46(1368.589mil,1136.17mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-46(1368.589mil,1136.17mil) on Top Layer And Pad IC2-47(1354.447mil,1150.312mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-5(1203.833mil,1108.593mil) on Top Layer And Pad IC2-6(1189.691mil,1094.451mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-6(1189.691mil,1094.451mil) on Top Layer And Pad IC2-7(1175.549mil,1080.309mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad IC2-7(1175.549mil,1080.309mil) on Top Layer And Pad IC2-8(1161.407mil,1066.167mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC5-1(742.402mil,550.276mil) on Top Layer And Pad IC5-2(705mil,550.276mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC5-2(705mil,550.276mil) on Top Layer And Pad IC5-3(667.598mil,550.276mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC5-4(667.598mil,459.724mil) on Top Layer And Pad IC5-5(705mil,459.724mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.276mil < 10mil) Between Pad IC5-4(667.598mil,459.724mil) on Top Layer And Pad R2-1(670.512mil,410mil) on Top Layer [Top Solder] Mask Sliver [7.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC5-5(705mil,459.724mil) on Top Layer And Pad IC5-6(742.402mil,459.724mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.276mil < 10mil) Between Pad IC5-5(705mil,459.724mil) on Top Layer And Pad R2-1(670.512mil,410mil) on Top Layer [Top Solder] Mask Sliver [7.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad J1-10(1918.504mil,90.551mil) on Bottom Layer And Via (1870mil,125mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.614mil < 10mil) Between Pad J1-10(1918.504mil,90.551mil) on Bottom Layer And Via (1900mil,181mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad J1-10(1918.504mil,90.551mil) on Bottom Layer And Via (1967mil,19mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-12(2018.504mil,90.551mil) on Bottom Layer And Via (2019mil,175mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad J1-15(2218.504mil,303.15mil) on Bottom Layer And Via (2170mil,289mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.108mil < 10mil) Between Pad J1-15(2218.504mil,303.15mil) on Bottom Layer And Via (2244mil,386mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.108mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.614mil < 10mil) Between Pad J1-8(1818.504mil,90.551mil) on Bottom Layer And Via (1826mil,178mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.457mil < 10mil) Between Pad R1-1(670.512mil,355mil) on Top Layer And Via (675mil,315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.48mil < 10mil) Between Pad R14-2(1900mil,1380.488mil) on Top Layer And Via (1945.024mil,1381mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.945mil < 10mil) Between Pad R18-2(1865.512mil,1115mil) on Top Layer And Via (1912mil,1113mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.241mil < 10mil) Between Pad R19-2(1897.575mil,1003.575mil) on Bottom Layer And Via (1925mil,1031mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.241mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.017mil < 10mil) Between Pad R20-1(1635.512mil,937mil) on Bottom Layer And Via (1675mil,900mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.017mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.812mil < 10mil) Between Pad R21-1(1000mil,1321.024mil) on Top Layer And Via (1042mil,1286mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.393mil < 10mil) Between Pad R21-1(1000mil,1321.024mil) on Top Layer And Via (966mil,1362mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.393mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.099mil < 10mil) Between Pad R21-2(1000mil,1260mil) on Top Layer And Via (1042mil,1286mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.099mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.643mil < 10mil) Between Pad R26-1(2310mil,1070.512mil) on Top Layer And Via (2344.488mil,1105mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.643mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.069mil < 10mil) Between Pad R28-1(1385mil,341.024mil) on Top Layer And Via (1421mil,376mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.069mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.457mil < 10mil) Between Pad R28-1(1385mil,341.024mil) on Top Layer And Via (1425mil,339mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.775mil < 10mil) Between Pad R28-2(1385mil,280mil) on Top Layer And Via (1349mil,247mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.916mil < 10mil) Between Pad R29-2(1315mil,279.488mil) on Top Layer And Via (1349mil,247mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.916mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad X1-1(494.921mil,224.567mil) on Multi-Layer And Pad X1-GND(538.032mil,260.591mil) on Top Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad X1-1(835.079mil,224.567mil) on Multi-Layer And Pad X1-GND(791.968mil,260.591mil) on Top Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad X1-CC(596.102mil,260.591mil) on Top Layer And Pad X1-VBUS(568.543mil,260.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad X1-DN(655.158mil,260.591mil) on Top Layer And Via (655mil,210mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.641mil < 10mil) Between Pad X1-DP(635.472mil,260.591mil) on Top Layer And Via (655mil,210mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.641mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.791mil < 10mil) Between Pad X1-DP(674.842mil,260.591mil) on Top Layer And Via (655mil,210mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.181mil < 10mil) Between Pad X1-GND(538.032mil,260.591mil) on Top Layer And Via (537mil,320mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.83mil < 10mil) Between Pad X1-GND(791.968mil,260.591mil) on Top Layer And Via (820mil,320mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad X1-SBU(733.898mil,260.591mil) on Top Layer And Pad X1-VBUS(761.457mil,260.591mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.448mil < 10mil) Between Pad X1-VBUS(568.543mil,260.591mil) on Top Layer And Via (537mil,320mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.896mil < 10mil) Between Pad XTAL1-2(1471.428mil,686.081mil) on Top Layer And Via (1440mil,723mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.896mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.127mil < 10mil) Between Pad XTAL1-4(1580mil,700mil) on Top Layer And Via (1620mil,730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.127mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.994mil < 10mil) Between Via (1290mil,650mil) from Top Layer to Bottom Layer And Via (1315mil,620.569mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.994mil] / [Bottom Solder] Mask Sliver [6.994mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.594mil < 10mil) Between Via (1358mil,621mil) from Top Layer to Bottom Layer And Via (1390mil,640mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.594mil] / [Bottom Solder] Mask Sliver [5.594mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.001mil < 10mil) Between Via (1756mil,408mil) from Top Layer to Bottom Layer And Via (1785mil,435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.001mil] / [Bottom Solder] Mask Sliver [8.001mil]
Rule Violations :141

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2692mil,484.803mil) on Bottom Overlay And Pad R32-2(2700.512mil,509.333mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2692mil,679.47mil) on Bottom Overlay And Pad R35-2(2700.512mil,704.667mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2692mil,874.136mil) on Bottom Overlay And Pad R34-2(2700.512mil,900mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Arc (750.276mil,524.685mil) on Top Overlay And Pad IC5-1(742.402mil,550.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(1198.15mil,1228.15mil) on Top Layer And Text "IC2" (1058mil,1249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(1198.15mil,1228.15mil) on Top Layer And Track (1062.402mil,1248.78mil)(1652.953mil,1248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.756mil < 10mil) Between Pad C1-2(800mil,535.512mil) on Top Layer And Track (798.74mil,565mil)(863.74mil,565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(2242.575mil,681.575mil) on Top Layer And Text "C22" (2232mil,683mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.263mil < 10mil) Between Pad C24-1(605mil,503.976mil) on Top Layer And Text "R1" (599mil,416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(605mil,503.976mil) on Top Layer And Text "R2" (599mil,471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(470mil,419.134mil) on Top Layer And Text "F1" (399.5mil,356.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.882mil < 10mil) Between Pad C25-1(470mil,419.134mil) on Top Layer And Text "X1" (481mil,323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-1(470mil,419.134mil) on Top Layer And Track (416.85mil,405.354mil)(431.417mil,405.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-1(470mil,419.134mil) on Top Layer And Track (508.583mil,405.354mil)(523.15mil,405.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-2(470mil,560.866mil) on Top Layer And Track (395.197mil,574.646mil)(431.417mil,574.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C25-2(470mil,560.866mil) on Top Layer And Track (508.583mil,574.646mil)(544.803mil,574.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-1(2155.512mil,1335mil) on Top Layer And Text "IC3" (1999mil,1348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-2(2094.488mil,1335mil) on Top Layer And Text "IC3" (1999mil,1348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.709mil < 10mil) Between Pad C27-1(990mil,760.512mil) on Top Layer And Track (1017.441mil,682.756mil)(1017.441mil,777.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.709mil < 10mil) Between Pad C27-2(990mil,699.488mil) on Top Layer And Track (1017.441mil,682.756mil)(1017.441mil,777.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.273mil < 10mil) Between Pad C28-1(2194mil,400mil) on Top Layer And Track (2121.829mil,365.976mil)(2255.066mil,499.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.273mil < 10mil) Between Pad C28-2(2150.85mil,356.85mil) on Top Layer And Track (2121.829mil,365.976mil)(2255.066mil,499.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.273mil < 10mil) Between Pad C29-1(2229.425mil,435.425mil) on Top Layer And Track (2121.829mil,365.976mil)(2255.066mil,499.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.273mil < 10mil) Between Pad C29-2(2272.575mil,478.575mil) on Top Layer And Track (2121.829mil,365.976mil)(2255.066mil,499.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.273mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C30-1(955mil,265.866mil) on Top Layer And Track (901.85mil,279.646mil)(916.417mil,279.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C30-1(955mil,265.866mil) on Top Layer And Track (993.583mil,279.646mil)(1008.15mil,279.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad C3-1(1270.512mil,580mil) on Top Layer And Track (1165mil,550mil)(1295mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad C3-2(1209.488mil,580mil) on Top Layer And Track (1165mil,550mil)(1295mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1606.575mil,773.425mil) on Top Layer And Text "C8" (1547mil,886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.608mil < 10mil) Between Pad C5-1(1606.575mil,773.425mil) on Top Layer And Track (1535.458mil,800.22mil)(1635.678mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(1563.425mil,816.575mil) on Top Layer And Text "C8" (1547mil,886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.608mil < 10mil) Between Pad C5-2(1563.425mil,816.575mil) on Top Layer And Track (1415.751mil,680.513mil)(1535.458mil,800.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.608mil < 10mil) Between Pad C5-2(1563.425mil,816.575mil) on Top Layer And Track (1535.458mil,800.22mil)(1635.678mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(1173.425mil,746.575mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(1216.575mil,703.425mil) on Top Layer And Text "C4" (1217.268mil,817.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-A(625mil,630mil) on Top Layer And Text "C24" (594mil,615.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-A(625mil,630mil) on Top Layer And Text "IC5" (656mil,602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad F1-1(420mil,305.512mil) on Top Layer And Track (392.441mil,227.756mil)(392.441mil,322.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad F1-1(420mil,305.512mil) on Top Layer And Track (447.559mil,227.756mil)(447.559mil,322.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad F1-2(420mil,244.488mil) on Top Layer And Track (392.441mil,227.756mil)(392.441mil,322.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad F1-2(420mil,244.488mil) on Top Layer And Track (447.559mil,227.756mil)(447.559mil,322.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-1(2036.012mil,566.253mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.949mil < 10mil) Between Pad IC1-12(2188.747mil,718.988mil) on Top Layer And Text "C17" (2180mil,741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-13(2188.747mil,801.012mil) on Top Layer And Text "C17" (2180mil,741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.406mil < 10mil) Between Pad IC1-14(2175.312mil,814.447mil) on Top Layer And Text "C17" (2180mil,741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(2049.447mil,579.688mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.002mil < 10mil) Between Pad IC1-29(1898.833mil,898.593mil) on Top Layer And Text "C18" (1742.5mil,841.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(2063.589mil,593.83mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-30(1884.691mil,884.451mil) on Top Layer And Text "C18" (1742.5mil,841.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-32(1856.407mil,856.166mil) on Top Layer And Text "C18" (1742.5mil,841.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.343mil < 10mil) Between Pad IC1-35(1814.688mil,814.447mil) on Top Layer And Text "C18" (1742.5mil,841.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(2077.731mil,607.972mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.655mil < 10mil) Between Pad IC1-46(1926.411mil,593.83mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-47(1940.553mil,579.688mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-48(1953.988mil,566.253mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-5(2091.166mil,621.407mil) on Top Layer And Text "C20" (1956.488mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-10(1133.83mil,1038.589mil) on Top Layer And Text "C14" (1024mil,961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-11(1119.688mil,1024.447mil) on Top Layer And Text "C14" (1024mil,961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-12(1106.253mil,1011.012mil) on Top Layer And Text "C14" (1024mil,961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.531mil < 10mil) Between Pad IC2-12(1106.253mil,1011.012mil) on Top Layer And Text "XTAL1" (1119.688mil,915.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.352mil < 10mil) Between Pad IC2-13(1106.253mil,928.988mil) on Top Layer And Text "C5" (1145mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.482mil < 10mil) Between Pad IC2-13(1106.253mil,928.988mil) on Top Layer And Text "XTAL1" (1119.688mil,915.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.267mil < 10mil) Between Pad IC2-16(1147.972mil,887.269mil) on Top Layer And Text "XTAL1" (1119.688mil,915.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.254mil < 10mil) Between Pad IC2-18(1175.549mil,859.691mil) on Top Layer And Text "C16" (1200mil,885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.254mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.771mil < 10mil) Between Pad IC2-20(1203.833mil,831.407mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad IC2-20(1203.833mil,831.407mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-21(1217.268mil,817.972mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-21(1217.268mil,817.972mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-21(1217.268mil,817.972mil) on Top Layer And Text "C4" (1217.268mil,817.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-22(1231.411mil,803.83mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-22(1231.411mil,803.83mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-22(1231.411mil,803.83mil) on Top Layer And Text "C4" (1217.268mil,817.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-23(1245.553mil,789.688mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-23(1245.553mil,789.688mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-23(1245.553mil,789.688mil) on Top Layer And Text "C4" (1217.268mil,817.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-24(1258.988mil,776.253mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-24(1258.988mil,776.253mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-24(1258.988mil,776.253mil) on Top Layer And Text "C4" (1217.268mil,817.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.454mil < 10mil) Between Pad IC2-25(1341.012mil,776.253mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.454mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-25(1341.012mil,776.253mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-26(1354.447mil,789.688mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-26(1354.447mil,789.688mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-27(1368.589mil,803.83mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.936mil < 10mil) Between Pad IC2-27(1368.589mil,803.83mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-28(1382.732mil,817.972mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-29(1396.167mil,831.407mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.173mil < 10mil) Between Pad IC2-30(1410.309mil,845.549mil) on Top Layer And Text "C10" (1238mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.383mil < 10mil) Between Pad IC2-9(1147.972mil,1052.732mil) on Top Layer And Text "C14" (1024mil,961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-4(2032.48mil,1125mil) on Top Layer And Text "C19" (1993mil,1067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-6(2217.52mil,1175mil) on Top Layer And Text "R23" (2219mil,1121.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-5(1976.575mil,1485mil) on Multi-Layer And Text "R10" (1814mil,1491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Pad IC4-6(2076.575mil,1485mil) on Multi-Layer And Text "C26" (2084mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-7(2176.575mil,1485mil) on Multi-Layer And Text "C26" (2084mil,1386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-2(705mil,550.276mil) on Top Layer And Text "R2" (599mil,471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-4(667.598mil,459.724mil) on Top Layer And Text "R1" (599mil,416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-4(667.598mil,459.724mil) on Top Layer And Text "R2" (599mil,471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.449mil < 10mil) Between Pad IC5-4(667.598mil,459.724mil) on Top Layer And Track (592.756mil,437.559mil)(687.244mil,437.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad J1-19(2418.504mil,303.15mil) on Bottom Layer And Track (2449.213mil,296.85mil)(2468.504mil,296.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad J1-20(2418.504mil,90.551mil) on Bottom Layer And Track (2449.213mil,96.85mil)(2468.504mil,96.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.24mil < 10mil) Between Pad J3-3(2560mil,1095mil) on Multi-Layer And Text "T3" (2707mil,1108.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-1(2560mil,303.15mil) on Multi-Layer And Text "19" (2459.055mil,354.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.683mil < 10mil) Between Pad J5-1(2560mil,303.15mil) on Multi-Layer And Text "C28" (2514mil,428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-1(2560mil,303.15mil) on Multi-Layer And Text "XTAL2" (2620mil,430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.673mil < 10mil) Between Pad J5-2(2560mil,500mil) on Multi-Layer And Text "T2" (2707mil,524.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED1-1(1215mil,116.496mil) on Top Layer And Track (1203.189mil,144.055mil)(1226.811mil,144.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.868mil < 10mil) Between Pad LED1-2(1215mil,53.504mil) on Top Layer And Text "LED1" (1238mil,-174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED2-1(1155mil,116.496mil) on Top Layer And Track (1143.189mil,144.055mil)(1166.811mil,144.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.534mil < 10mil) Between Pad LED2-2(1155mil,53.504mil) on Top Layer And Text "LED2" (1165mil,-191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.534mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(1835mil,1440.512mil) on Top Layer And Text "R5" (1749mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(1835mil,1440.512mil) on Top Layer And Text "R6" (1814mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R10-1(1835mil,1440.512mil) on Top Layer And Track (1807.441mil,1362.756mil)(1807.441mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R10-1(1835mil,1440.512mil) on Top Layer And Track (1862.559mil,1362.756mil)(1862.559mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1835mil,1379.488mil) on Top Layer And Text "R5" (1749mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1835mil,1379.488mil) on Top Layer And Text "R6" (1814mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(1835mil,1379.488mil) on Top Layer And Track (1652.953mil,1366.89mil)(2243.504mil,1366.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R10-2(1835mil,1379.488mil) on Top Layer And Track (1807.441mil,1362.756mil)(1807.441mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R10-2(1835mil,1379.488mil) on Top Layer And Track (1862.559mil,1362.756mil)(1862.559mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R1-1(670.512mil,355mil) on Top Layer And Track (592.756mil,327.441mil)(687.244mil,327.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.709mil < 10mil) Between Pad R1-1(670.512mil,355mil) on Top Layer And Track (592.756mil,382.441mil)(687.244mil,382.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R1-1(670.512mil,355mil) on Top Layer And Track (592.756mil,382.559mil)(687.244mil,382.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(1190mil,430mil) on Top Layer And Track (1165mil,395mil)(1165mil,465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(1190mil,430mil) on Top Layer And Track (1165mil,395mil)(1295mil,395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(1190mil,430mil) on Top Layer And Track (1165mil,465mil)(1295mil,465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-2(1270mil,430mil) on Top Layer And Track (1165mil,395mil)(1295mil,395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-2(1270mil,430mil) on Top Layer And Track (1165mil,465mil)(1295mil,465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-2(1270mil,430mil) on Top Layer And Track (1295mil,395mil)(1295mil,465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R1-2(609.488mil,355mil) on Top Layer And Track (592.756mil,327.441mil)(687.244mil,327.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.709mil < 10mil) Between Pad R1-2(609.488mil,355mil) on Top Layer And Track (592.756mil,382.441mil)(687.244mil,382.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R1-2(609.488mil,355mil) on Top Layer And Track (592.756mil,382.559mil)(687.244mil,382.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R12-2(1045mil,760.512mil) on Top Layer And Track (1017.441mil,682.756mil)(1017.441mil,777.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R12-2(1045mil,760.512mil) on Top Layer And Track (1072.559mil,682.756mil)(1072.559mil,777.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(1900mil,1264.488mil) on Top Layer And Text "R18" (1800mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R13-1(1900mil,1264.488mil) on Top Layer And Track (1872.441mil,1342.244mil)(1872.441mil,1247.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R13-1(1900mil,1264.488mil) on Top Layer And Track (1927.559mil,1342.244mil)(1927.559mil,1247.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(1900mil,1325.512mil) on Top Layer And Text "R18" (1800mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R13-2(1900mil,1325.512mil) on Top Layer And Track (1872.441mil,1342.244mil)(1872.441mil,1247.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R13-2(1900mil,1325.512mil) on Top Layer And Track (1927.559mil,1342.244mil)(1927.559mil,1247.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(1900mil,1441.512mil) on Top Layer And Text "R6" (1814mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R14-1(1900mil,1441.512mil) on Top Layer And Track (1872.441mil,1363.756mil)(1872.441mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R14-1(1900mil,1441.512mil) on Top Layer And Track (1927.559mil,1363.756mil)(1927.559mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(1900mil,1380.488mil) on Top Layer And Text "R6" (1814mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(1900mil,1380.488mil) on Top Layer And Track (1652.953mil,1366.89mil)(2243.504mil,1366.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R14-2(1900mil,1380.488mil) on Top Layer And Track (1872.441mil,1363.756mil)(1872.441mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R14-2(1900mil,1380.488mil) on Top Layer And Track (1927.559mil,1363.756mil)(1927.559mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(1750.512mil,1115mil) on Top Layer And Text "IC1" (1756mil,1042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R15-1(1750.512mil,1115mil) on Top Layer And Track (1672.756mil,1087.441mil)(1767.244mil,1087.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R15-1(1750.512mil,1115mil) on Top Layer And Track (1672.756mil,1142.559mil)(1767.244mil,1142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R15-2(1689.488mil,1115mil) on Top Layer And Track (1672.756mil,1087.441mil)(1767.244mil,1087.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R15-2(1689.488mil,1115mil) on Top Layer And Track (1672.756mil,1142.559mil)(1767.244mil,1142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R16-1(1574.488mil,1115mil) on Top Layer And Track (1557.756mil,1087.441mil)(1652.244mil,1087.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R16-1(1574.488mil,1115mil) on Top Layer And Track (1557.756mil,1142.559mil)(1652.244mil,1142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R16-2(1635.512mil,1115mil) on Top Layer And Track (1557.756mil,1087.441mil)(1652.244mil,1087.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R16-2(1635.512mil,1115mil) on Top Layer And Track (1557.756mil,1142.559mil)(1652.244mil,1142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R17-1(1574.488mil,1050mil) on Top Layer And Track (1557.756mil,1022.441mil)(1652.244mil,1022.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R17-1(1574.488mil,1050mil) on Top Layer And Track (1557.756mil,1077.559mil)(1652.244mil,1077.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(1804.488mil,1115mil) on Top Layer And Text "IC1" (1756mil,1042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R18-1(1804.488mil,1115mil) on Top Layer And Track (1787.756mil,1087.441mil)(1882.244mil,1087.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R18-1(1804.488mil,1115mil) on Top Layer And Track (1787.756mil,1142.559mil)(1882.244mil,1142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(1865.512mil,1115mil) on Top Layer And Text "IC1" (1756mil,1042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R18-2(1865.512mil,1115mil) on Top Layer And Track (1787.756mil,1087.441mil)(1882.244mil,1087.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R18-2(1865.512mil,1115mil) on Top Layer And Track (1787.756mil,1142.559mil)(1882.244mil,1142.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R19-1(1854.425mil,960.425mil) on Bottom Layer And Track (1823.106mil,968.081mil)(1889.919mil,1034.894mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R19-1(1854.425mil,960.425mil) on Bottom Layer And Track (1862.081mil,929.106mil)(1928.894mil,995.919mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R19-2(1897.575mil,1003.575mil) on Bottom Layer And Track (1823.106mil,968.081mil)(1889.919mil,1034.894mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R19-2(1897.575mil,1003.575mil) on Bottom Layer And Track (1862.081mil,929.106mil)(1928.894mil,995.919mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R20-1(1635.512mil,937mil) on Bottom Layer And Track (1557.756mil,909.441mil)(1652.244mil,909.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R20-1(1635.512mil,937mil) on Bottom Layer And Track (1557.756mil,964.559mil)(1652.244mil,964.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R20-2(1574.488mil,937mil) on Bottom Layer And Track (1557.756mil,909.441mil)(1652.244mil,909.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R20-2(1574.488mil,937mil) on Bottom Layer And Track (1557.756mil,964.559mil)(1652.244mil,964.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(670.512mil,410mil) on Top Layer And Text "R1" (599mil,416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R2-1(670.512mil,410mil) on Top Layer And Track (592.756mil,382.441mil)(687.244mil,382.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.709mil < 10mil) Between Pad R2-1(670.512mil,410mil) on Top Layer And Track (592.756mil,382.559mil)(687.244mil,382.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R2-1(670.512mil,410mil) on Top Layer And Track (592.756mil,437.559mil)(687.244mil,437.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(1000mil,1321.024mil) on Top Layer And Text "C13" (1005mil,1320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R21-1(1000mil,1321.024mil) on Top Layer And Track (1027.559mil,1243.268mil)(1027.559mil,1337.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R21-1(1000mil,1321.024mil) on Top Layer And Track (972.441mil,1243.268mil)(972.441mil,1337.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R21-2(1000mil,1260mil) on Top Layer And Track (1027.559mil,1243.268mil)(1027.559mil,1337.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R21-2(1000mil,1260mil) on Top Layer And Track (972.441mil,1243.268mil)(972.441mil,1337.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(609.488mil,410mil) on Top Layer And Text "R1" (599mil,416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R2-2(609.488mil,410mil) on Top Layer And Track (592.756mil,382.441mil)(687.244mil,382.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.709mil < 10mil) Between Pad R2-2(609.488mil,410mil) on Top Layer And Track (592.756mil,382.559mil)(687.244mil,382.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R2-2(609.488mil,410mil) on Top Layer And Track (592.756mil,437.559mil)(687.244mil,437.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R22-1(1326.575mil,683.425mil) on Top Layer And Track (1252.106mil,718.919mil)(1318.919mil,652.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R22-1(1326.575mil,683.425mil) on Top Layer And Track (1291.081mil,757.894mil)(1357.894mil,691.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(1283.425mil,726.575mil) on Top Layer And Text "C23" (1190mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.176mil < 10mil) Between Pad R22-2(1283.425mil,726.575mil) on Top Layer And Text "C4" (1217.268mil,817.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R22-2(1283.425mil,726.575mil) on Top Layer And Track (1252.106mil,718.919mil)(1318.919mil,652.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R22-2(1283.425mil,726.575mil) on Top Layer And Track (1291.081mil,757.894mil)(1357.894mil,691.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R23-1(2240mil,1009.488mil) on Top Layer And Track (2212.441mil,992.756mil)(2212.441mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R23-1(2240mil,1009.488mil) on Top Layer And Track (2267.559mil,992.756mil)(2267.559mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R23-2(2240mil,1070.512mil) on Top Layer And Track (2212.441mil,992.756mil)(2212.441mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R23-2(2240mil,1070.512mil) on Top Layer And Track (2267.559mil,992.756mil)(2267.559mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R24-1(1280mil,115.512mil) on Top Layer And Track (1252.441mil,37.756mil)(1252.441mil,132.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R24-1(1280mil,115.512mil) on Top Layer And Track (1307.559mil,37.756mil)(1307.559mil,132.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R25-1(1784mil,139.512mil) on Top Layer And Track (1756.441mil,61.756mil)(1756.441mil,156.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.929mil < 10mil) Between Pad R25-1(1784mil,139.512mil) on Top Layer And Track (1764.37mil,4.992mil)(1764.37mil,231.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R25-1(1784mil,139.512mil) on Top Layer And Track (1811.559mil,61.756mil)(1811.559mil,156.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R25-2(1784mil,78.488mil) on Top Layer And Track (1756.441mil,61.756mil)(1756.441mil,156.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.929mil < 10mil) Between Pad R25-2(1784mil,78.488mil) on Top Layer And Track (1764.37mil,4.992mil)(1764.37mil,231.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R25-2(1784mil,78.488mil) on Top Layer And Track (1811.559mil,61.756mil)(1811.559mil,156.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R26-1(2310mil,1070.512mil) on Top Layer And Track (2282.441mil,992.756mil)(2282.441mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R26-1(2310mil,1070.512mil) on Top Layer And Track (2337.559mil,992.756mil)(2337.559mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R26-2(2310mil,1009.488mil) on Top Layer And Track (2282.441mil,992.756mil)(2282.441mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R26-2(2310mil,1009.488mil) on Top Layer And Track (2337.559mil,992.756mil)(2337.559mil,1087.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(1349mil,55.488mil) on Top Layer And Text "R27" (1400mil,-124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R27-1(1349mil,55.488mil) on Top Layer And Track (1321.441mil,38.756mil)(1321.441mil,133.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R27-1(1349mil,55.488mil) on Top Layer And Track (1376.559mil,38.756mil)(1376.559mil,133.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R27-2(1349mil,116.512mil) on Top Layer And Track (1321.441mil,38.756mil)(1321.441mil,133.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R27-2(1349mil,116.512mil) on Top Layer And Track (1376.559mil,38.756mil)(1376.559mil,133.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R28-1(1385mil,341.024mil) on Top Layer And Track (1357.441mil,263.268mil)(1357.441mil,357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R28-1(1385mil,341.024mil) on Top Layer And Track (1412.559mil,263.268mil)(1412.559mil,357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R28-2(1385mil,280mil) on Top Layer And Track (1357.441mil,263.268mil)(1357.441mil,357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R28-2(1385mil,280mil) on Top Layer And Track (1412.559mil,263.268mil)(1412.559mil,357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R29-1(1315mil,340.512mil) on Top Layer And Track (1287.441mil,262.756mil)(1287.441mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R29-1(1315mil,340.512mil) on Top Layer And Track (1342.559mil,262.756mil)(1342.559mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R29-2(1315mil,279.488mil) on Top Layer And Track (1287.441mil,262.756mil)(1287.441mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R29-2(1315mil,279.488mil) on Top Layer And Track (1342.559mil,262.756mil)(1342.559mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R30-1(1245mil,340.512mil) on Top Layer And Track (1217.441mil,262.756mil)(1217.441mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R30-1(1245mil,340.512mil) on Top Layer And Track (1272.559mil,262.756mil)(1272.559mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R30-2(1245mil,279.488mil) on Top Layer And Track (1217.441mil,262.756mil)(1217.441mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R30-2(1245mil,279.488mil) on Top Layer And Track (1272.559mil,262.756mil)(1272.559mil,357.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-1(1190mil,515mil) on Top Layer And Track (1165mil,480mil)(1165mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-1(1190mil,515mil) on Top Layer And Track (1165mil,480mil)(1295mil,480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-1(1190mil,515mil) on Top Layer And Track (1165mil,550mil)(1295mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.418mil < 10mil) Between Pad R31-1(1095mil,54.488mil) on Top Layer And Text "LED2" (1165mil,-191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(1095mil,54.488mil) on Top Layer And Text "R31" (1113mil,-88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R31-1(1095mil,54.488mil) on Top Layer And Track (1067.441mil,37.756mil)(1067.441mil,132.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R31-1(1095mil,54.488mil) on Top Layer And Track (1122.559mil,37.756mil)(1122.559mil,132.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R31-2(1095mil,115.512mil) on Top Layer And Track (1067.441mil,37.756mil)(1067.441mil,132.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R31-2(1095mil,115.512mil) on Top Layer And Track (1122.559mil,37.756mil)(1122.559mil,132.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(1270mil,515mil) on Top Layer And Track (1165mil,480mil)(1295mil,480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(1270mil,515mil) on Top Layer And Track (1165mil,550mil)(1295mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(1270mil,515mil) on Top Layer And Track (1295mil,480mil)(1295mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-1(2639.488mil,509.333mil) on Bottom Layer And Text "T2" (2707mil,524.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R32-1(2639.488mil,509.333mil) on Bottom Layer And Track (2622.756mil,481.774mil)(2717.244mil,481.774mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R32-1(2639.488mil,509.333mil) on Bottom Layer And Track (2622.756mil,536.892mil)(2717.244mil,536.892mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(2700.512mil,509.333mil) on Bottom Layer And Text "T2" (2707mil,524.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R32-2(2700.512mil,509.333mil) on Bottom Layer And Track (2622.756mil,481.774mil)(2717.244mil,481.774mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R32-2(2700.512mil,509.333mil) on Bottom Layer And Track (2622.756mil,536.892mil)(2717.244mil,536.892mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R33-1(2639.488mil,314mil) on Bottom Layer And Track (2622.756mil,286.441mil)(2717.244mil,286.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R33-1(2639.488mil,314mil) on Bottom Layer And Track (2622.756mil,341.559mil)(2717.244mil,341.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R33-2(2700.512mil,314mil) on Bottom Layer And Track (2622.756mil,286.441mil)(2717.244mil,286.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R33-2(2700.512mil,314mil) on Bottom Layer And Track (2622.756mil,341.559mil)(2717.244mil,341.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.727mil < 10mil) Between Pad R34-1(2639.488mil,900mil) on Bottom Layer And Text "T4" (2707mil,913.932mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.727mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R34-1(2639.488mil,900mil) on Bottom Layer And Track (2622.756mil,872.441mil)(2717.244mil,872.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R34-1(2639.488mil,900mil) on Bottom Layer And Track (2622.756mil,927.559mil)(2717.244mil,927.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(2700.512mil,900mil) on Bottom Layer And Text "T4" (2707mil,913.932mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R34-2(2700.512mil,900mil) on Bottom Layer And Track (2622.756mil,872.441mil)(2717.244mil,872.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R34-2(2700.512mil,900mil) on Bottom Layer And Track (2622.756mil,927.559mil)(2717.244mil,927.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(2639.488mil,704.667mil) on Bottom Layer And Text "T1" (2706.756mil,719.667mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R35-1(2639.488mil,704.667mil) on Bottom Layer And Track (2622.756mil,677.107mil)(2717.244mil,677.107mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R35-1(2639.488mil,704.667mil) on Bottom Layer And Track (2622.756mil,732.226mil)(2717.244mil,732.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(2700.512mil,704.667mil) on Bottom Layer And Text "T1" (2706.756mil,719.667mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R35-2(2700.512mil,704.667mil) on Bottom Layer And Track (2622.756mil,677.107mil)(2717.244mil,677.107mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R35-2(2700.512mil,704.667mil) on Bottom Layer And Track (2622.756mil,732.226mil)(2717.244mil,732.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(2320mil,1169.488mil) on Top Layer And Text "R23" (2219mil,1121.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(2320mil,1169.488mil) on Top Layer And Text "R26" (2289.5mil,1121.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R36-1(2320mil,1169.488mil) on Top Layer And Track (2292.441mil,1152.756mil)(2292.441mil,1247.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R36-1(2320mil,1169.488mil) on Top Layer And Track (2347.559mil,1152.756mil)(2347.559mil,1247.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R36-2(2320mil,1230.512mil) on Top Layer And Track (2292.441mil,1152.756mil)(2292.441mil,1247.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R36-2(2320mil,1230.512mil) on Top Layer And Track (2347.559mil,1152.756mil)(2347.559mil,1247.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R37-1(830mil,1404.488mil) on Top Layer And Track (802.441mil,1387.756mil)(802.441mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R37-1(830mil,1404.488mil) on Top Layer And Track (857.559mil,1387.756mil)(857.559mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(830mil,1465.512mil) on Top Layer And Text "POE_Module" (690mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R37-2(830mil,1465.512mil) on Top Layer And Track (802.441mil,1387.756mil)(802.441mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R37-2(830mil,1465.512mil) on Top Layer And Track (857.559mil,1387.756mil)(857.559mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R4-1(1705mil,1325.512mil) on Top Layer And Track (1677.441mil,1247.756mil)(1677.441mil,1342.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R4-1(1705mil,1325.512mil) on Top Layer And Track (1732.559mil,1247.756mil)(1732.559mil,1342.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.775mil < 10mil) Between Pad R4-2(1705mil,1264.488mil) on Top Layer And Text "R15" (1679mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R4-2(1705mil,1264.488mil) on Top Layer And Text "R16" (1564mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(1705mil,1264.488mil) on Top Layer And Text "R17" (1544.488mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R4-2(1705mil,1264.488mil) on Top Layer And Track (1677.441mil,1247.756mil)(1677.441mil,1342.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R4-2(1705mil,1264.488mil) on Top Layer And Track (1732.559mil,1247.756mil)(1732.559mil,1342.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.669mil < 10mil) Between Pad R5-1(1770mil,1325mil) on Top Layer And Text "R18" (1800mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.669mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R5-1(1770mil,1325mil) on Top Layer And Track (1742.441mil,1247.244mil)(1742.441mil,1341.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R5-1(1770mil,1325mil) on Top Layer And Track (1797.559mil,1247.244mil)(1797.559mil,1341.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.263mil < 10mil) Between Pad R6-2(1835mil,1263.976mil) on Top Layer And Text "R15" (1679mil,1176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(1835mil,1263.976mil) on Top Layer And Text "R18" (1800mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R6-2(1835mil,1263.976mil) on Top Layer And Track (1807.441mil,1247.244mil)(1807.441mil,1341.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R6-2(1835mil,1263.976mil) on Top Layer And Track (1862.559mil,1247.244mil)(1862.559mil,1341.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R7-1(900mil,1404.488mil) on Top Layer And Track (872.441mil,1387.756mil)(872.441mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R7-1(900mil,1404.488mil) on Top Layer And Track (927.559mil,1387.756mil)(927.559mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(900mil,1465.512mil) on Top Layer And Text "POE_Module" (690mil,1465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R7-2(900mil,1465.512mil) on Top Layer And Track (872.441mil,1387.756mil)(872.441mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R7-2(900mil,1465.512mil) on Top Layer And Track (927.559mil,1387.756mil)(927.559mil,1482.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(1705mil,1441.512mil) on Top Layer And Text "R4" (1684mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R8-1(1705mil,1441.512mil) on Top Layer And Track (1677.441mil,1363.756mil)(1677.441mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R8-1(1705mil,1441.512mil) on Top Layer And Track (1732.559mil,1363.756mil)(1732.559mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(1705mil,1380.488mil) on Top Layer And Text "R4" (1684mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(1705mil,1380.488mil) on Top Layer And Track (1652.953mil,1366.89mil)(2243.504mil,1366.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R8-2(1705mil,1380.488mil) on Top Layer And Track (1677.441mil,1363.756mil)(1677.441mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R8-2(1705mil,1380.488mil) on Top Layer And Track (1732.559mil,1363.756mil)(1732.559mil,1458.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(1770mil,1440.512mil) on Top Layer And Text "R4" (1684mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(1770mil,1440.512mil) on Top Layer And Text "R5" (1749mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R9-1(1770mil,1440.512mil) on Top Layer And Track (1742.441mil,1362.756mil)(1742.441mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R9-1(1770mil,1440.512mil) on Top Layer And Track (1797.559mil,1362.756mil)(1797.559mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1770mil,1379.488mil) on Top Layer And Text "R4" (1684mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1770mil,1379.488mil) on Top Layer And Text "R5" (1749mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(1770mil,1379.488mil) on Top Layer And Track (1652.953mil,1366.89mil)(2243.504mil,1366.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R9-2(1770mil,1379.488mil) on Top Layer And Track (1742.441mil,1362.756mil)(1742.441mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R9-2(1770mil,1379.488mil) on Top Layer And Track (1797.559mil,1362.756mil)(1797.559mil,1457.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(1864.78mil,224.409mil) on Top Layer And Text "R25" (1763.5mil,190.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T1-1(2692mil,642.068mil) on Bottom Layer And Text "R32" (2711mil,570.333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T1-3(2597.512mil,604.667mil) on Bottom Layer And Text "R32" (2711mil,570.333mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T1-3(2597.512mil,604.667mil) on Bottom Layer And Text "T2" (2707mil,524.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-1(2692mil,447.402mil) on Bottom Layer And Text "R33" (2711mil,375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-2(2692mil,372.598mil) on Bottom Layer And Text "R33" (2711mil,375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-3(2597.512mil,410mil) on Bottom Layer And Text "R33" (2711mil,375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-3(2597.512mil,994mil) on Bottom Layer And Text "R34" (2711mil,961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3-3(2597.512mil,994mil) on Bottom Layer And Text "T4" (2707mil,913.932mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-1(2692mil,836.735mil) on Bottom Layer And Text "R35" (2711mil,765.667mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-2(2692mil,761.932mil) on Bottom Layer And Text "R35" (2711mil,765.667mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-2(2692mil,761.932mil) on Bottom Layer And Text "T1" (2706.756mil,719.667mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4-3(2597.512mil,799.333mil) on Bottom Layer And Text "R35" (2711mil,765.667mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.016mil < 10mil) Between Pad X1-1(494.921mil,60mil) on Multi-Layer And Track (490mil,-9mil)(490mil,121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad X2-12(900.158mil,904.842mil) on Multi-Layer And Text "C27" (905mil,935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.943mil < 10mil) Between Pad X2-12(900.158mil,904.842mil) on Multi-Layer And Track (954.488mil,705mil)(954.488mil,1334.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.943mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad X2-13(900.158mil,1135.157mil) on Multi-Layer And Track (954.488mil,705mil)(954.488mil,1334.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad X2-14(900.158mil,1235.157mil) on Multi-Layer And Track (954.488mil,705mil)(954.488mil,1334.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-15(480.079mil,1334.961mil) on Multi-Layer And Track (225mil,1366.89mil)(1062.402mil,1366.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X2-15(480.079mil,705.039mil) on Multi-Layer And Text "C25" (392mil,646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.988mil < 10mil) Between Pad X2-2(710mil,845mil) on Multi-Layer And Text "D2" (687.48mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad XTAL1-1(1532.674mil,747.326mil) on Top Layer And Track (1415.751mil,680.513mil)(1535.458mil,800.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad XTAL1-1(1532.674mil,747.326mil) on Top Layer And Track (1535.458mil,800.22mil)(1635.678mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad XTAL1-2(1471.428mil,686.081mil) on Top Layer And Track (1415.751mil,680.513mil)(1535.458mil,800.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad XTAL1-4(1580mil,700mil) on Top Layer And Track (1535.458mil,800.22mil)(1635.678mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
Rule Violations :326

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (1024mil,961mil) on Top Overlay And Text "C5" (1145mil,930mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (1200mil,885mil) on Top Overlay And Text "C5" (1145mil,930mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.398mil < 10mil) Between Text "C19" (1993mil,1067mil) on Top Overlay And Track (2085.63mil,1101.575mil)(2085.63mil,1298.425mil) on Top Overlay Silk Text to Silk Clearance [8.398mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (1993mil,1067mil) on Top Overlay And Track (2085.63mil,1101.575mil)(2164.37mil,1101.575mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (1956.488mil,557mil) on Top Overlay And Track (1984.393mil,569.788mil)(1995mil,559.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (1956.488mil,557mil) on Top Overlay And Track (1995mil,559.182mil)(2005.607mil,569.788mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C29" (2456.061mil,393.36mil) on Top Overlay And Track (2396.614mil,204.725mil)(2396.614mil,598.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (1145mil,930mil) on Top Overlay And Text "R22" (1200mil,980mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (1145mil,930mil) on Top Overlay And Text "XTAL1" (1119.688mil,915.553mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (1052mil,334mil) on Top Overlay And Track (1055.118mil,347.362mil)(1147.638mil,347.362mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (1052mil,334mil) on Top Overlay And Track (1147.638mil,347.362mil)(1147.638mil,642.638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.072mil < 10mil) Between Text "C6" (1052mil,334mil) on Top Overlay And Track (1165mil,395mil)(1165mil,465mil) on Top Overlay Silk Text to Silk Clearance [4.072mil]
   Violation between Silk To Silk Clearance Constraint: (4.072mil < 10mil) Between Text "C6" (1052mil,334mil) on Top Overlay And Track (1165mil,395mil)(1295mil,395mil) on Top Overlay Silk Text to Silk Clearance [4.072mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (985mil,465mil) on Top Overlay And Text "R3" (965mil,495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (1080mil,535mil) on Top Overlay And Text "R3" (965mil,495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (1564mil,1176mil) on Top Overlay And Text "R17" (1544.488mil,1200mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.799mil < 10mil) Between Text "R16" (1564mil,1176mil) on Top Overlay And Track (1062.402mil,1248.78mil)(1652.953mil,1248.78mil) on Top Overlay Silk Text to Silk Clearance [2.799mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (972mil,487mil) on Top Overlay And Text "R3" (965mil,495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R29" (938mil,499mil) on Top Overlay And Text "R3" (965mil,495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (965mil,495mil) on Top Overlay And Text "R30" (947mil,478mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R31" (1113mil,-88mil) on Top Overlay And Track (1067.441mil,37.756mil)(1067.441mil,132.244mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.559mil < 10mil) Between Text "R31" (1113mil,-88mil) on Top Overlay And Track (1122.559mil,37.756mil)(1122.559mil,132.244mil) on Top Overlay Silk Text to Silk Clearance [1.559mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (2711mil,570.333mil) on Bottom Overlay And Text "T2" (2707mil,524.598mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (2711mil,570.333mil) on Bottom Overlay And Track (2615.228mil,547.58mil)(2615.228mil,573.17mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (2711mil,570.333mil) on Bottom Overlay And Track (2615.228mil,636.163mil)(2615.228mil,661.753mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R33" (2711mil,375mil) on Bottom Overlay And Track (2615.228mil,352.913mil)(2615.228mil,378.504mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R33" (2711mil,375mil) on Bottom Overlay And Track (2615.228mil,441.496mil)(2615.228mil,467.087mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1684mil,1376mil) on Top Overlay And Text "R5" (1749mil,1376mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1684mil,1376mil) on Top Overlay And Track (1652.953mil,1366.89mil)(2243.504mil,1366.89mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1684mil,1376mil) on Top Overlay And Track (1677.441mil,1363.756mil)(1677.441mil,1458.244mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.572mil < 10mil) Between Text "R4" (1684mil,1376mil) on Top Overlay And Track (1732.559mil,1363.756mil)(1732.559mil,1458.244mil) on Top Overlay Silk Text to Silk Clearance [0.572mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1684mil,1376mil) on Top Overlay And Track (1742.441mil,1362.756mil)(1742.441mil,1457.244mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.591mil < 10mil) Between Text "R4" (1684mil,1376mil) on Top Overlay And Track (1797.559mil,1362.756mil)(1797.559mil,1457.244mil) on Top Overlay Silk Text to Silk Clearance [5.591mil]
Rule Violations :33

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01