// Seed: 2545686074
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply1 id_4
);
  wire  id_6;
  logic id_7 = id_0;
  assign id_3 = id_1;
  logic id_8 = id_7;
  wire id_9[-1 : -1 'b0];
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_3 = 32'd68
) (
    output tri0  _id_0,
    output tri0  id_1,
    input  wand  id_2,
    output uwire _id_3
);
  logic [id_3 : id_0] id_5, id_6;
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
